
../repos/coreutils/src/sha512sum:     file format elf32-littlearm


Disassembly of section .init:

00010d30 <.init>:
   10d30:	push	{r3, lr}
   10d34:	bl	1103c <dcngettext@plt+0x4c>
   10d38:	pop	{r3, pc}

Disassembly of section .plt:

00010d3c <fdopen@plt-0x14>:
   10d3c:	push	{lr}		; (str lr, [sp, #-4]!)
   10d40:	ldr	lr, [pc, #4]	; 10d4c <fdopen@plt-0x4>
   10d44:	add	lr, pc, lr
   10d48:	ldr	pc, [lr, #8]!
   10d4c:			; <UNDEFINED> instruction: 0x000212b4

00010d50 <fdopen@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #135168	; 0x21000
   10d58:	ldr	pc, [ip, #692]!	; 0x2b4

00010d5c <calloc@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #135168	; 0x21000
   10d64:	ldr	pc, [ip, #684]!	; 0x2ac

00010d68 <fputs_unlocked@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #135168	; 0x21000
   10d70:	ldr	pc, [ip, #676]!	; 0x2a4

00010d74 <raise@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #135168	; 0x21000
   10d7c:	ldr	pc, [ip, #668]!	; 0x29c

00010d80 <__getdelim@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #135168	; 0x21000
   10d88:	ldr	pc, [ip, #660]!	; 0x294

00010d8c <strcmp@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #135168	; 0x21000
   10d94:	ldr	pc, [ip, #652]!	; 0x28c

00010d98 <posix_fadvise64@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #135168	; 0x21000
   10da0:	ldr	pc, [ip, #644]!	; 0x284

00010da4 <fflush@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #135168	; 0x21000
   10dac:	ldr	pc, [ip, #636]!	; 0x27c

00010db0 <free@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #135168	; 0x21000
   10db8:	ldr	pc, [ip, #628]!	; 0x274

00010dbc <_exit@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #135168	; 0x21000
   10dc4:	ldr	pc, [ip, #620]!	; 0x26c

00010dc8 <memcpy@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #135168	; 0x21000
   10dd0:	ldr	pc, [ip, #612]!	; 0x264

00010dd4 <mbsinit@plt>:
   10dd4:	add	ip, pc, #0, 12
   10dd8:	add	ip, ip, #135168	; 0x21000
   10ddc:	ldr	pc, [ip, #604]!	; 0x25c

00010de0 <fwrite_unlocked@plt>:
   10de0:	add	ip, pc, #0, 12
   10de4:	add	ip, ip, #135168	; 0x21000
   10de8:	ldr	pc, [ip, #596]!	; 0x254

00010dec <memcmp@plt>:
   10dec:	add	ip, pc, #0, 12
   10df0:	add	ip, ip, #135168	; 0x21000
   10df4:	ldr	pc, [ip, #588]!	; 0x24c

00010df8 <fputc_unlocked@plt>:
   10df8:	add	ip, pc, #0, 12
   10dfc:	add	ip, ip, #135168	; 0x21000
   10e00:	ldr	pc, [ip, #580]!	; 0x244

00010e04 <dcgettext@plt>:
   10e04:	add	ip, pc, #0, 12
   10e08:	add	ip, ip, #135168	; 0x21000
   10e0c:	ldr	pc, [ip, #572]!	; 0x23c

00010e10 <realloc@plt>:
   10e10:	add	ip, pc, #0, 12
   10e14:	add	ip, ip, #135168	; 0x21000
   10e18:	ldr	pc, [ip, #564]!	; 0x234

00010e1c <textdomain@plt>:
   10e1c:	add	ip, pc, #0, 12
   10e20:	add	ip, ip, #135168	; 0x21000
   10e24:	ldr	pc, [ip, #556]!	; 0x22c

00010e28 <iswprint@plt>:
   10e28:	add	ip, pc, #0, 12
   10e2c:	add	ip, ip, #135168	; 0x21000
   10e30:	ldr	pc, [ip, #548]!	; 0x224

00010e34 <fwrite@plt>:
   10e34:	add	ip, pc, #0, 12
   10e38:	add	ip, ip, #135168	; 0x21000
   10e3c:	ldr	pc, [ip, #540]!	; 0x21c

00010e40 <lseek64@plt>:
   10e40:	add	ip, pc, #0, 12
   10e44:	add	ip, ip, #135168	; 0x21000
   10e48:	ldr	pc, [ip, #532]!	; 0x214

00010e4c <__ctype_get_mb_cur_max@plt>:
   10e4c:	add	ip, pc, #0, 12
   10e50:	add	ip, ip, #135168	; 0x21000
   10e54:	ldr	pc, [ip, #524]!	; 0x20c

00010e58 <__fpending@plt>:
   10e58:	add	ip, pc, #0, 12
   10e5c:	add	ip, ip, #135168	; 0x21000
   10e60:	ldr	pc, [ip, #516]!	; 0x204

00010e64 <mbrtowc@plt>:
   10e64:	add	ip, pc, #0, 12
   10e68:	add	ip, ip, #135168	; 0x21000
   10e6c:	ldr	pc, [ip, #508]!	; 0x1fc

00010e70 <error@plt>:
   10e70:	add	ip, pc, #0, 12
   10e74:	add	ip, ip, #135168	; 0x21000
   10e78:	ldr	pc, [ip, #500]!	; 0x1f4

00010e7c <malloc@plt>:
   10e7c:	add	ip, pc, #0, 12
   10e80:	add	ip, ip, #135168	; 0x21000
   10e84:	ldr	pc, [ip, #492]!	; 0x1ec

00010e88 <__libc_start_main@plt>:
   10e88:	add	ip, pc, #0, 12
   10e8c:	add	ip, ip, #135168	; 0x21000
   10e90:	ldr	pc, [ip, #484]!	; 0x1e4

00010e94 <__freading@plt>:
   10e94:	add	ip, pc, #0, 12
   10e98:	add	ip, ip, #135168	; 0x21000
   10e9c:	ldr	pc, [ip, #476]!	; 0x1dc

00010ea0 <__ctype_tolower_loc@plt>:
   10ea0:	add	ip, pc, #0, 12
   10ea4:	add	ip, ip, #135168	; 0x21000
   10ea8:	ldr	pc, [ip, #468]!	; 0x1d4

00010eac <__gmon_start__@plt>:
   10eac:	add	ip, pc, #0, 12
   10eb0:	add	ip, ip, #135168	; 0x21000
   10eb4:	ldr	pc, [ip, #460]!	; 0x1cc

00010eb8 <getopt_long@plt>:
   10eb8:	add	ip, pc, #0, 12
   10ebc:	add	ip, ip, #135168	; 0x21000
   10ec0:	ldr	pc, [ip, #452]!	; 0x1c4

00010ec4 <__ctype_b_loc@plt>:
   10ec4:	add	ip, pc, #0, 12
   10ec8:	add	ip, ip, #135168	; 0x21000
   10ecc:	ldr	pc, [ip, #444]!	; 0x1bc

00010ed0 <exit@plt>:
   10ed0:	add	ip, pc, #0, 12
   10ed4:	add	ip, ip, #135168	; 0x21000
   10ed8:	ldr	pc, [ip, #436]!	; 0x1b4

00010edc <strlen@plt>:
   10edc:	add	ip, pc, #0, 12
   10ee0:	add	ip, ip, #135168	; 0x21000
   10ee4:	ldr	pc, [ip, #428]!	; 0x1ac

00010ee8 <strchr@plt>:
   10ee8:	add	ip, pc, #0, 12
   10eec:	add	ip, ip, #135168	; 0x21000
   10ef0:	ldr	pc, [ip, #420]!	; 0x1a4

00010ef4 <__errno_location@plt>:
   10ef4:	add	ip, pc, #0, 12
   10ef8:	add	ip, ip, #135168	; 0x21000
   10efc:	ldr	pc, [ip, #412]!	; 0x19c

00010f00 <__cxa_atexit@plt>:
   10f00:	add	ip, pc, #0, 12
   10f04:	add	ip, ip, #135168	; 0x21000
   10f08:	ldr	pc, [ip, #404]!	; 0x194

00010f0c <setvbuf@plt>:
   10f0c:	add	ip, pc, #0, 12
   10f10:	add	ip, ip, #135168	; 0x21000
   10f14:	ldr	pc, [ip, #396]!	; 0x18c

00010f18 <memset@plt>:
   10f18:	add	ip, pc, #0, 12
   10f1c:	add	ip, ip, #135168	; 0x21000
   10f20:	ldr	pc, [ip, #388]!	; 0x184

00010f24 <__printf_chk@plt>:
   10f24:	add	ip, pc, #0, 12
   10f28:	add	ip, ip, #135168	; 0x21000
   10f2c:	ldr	pc, [ip, #380]!	; 0x17c

00010f30 <fileno@plt>:
   10f30:	add	ip, pc, #0, 12
   10f34:	add	ip, ip, #135168	; 0x21000
   10f38:	ldr	pc, [ip, #372]!	; 0x174

00010f3c <__fprintf_chk@plt>:
   10f3c:	add	ip, pc, #0, 12
   10f40:	add	ip, ip, #135168	; 0x21000
   10f44:	ldr	pc, [ip, #364]!	; 0x16c

00010f48 <fclose@plt>:
   10f48:	add	ip, pc, #0, 12
   10f4c:	add	ip, ip, #135168	; 0x21000
   10f50:	ldr	pc, [ip, #356]!	; 0x164

00010f54 <fseeko64@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #135168	; 0x21000
   10f5c:	ldr	pc, [ip, #348]!	; 0x15c

00010f60 <fcntl64@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #135168	; 0x21000
   10f68:	ldr	pc, [ip, #340]!	; 0x154

00010f6c <__overflow@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #135168	; 0x21000
   10f74:	ldr	pc, [ip, #332]!	; 0x14c

00010f78 <setlocale@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #135168	; 0x21000
   10f80:	ldr	pc, [ip, #324]!	; 0x144

00010f84 <strrchr@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #135168	; 0x21000
   10f8c:	ldr	pc, [ip, #316]!	; 0x13c

00010f90 <nl_langinfo@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #135168	; 0x21000
   10f98:	ldr	pc, [ip, #308]!	; 0x134

00010f9c <clearerr_unlocked@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #135168	; 0x21000
   10fa4:	ldr	pc, [ip, #300]!	; 0x12c

00010fa8 <fopen64@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #135168	; 0x21000
   10fb0:	ldr	pc, [ip, #292]!	; 0x124

00010fb4 <bindtextdomain@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #135168	; 0x21000
   10fbc:	ldr	pc, [ip, #284]!	; 0x11c

00010fc0 <fread_unlocked@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #135168	; 0x21000
   10fc8:	ldr	pc, [ip, #276]!	; 0x114

00010fcc <strncmp@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #135168	; 0x21000
   10fd4:	ldr	pc, [ip, #268]!	; 0x10c

00010fd8 <abort@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #135168	; 0x21000
   10fe0:	ldr	pc, [ip, #260]!	; 0x104

00010fe4 <close@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #135168	; 0x21000
   10fec:	ldr	pc, [ip, #252]!	; 0xfc

00010ff0 <dcngettext@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #135168	; 0x21000
   10ff8:	ldr	pc, [ip, #244]!	; 0xf4

Disassembly of section .text:

00011000 <.text>:
   11000:	mov	fp, #0
   11004:	mov	lr, #0
   11008:	pop	{r1}		; (ldr r1, [sp], #4)
   1100c:	mov	r2, sp
   11010:	push	{r2}		; (str r2, [sp, #-4]!)
   11014:	push	{r0}		; (str r0, [sp, #-4]!)
   11018:	ldr	ip, [pc, #16]	; 11030 <dcngettext@plt+0x40>
   1101c:	push	{ip}		; (str ip, [sp, #-4]!)
   11020:	ldr	r0, [pc, #12]	; 11034 <dcngettext@plt+0x44>
   11024:	ldr	r3, [pc, #12]	; 11038 <dcngettext@plt+0x48>
   11028:	bl	10e88 <__libc_start_main@plt>
   1102c:	bl	10fd8 <abort@plt>
   11030:	andeq	r0, r2, r8, ror #10
   11034:	muleq	r1, r4, r9
   11038:	andeq	r0, r2, r8, lsl #10
   1103c:	ldr	r3, [pc, #20]	; 11058 <dcngettext@plt+0x68>
   11040:	ldr	r2, [pc, #20]	; 1105c <dcngettext@plt+0x6c>
   11044:	add	r3, pc, r3
   11048:	ldr	r2, [r3, r2]
   1104c:	cmp	r2, #0
   11050:	bxeq	lr
   11054:	b	10eac <__gmon_start__@plt>
   11058:			; <UNDEFINED> instruction: 0x00020fb4
   1105c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   11060:	ldr	r0, [pc, #24]	; 11080 <dcngettext@plt+0x90>
   11064:	ldr	r3, [pc, #24]	; 11084 <dcngettext@plt+0x94>
   11068:	cmp	r3, r0
   1106c:	bxeq	lr
   11070:	ldr	r3, [pc, #16]	; 11088 <dcngettext@plt+0x98>
   11074:	cmp	r3, #0
   11078:	bxeq	lr
   1107c:	bx	r3
   11080:	andeq	r2, r3, ip, asr #2
   11084:	andeq	r2, r3, ip, asr #2
   11088:	andeq	r0, r0, r0
   1108c:	ldr	r0, [pc, #36]	; 110b8 <dcngettext@plt+0xc8>
   11090:	ldr	r1, [pc, #36]	; 110bc <dcngettext@plt+0xcc>
   11094:	sub	r1, r1, r0
   11098:	asr	r1, r1, #2
   1109c:	add	r1, r1, r1, lsr #31
   110a0:	asrs	r1, r1, #1
   110a4:	bxeq	lr
   110a8:	ldr	r3, [pc, #16]	; 110c0 <dcngettext@plt+0xd0>
   110ac:	cmp	r3, #0
   110b0:	bxeq	lr
   110b4:	bx	r3
   110b8:	andeq	r2, r3, ip, asr #2
   110bc:	andeq	r2, r3, ip, asr #2
   110c0:	andeq	r0, r0, r0
   110c4:	push	{r4, lr}
   110c8:	ldr	r4, [pc, #24]	; 110e8 <dcngettext@plt+0xf8>
   110cc:	ldrb	r3, [r4]
   110d0:	cmp	r3, #0
   110d4:	popne	{r4, pc}
   110d8:	bl	11060 <dcngettext@plt+0x70>
   110dc:	mov	r3, #1
   110e0:	strb	r3, [r4]
   110e4:	pop	{r4, pc}
   110e8:	andeq	r2, r3, r0, ror r1
   110ec:	b	1108c <dcngettext@plt+0x9c>
   110f0:	cmp	r1, #0
   110f4:	bxeq	lr
   110f8:	strd	r4, [sp, #-20]!	; 0xffffffec
   110fc:	strd	r6, [sp, #8]
   11100:	str	lr, [sp, #16]
   11104:	add	ip, r0, #1
   11108:	mov	r3, #0
   1110c:	sub	lr, r1, #1
   11110:	mov	r7, #10
   11114:	mov	r6, #13
   11118:	mov	r5, #92	; 0x5c
   1111c:	b	1115c <dcngettext@plt+0x16c>
   11120:	mov	r4, ip
   11124:	strb	r7, [ip, #-1]
   11128:	b	1114c <dcngettext@plt+0x15c>
   1112c:	mov	r4, ip
   11130:	strb	r6, [ip, #-1]
   11134:	b	1114c <dcngettext@plt+0x15c>
   11138:	mov	r4, ip
   1113c:	strb	r5, [ip, #-1]
   11140:	b	1114c <dcngettext@plt+0x15c>
   11144:	mov	r4, ip
   11148:	strb	r2, [ip, #-1]
   1114c:	add	r3, r3, #1
   11150:	add	ip, ip, #1
   11154:	cmp	r1, r3
   11158:	bls	111a0 <dcngettext@plt+0x1b0>
   1115c:	ldrb	r2, [r0, r3]
   11160:	cmp	r2, #0
   11164:	beq	111b8 <dcngettext@plt+0x1c8>
   11168:	cmp	r2, #92	; 0x5c
   1116c:	bne	11144 <dcngettext@plt+0x154>
   11170:	cmp	lr, r3
   11174:	beq	111cc <dcngettext@plt+0x1dc>
   11178:	add	r3, r3, #1
   1117c:	ldrb	r2, [r0, r3]
   11180:	cmp	r2, #110	; 0x6e
   11184:	beq	11120 <dcngettext@plt+0x130>
   11188:	cmp	r2, #114	; 0x72
   1118c:	beq	1112c <dcngettext@plt+0x13c>
   11190:	cmp	r2, #92	; 0x5c
   11194:	beq	11138 <dcngettext@plt+0x148>
   11198:	mov	r0, #0
   1119c:	b	111bc <dcngettext@plt+0x1cc>
   111a0:	add	r1, r0, r1
   111a4:	cmp	r4, r1
   111a8:	bcs	111bc <dcngettext@plt+0x1cc>
   111ac:	mov	r3, #0
   111b0:	strb	r3, [r4]
   111b4:	b	111bc <dcngettext@plt+0x1cc>
   111b8:	mov	r0, #0
   111bc:	ldrd	r4, [sp]
   111c0:	ldrd	r6, [sp, #8]
   111c4:	add	sp, sp, #16
   111c8:	pop	{pc}		; (ldr pc, [sp], #4)
   111cc:	mov	r0, #0
   111d0:	b	111bc <dcngettext@plt+0x1cc>
   111d4:	strd	r4, [sp, #-16]!
   111d8:	str	r6, [sp, #8]
   111dc:	str	lr, [sp, #12]
   111e0:	mov	r5, r0
   111e4:	movw	r3, #8564	; 0x2174
   111e8:	movt	r3, #3
   111ec:	ldr	r4, [r3]
   111f0:	cmp	r4, #0
   111f4:	beq	11228 <dcngettext@plt+0x238>
   111f8:	bl	10ec4 <__ctype_b_loc@plt>
   111fc:	ldr	r0, [r0]
   11200:	mov	r2, r5
   11204:	add	r1, r5, r4
   11208:	ldrb	r3, [r2], #1
   1120c:	lsl	r3, r3, #1
   11210:	ldrh	r3, [r0, r3]
   11214:	tst	r3, #4096	; 0x1000
   11218:	beq	11244 <dcngettext@plt+0x254>
   1121c:	mov	r5, r2
   11220:	cmp	r2, r1
   11224:	bne	11208 <dcngettext@plt+0x218>
   11228:	ldrb	r0, [r5]
   1122c:	clz	r0, r0
   11230:	lsr	r0, r0, #5
   11234:	ldrd	r4, [sp]
   11238:	ldr	r6, [sp, #8]
   1123c:	add	sp, sp, #12
   11240:	pop	{pc}		; (ldr pc, [sp], #4)
   11244:	mov	r0, #0
   11248:	b	11234 <dcngettext@plt+0x244>
   1124c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11250:	strd	r6, [sp, #8]
   11254:	str	r8, [sp, #16]
   11258:	str	lr, [sp, #20]
   1125c:	mov	r4, r0
   11260:	cmp	r1, #0
   11264:	beq	11290 <dcngettext@plt+0x2a0>
   11268:	ldrb	r1, [r0]
   1126c:	cmp	r1, #0
   11270:	beq	112a0 <dcngettext@plt+0x2b0>
   11274:	movw	r5, #8556	; 0x216c
   11278:	movt	r5, #3
   1127c:	movw	r7, #1708	; 0x6ac
   11280:	movt	r7, #2
   11284:	movw	r6, #1712	; 0x6b0
   11288:	movt	r6, #2
   1128c:	b	112d8 <dcngettext@plt+0x2e8>
   11290:	movw	r3, #8556	; 0x216c
   11294:	movt	r3, #3
   11298:	ldr	r1, [r3]
   1129c:	bl	10d68 <fputs_unlocked@plt>
   112a0:	ldrd	r4, [sp]
   112a4:	ldrd	r6, [sp, #8]
   112a8:	ldr	r8, [sp, #16]
   112ac:	add	sp, sp, #20
   112b0:	pop	{pc}		; (ldr pc, [sp], #4)
   112b4:	ldr	r3, [r5]
   112b8:	mov	r2, #2
   112bc:	mov	r1, #1
   112c0:	movw	r0, #1704	; 0x6a8
   112c4:	movt	r0, #2
   112c8:	bl	10de0 <fwrite_unlocked@plt>
   112cc:	ldrb	r1, [r4, #1]!
   112d0:	cmp	r1, #0
   112d4:	beq	112a0 <dcngettext@plt+0x2b0>
   112d8:	cmp	r1, #13
   112dc:	beq	11318 <dcngettext@plt+0x328>
   112e0:	cmp	r1, #92	; 0x5c
   112e4:	beq	11330 <dcngettext@plt+0x340>
   112e8:	cmp	r1, #10
   112ec:	beq	112b4 <dcngettext@plt+0x2c4>
   112f0:	ldr	r0, [r5]
   112f4:	ldr	r3, [r0, #20]
   112f8:	ldr	r2, [r0, #24]
   112fc:	cmp	r3, r2
   11300:	addcc	r2, r3, #1
   11304:	strcc	r2, [r0, #20]
   11308:	strbcc	r1, [r3]
   1130c:	bcc	112cc <dcngettext@plt+0x2dc>
   11310:	bl	10f6c <__overflow@plt>
   11314:	b	112cc <dcngettext@plt+0x2dc>
   11318:	ldr	r3, [r5]
   1131c:	mov	r2, #2
   11320:	mov	r1, #1
   11324:	mov	r0, r7
   11328:	bl	10de0 <fwrite_unlocked@plt>
   1132c:	b	112cc <dcngettext@plt+0x2dc>
   11330:	ldr	r3, [r5]
   11334:	mov	r2, #2
   11338:	mov	r1, #1
   1133c:	mov	r0, r6
   11340:	bl	10de0 <fwrite_unlocked@plt>
   11344:	b	112cc <dcngettext@plt+0x2dc>
   11348:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1134c:	strd	r6, [sp, #8]
   11350:	str	r8, [sp, #16]
   11354:	str	lr, [sp, #20]
   11358:	mov	r6, r0
   1135c:	mov	r4, r2
   11360:	mov	r5, r3
   11364:	movw	r1, #1716	; 0x6b4
   11368:	movt	r1, #2
   1136c:	bl	10d8c <strcmp@plt>
   11370:	mov	r3, #0
   11374:	strb	r3, [r5]
   11378:	cmp	r0, r3
   1137c:	bne	113e8 <dcngettext@plt+0x3f8>
   11380:	movw	r3, #8564	; 0x2174
   11384:	movt	r3, #3
   11388:	mov	r2, #1
   1138c:	strb	r2, [r3, #4]
   11390:	movw	r3, #8552	; 0x2168
   11394:	movt	r3, #3
   11398:	ldr	r5, [r3]
   1139c:	mov	r1, #2
   113a0:	mov	r0, r5
   113a4:	bl	1cc80 <dcngettext@plt+0xbc90>
   113a8:	mov	r1, r4
   113ac:	mov	r0, r5
   113b0:	bl	12ef4 <dcngettext@plt+0x1f04>
   113b4:	subs	r4, r0, #0
   113b8:	bne	11500 <dcngettext@plt+0x510>
   113bc:	mov	r0, r5
   113c0:	bl	10f9c <clearerr_unlocked@plt>
   113c4:	cmp	r4, #0
   113c8:	moveq	r4, #1
   113cc:	bne	114b8 <dcngettext@plt+0x4c8>
   113d0:	mov	r0, r4
   113d4:	ldrd	r4, [sp]
   113d8:	ldrd	r6, [sp, #8]
   113dc:	ldr	r8, [sp, #16]
   113e0:	add	sp, sp, #20
   113e4:	pop	{pc}		; (ldr pc, [sp], #4)
   113e8:	movw	r1, #1720	; 0x6b8
   113ec:	movt	r1, #2
   113f0:	mov	r0, r6
   113f4:	bl	1cdec <dcngettext@plt+0xbdfc>
   113f8:	subs	r7, r0, #0
   113fc:	beq	11454 <dcngettext@plt+0x464>
   11400:	mov	r1, #2
   11404:	mov	r0, r7
   11408:	bl	1cc80 <dcngettext@plt+0xbc90>
   1140c:	mov	r1, r4
   11410:	mov	r0, r7
   11414:	bl	12ef4 <dcngettext@plt+0x1f04>
   11418:	cmp	r0, #0
   1141c:	beq	114e8 <dcngettext@plt+0x4f8>
   11420:	bl	10ef4 <__errno_location@plt>
   11424:	ldr	r4, [r0]
   11428:	mov	r0, r7
   1142c:	bl	1ccc0 <dcngettext@plt+0xbcd0>
   11430:	adds	r0, r0, #0
   11434:	movne	r0, #1
   11438:	cmp	r4, #0
   1143c:	movne	r0, #0
   11440:	cmp	r0, #0
   11444:	beq	113c4 <dcngettext@plt+0x3d4>
   11448:	bl	10ef4 <__errno_location@plt>
   1144c:	ldr	r4, [r0]
   11450:	b	113c4 <dcngettext@plt+0x3d4>
   11454:	movw	r3, #8564	; 0x2174
   11458:	movt	r3, #3
   1145c:	ldrb	r4, [r3, #5]
   11460:	cmp	r4, #0
   11464:	beq	11480 <dcngettext@plt+0x490>
   11468:	bl	10ef4 <__errno_location@plt>
   1146c:	ldr	r3, [r0]
   11470:	cmp	r3, #2
   11474:	moveq	r3, #1
   11478:	strbeq	r3, [r5]
   1147c:	beq	113d0 <dcngettext@plt+0x3e0>
   11480:	bl	10ef4 <__errno_location@plt>
   11484:	ldr	r4, [r0]
   11488:	mov	r2, r6
   1148c:	mov	r1, #3
   11490:	mov	r0, #0
   11494:	bl	1f0ec <dcngettext@plt+0xe0fc>
   11498:	mov	r3, r0
   1149c:	movw	r2, #4840	; 0x12e8
   114a0:	movt	r2, #2
   114a4:	mov	r1, r4
   114a8:	mov	r0, #0
   114ac:	bl	10e70 <error@plt>
   114b0:	mov	r4, #0
   114b4:	b	113d0 <dcngettext@plt+0x3e0>
   114b8:	mov	r2, r6
   114bc:	mov	r1, #3
   114c0:	mov	r0, #0
   114c4:	bl	1f0ec <dcngettext@plt+0xe0fc>
   114c8:	mov	r3, r0
   114cc:	movw	r2, #4840	; 0x12e8
   114d0:	movt	r2, #2
   114d4:	mov	r1, r4
   114d8:	mov	r0, #0
   114dc:	bl	10e70 <error@plt>
   114e0:	mov	r4, #0
   114e4:	b	113d0 <dcngettext@plt+0x3e0>
   114e8:	mov	r0, r7
   114ec:	bl	1ccc0 <dcngettext@plt+0xbcd0>
   114f0:	cmp	r0, #0
   114f4:	moveq	r4, #1
   114f8:	beq	113d0 <dcngettext@plt+0x3e0>
   114fc:	b	11448 <dcngettext@plt+0x458>
   11500:	bl	10ef4 <__errno_location@plt>
   11504:	ldr	r4, [r0]
   11508:	b	113bc <dcngettext@plt+0x3cc>
   1150c:	push	{lr}		; (str lr, [sp, #-4]!)
   11510:	sub	sp, sp, #60	; 0x3c
   11514:	subs	r5, r0, #0
   11518:	beq	11560 <dcngettext@plt+0x570>
   1151c:	movw	r3, #8544	; 0x2160
   11520:	movt	r3, #3
   11524:	ldr	r4, [r3]
   11528:	mov	r2, #5
   1152c:	movw	r1, #1736	; 0x6c8
   11530:	movt	r1, #2
   11534:	mov	r0, #0
   11538:	bl	10e04 <dcgettext@plt>
   1153c:	movw	r3, #8588	; 0x218c
   11540:	movt	r3, #3
   11544:	ldr	r3, [r3]
   11548:	mov	r2, r0
   1154c:	mov	r1, #1
   11550:	mov	r0, r4
   11554:	bl	10f3c <__fprintf_chk@plt>
   11558:	mov	r0, r5
   1155c:	bl	10ed0 <exit@plt>
   11560:	mov	r2, #5
   11564:	movw	r1, #1776	; 0x6f0
   11568:	movt	r1, #2
   1156c:	mov	r0, #0
   11570:	bl	10e04 <dcgettext@plt>
   11574:	movw	r3, #8588	; 0x218c
   11578:	movt	r3, #3
   1157c:	ldr	r2, [r3]
   11580:	mov	r1, r0
   11584:	mov	r0, #1
   11588:	bl	10f24 <__printf_chk@plt>
   1158c:	mov	r2, #5
   11590:	movw	r1, #1812	; 0x714
   11594:	movt	r1, #2
   11598:	mov	r0, #0
   1159c:	bl	10e04 <dcgettext@plt>
   115a0:	mov	r3, #512	; 0x200
   115a4:	movw	r2, #1852	; 0x73c
   115a8:	movt	r2, #2
   115ac:	mov	r1, r0
   115b0:	mov	r0, #1
   115b4:	bl	10f24 <__printf_chk@plt>
   115b8:	mov	r2, #5
   115bc:	movw	r1, #1860	; 0x744
   115c0:	movt	r1, #2
   115c4:	mov	r0, #0
   115c8:	bl	10e04 <dcgettext@plt>
   115cc:	movw	r4, #8556	; 0x216c
   115d0:	movt	r4, #3
   115d4:	ldr	r1, [r4]
   115d8:	bl	10d68 <fputs_unlocked@plt>
   115dc:	mov	r2, #5
   115e0:	movw	r1, #1916	; 0x77c
   115e4:	movt	r1, #2
   115e8:	mov	r0, #0
   115ec:	bl	10e04 <dcgettext@plt>
   115f0:	ldr	r1, [r4]
   115f4:	bl	10d68 <fputs_unlocked@plt>
   115f8:	mov	r2, #5
   115fc:	movw	r1, #1964	; 0x7ac
   11600:	movt	r1, #2
   11604:	mov	r0, #0
   11608:	bl	10e04 <dcgettext@plt>
   1160c:	ldr	r1, [r4]
   11610:	bl	10d68 <fputs_unlocked@plt>
   11614:	mov	r2, #5
   11618:	movw	r1, #2036	; 0x7f4
   1161c:	movt	r1, #2
   11620:	mov	r0, #0
   11624:	bl	10e04 <dcgettext@plt>
   11628:	ldr	r1, [r4]
   1162c:	bl	10d68 <fputs_unlocked@plt>
   11630:	mov	r2, #5
   11634:	movw	r1, #2092	; 0x82c
   11638:	movt	r1, #2
   1163c:	mov	r0, #0
   11640:	bl	10e04 <dcgettext@plt>
   11644:	ldr	r1, [r4]
   11648:	bl	10d68 <fputs_unlocked@plt>
   1164c:	mov	r2, #5
   11650:	movw	r1, #2148	; 0x864
   11654:	movt	r1, #2
   11658:	mov	r0, #0
   1165c:	bl	10e04 <dcgettext@plt>
   11660:	ldr	r1, [r4]
   11664:	bl	10d68 <fputs_unlocked@plt>
   11668:	mov	r2, #5
   1166c:	movw	r1, #2276	; 0x8e4
   11670:	movt	r1, #2
   11674:	mov	r0, #0
   11678:	bl	10e04 <dcgettext@plt>
   1167c:	ldr	r1, [r4]
   11680:	bl	10d68 <fputs_unlocked@plt>
   11684:	mov	r2, #5
   11688:	movw	r1, #2716	; 0xa9c
   1168c:	movt	r1, #2
   11690:	mov	r0, #0
   11694:	bl	10e04 <dcgettext@plt>
   11698:	ldr	r1, [r4]
   1169c:	bl	10d68 <fputs_unlocked@plt>
   116a0:	mov	r2, #5
   116a4:	movw	r1, #2764	; 0xacc
   116a8:	movt	r1, #2
   116ac:	mov	r0, #0
   116b0:	bl	10e04 <dcgettext@plt>
   116b4:	ldr	r1, [r4]
   116b8:	bl	10d68 <fputs_unlocked@plt>
   116bc:	mov	r2, #5
   116c0:	movw	r1, #2820	; 0xb04
   116c4:	movt	r1, #2
   116c8:	mov	r0, #0
   116cc:	bl	10e04 <dcgettext@plt>
   116d0:	movw	r2, #2864	; 0xb30
   116d4:	movt	r2, #2
   116d8:	mov	r1, r0
   116dc:	mov	r0, #1
   116e0:	bl	10f24 <__printf_chk@plt>
   116e4:	mov	r2, #5
   116e8:	movw	r1, #2876	; 0xb3c
   116ec:	movt	r1, #2
   116f0:	mov	r0, #0
   116f4:	bl	10e04 <dcgettext@plt>
   116f8:	ldr	r1, [r4]
   116fc:	bl	10d68 <fputs_unlocked@plt>
   11700:	movw	r0, #1424	; 0x590
   11704:	movt	r0, #2
   11708:	ldr	r1, [r0]
   1170c:	ldr	r3, [r0, #4]
   11710:	str	r1, [sp]
   11714:	str	r3, [sp, #4]
   11718:	ldrd	r2, [r0, #8]
   1171c:	strd	r2, [sp, #8]
   11720:	ldrd	r2, [r0, #16]
   11724:	strd	r2, [sp, #16]
   11728:	ldrd	r2, [r0, #24]
   1172c:	strd	r2, [sp, #24]
   11730:	ldrd	r2, [r0, #32]
   11734:	strd	r2, [sp, #32]
   11738:	ldrd	r2, [r0, #40]	; 0x28
   1173c:	strd	r2, [sp, #40]	; 0x28
   11740:	ldrd	r2, [r0, #48]	; 0x30
   11744:	strd	r2, [sp, #48]	; 0x30
   11748:	cmp	r1, #0
   1174c:	moveq	r4, sp
   11750:	beq	1177c <dcngettext@plt+0x78c>
   11754:	mov	r4, sp
   11758:	movw	r6, #1724	; 0x6bc
   1175c:	movt	r6, #2
   11760:	mov	r0, r6
   11764:	bl	10d8c <strcmp@plt>
   11768:	cmp	r0, #0
   1176c:	beq	1177c <dcngettext@plt+0x78c>
   11770:	ldr	r1, [r4, #8]!
   11774:	cmp	r1, #0
   11778:	bne	11760 <dcngettext@plt+0x770>
   1177c:	ldr	r4, [r4, #4]
   11780:	cmp	r4, #0
   11784:	beq	118e0 <dcngettext@plt+0x8f0>
   11788:	mov	r2, #5
   1178c:	movw	r1, #3212	; 0xc8c
   11790:	movt	r1, #2
   11794:	mov	r0, #0
   11798:	bl	10e04 <dcgettext@plt>
   1179c:	movw	r3, #3236	; 0xca4
   117a0:	movt	r3, #2
   117a4:	movw	r2, #3276	; 0xccc
   117a8:	movt	r2, #2
   117ac:	mov	r1, r0
   117b0:	mov	r0, #1
   117b4:	bl	10f24 <__printf_chk@plt>
   117b8:	mov	r1, #0
   117bc:	mov	r0, #5
   117c0:	bl	10f78 <setlocale@plt>
   117c4:	cmp	r0, #0
   117c8:	beq	117e4 <dcngettext@plt+0x7f4>
   117cc:	mov	r2, #3
   117d0:	movw	r1, #3292	; 0xcdc
   117d4:	movt	r1, #2
   117d8:	bl	10fcc <strncmp@plt>
   117dc:	cmp	r0, #0
   117e0:	bne	11860 <dcngettext@plt+0x870>
   117e4:	mov	r2, #5
   117e8:	movw	r1, #3368	; 0xd28
   117ec:	movt	r1, #2
   117f0:	mov	r0, #0
   117f4:	bl	10e04 <dcgettext@plt>
   117f8:	movw	r6, #1724	; 0x6bc
   117fc:	movt	r6, #2
   11800:	mov	r3, r6
   11804:	movw	r2, #3236	; 0xca4
   11808:	movt	r2, #2
   1180c:	mov	r1, r0
   11810:	mov	r0, #1
   11814:	bl	10f24 <__printf_chk@plt>
   11818:	mov	r2, #5
   1181c:	movw	r1, #3396	; 0xd44
   11820:	movt	r1, #2
   11824:	mov	r0, #0
   11828:	bl	10e04 <dcgettext@plt>
   1182c:	mov	r1, r0
   11830:	movw	r2, #4620	; 0x120c
   11834:	movt	r2, #2
   11838:	movw	r3, #2144	; 0x860
   1183c:	movt	r3, #2
   11840:	cmp	r4, r6
   11844:	moveq	r3, r2
   11848:	mov	r2, r4
   1184c:	mov	r0, #1
   11850:	bl	10f24 <__printf_chk@plt>
   11854:	b	11558 <dcngettext@plt+0x568>
   11858:	movw	r4, #1724	; 0x6bc
   1185c:	movt	r4, #2
   11860:	mov	r2, #5
   11864:	movw	r1, #3296	; 0xce0
   11868:	movt	r1, #2
   1186c:	mov	r0, #0
   11870:	bl	10e04 <dcgettext@plt>
   11874:	movw	r3, #8556	; 0x216c
   11878:	movt	r3, #3
   1187c:	ldr	r1, [r3]
   11880:	bl	10d68 <fputs_unlocked@plt>
   11884:	b	117e4 <dcngettext@plt+0x7f4>
   11888:	mov	r2, #5
   1188c:	movw	r1, #3368	; 0xd28
   11890:	movt	r1, #2
   11894:	mov	r0, #0
   11898:	bl	10e04 <dcgettext@plt>
   1189c:	movw	r4, #1724	; 0x6bc
   118a0:	movt	r4, #2
   118a4:	mov	r3, r4
   118a8:	movw	r2, #3236	; 0xca4
   118ac:	movt	r2, #2
   118b0:	mov	r1, r0
   118b4:	mov	r0, #1
   118b8:	bl	10f24 <__printf_chk@plt>
   118bc:	mov	r2, #5
   118c0:	movw	r1, #3396	; 0xd44
   118c4:	movt	r1, #2
   118c8:	mov	r0, #0
   118cc:	bl	10e04 <dcgettext@plt>
   118d0:	mov	r1, r0
   118d4:	movw	r3, #4620	; 0x120c
   118d8:	movt	r3, #2
   118dc:	b	11848 <dcngettext@plt+0x858>
   118e0:	mov	r2, #5
   118e4:	movw	r1, #3212	; 0xc8c
   118e8:	movt	r1, #2
   118ec:	mov	r0, #0
   118f0:	bl	10e04 <dcgettext@plt>
   118f4:	movw	r3, #3236	; 0xca4
   118f8:	movt	r3, #2
   118fc:	movw	r2, #3276	; 0xccc
   11900:	movt	r2, #2
   11904:	mov	r1, r0
   11908:	mov	r0, #1
   1190c:	bl	10f24 <__printf_chk@plt>
   11910:	mov	r1, #0
   11914:	mov	r0, #5
   11918:	bl	10f78 <setlocale@plt>
   1191c:	cmp	r0, #0
   11920:	beq	11888 <dcngettext@plt+0x898>
   11924:	mov	r2, #3
   11928:	movw	r1, #3292	; 0xcdc
   1192c:	movt	r1, #2
   11930:	bl	10fcc <strncmp@plt>
   11934:	cmp	r0, #0
   11938:	bne	11858 <dcngettext@plt+0x868>
   1193c:	mov	r2, #5
   11940:	movw	r1, #3368	; 0xd28
   11944:	movt	r1, #2
   11948:	mov	r0, #0
   1194c:	bl	10e04 <dcgettext@plt>
   11950:	movw	r4, #1724	; 0x6bc
   11954:	movt	r4, #2
   11958:	mov	r3, r4
   1195c:	movw	r2, #3236	; 0xca4
   11960:	movt	r2, #2
   11964:	mov	r1, r0
   11968:	mov	r0, #1
   1196c:	bl	10f24 <__printf_chk@plt>
   11970:	mov	r2, #5
   11974:	movw	r1, #3396	; 0xd44
   11978:	movt	r1, #2
   1197c:	mov	r0, #0
   11980:	bl	10e04 <dcgettext@plt>
   11984:	mov	r1, r0
   11988:	movw	r3, #4620	; 0x120c
   1198c:	movt	r3, #2
   11990:	b	11848 <dcngettext@plt+0x858>
   11994:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11998:	strd	r6, [sp, #8]
   1199c:	strd	r8, [sp, #16]
   119a0:	strd	sl, [sp, #24]
   119a4:	str	lr, [sp, #32]
   119a8:	sub	sp, sp, #276	; 0x114
   119ac:	mov	r5, r0
   119b0:	mov	r4, r1
   119b4:	ldr	r0, [r1]
   119b8:	bl	1cfbc <dcngettext@plt+0xbfcc>
   119bc:	movw	r1, #2144	; 0x860
   119c0:	movt	r1, #2
   119c4:	mov	r0, #6
   119c8:	bl	10f78 <setlocale@plt>
   119cc:	movw	r6, #3280	; 0xcd0
   119d0:	movt	r6, #2
   119d4:	movw	r1, #3448	; 0xd78
   119d8:	movt	r1, #2
   119dc:	mov	r0, r6
   119e0:	bl	10fb4 <bindtextdomain@plt>
   119e4:	mov	r0, r6
   119e8:	bl	10e1c <textdomain@plt>
   119ec:	movw	r0, #11496	; 0x2ce8
   119f0:	movt	r0, #1
   119f4:	bl	2056c <dcngettext@plt+0xf57c>
   119f8:	movw	r0, #8556	; 0x216c
   119fc:	movt	r0, #3
   11a00:	mov	r3, #0
   11a04:	mov	r2, #1
   11a08:	mov	r1, r3
   11a0c:	ldr	r0, [r0]
   11a10:	bl	10f0c <setvbuf@plt>
   11a14:	mov	r3, #0
   11a18:	str	r3, [sp, #20]
   11a1c:	mvn	r6, #0
   11a20:	str	r3, [sp, #16]
   11a24:	ldr	r9, [pc, #3816]	; 12914 <dcngettext@plt+0x1924>
   11a28:	movw	r7, #3520	; 0xdc0
   11a2c:	movt	r7, #2
   11a30:	movw	r8, #8564	; 0x2174
   11a34:	movt	r8, #3
   11a38:	b	11a5c <dcngettext@plt+0xa6c>
   11a3c:	cmp	r0, #98	; 0x62
   11a40:	beq	11bc8 <dcngettext@plt+0xbd8>
   11a44:	ble	11ac4 <dcngettext@plt+0xad4>
   11a48:	cmp	r0, #99	; 0x63
   11a4c:	beq	11bd0 <dcngettext@plt+0xbe0>
   11a50:	cmp	r0, #116	; 0x74
   11a54:	bne	11bc0 <dcngettext@plt+0xbd0>
   11a58:	mov	r6, #0
   11a5c:	mov	r3, #0
   11a60:	str	r3, [sp]
   11a64:	mov	r3, r9
   11a68:	mov	r2, r7
   11a6c:	mov	r1, r4
   11a70:	mov	r0, r5
   11a74:	bl	10eb8 <getopt_long@plt>
   11a78:	cmn	r0, #1
   11a7c:	beq	11bdc <dcngettext@plt+0xbec>
   11a80:	cmp	r0, #119	; 0x77
   11a84:	beq	11b70 <dcngettext@plt+0xb80>
   11a88:	ble	11a3c <dcngettext@plt+0xa4c>
   11a8c:	movw	r3, #257	; 0x101
   11a90:	cmp	r0, r3
   11a94:	beq	11b58 <dcngettext@plt+0xb68>
   11a98:	ble	11b3c <dcngettext@plt+0xb4c>
   11a9c:	movw	r3, #259	; 0x103
   11aa0:	cmp	r0, r3
   11aa4:	beq	11ba0 <dcngettext@plt+0xbb0>
   11aa8:	blt	11b88 <dcngettext@plt+0xb98>
   11aac:	cmp	r0, #260	; 0x104
   11ab0:	bne	11bc0 <dcngettext@plt+0xbd0>
   11ab4:	mov	r3, #1
   11ab8:	str	r3, [sp, #20]
   11abc:	mov	r6, r3
   11ac0:	b	11a5c <dcngettext@plt+0xa6c>
   11ac4:	cmn	r0, #3
   11ac8:	bne	11b2c <dcngettext@plt+0xb3c>
   11acc:	movw	r3, #8452	; 0x2104
   11ad0:	movt	r3, #3
   11ad4:	movw	r0, #8556	; 0x216c
   11ad8:	movt	r0, #3
   11adc:	mov	r4, #0
   11ae0:	str	r4, [sp, #12]
   11ae4:	movw	r2, #3472	; 0xd90
   11ae8:	movt	r2, #2
   11aec:	str	r2, [sp, #8]
   11af0:	movw	r2, #3488	; 0xda0
   11af4:	movt	r2, #2
   11af8:	str	r2, [sp, #4]
   11afc:	movw	r2, #3504	; 0xdb0
   11b00:	movt	r2, #2
   11b04:	str	r2, [sp]
   11b08:	ldr	r3, [r3]
   11b0c:	movw	r2, #3276	; 0xccc
   11b10:	movt	r2, #2
   11b14:	movw	r1, #1724	; 0x6bc
   11b18:	movt	r1, #2
   11b1c:	ldr	r0, [r0]
   11b20:	bl	1f7d4 <dcngettext@plt+0xe7e4>
   11b24:	mov	r0, r4
   11b28:	bl	10ed0 <exit@plt>
   11b2c:	cmn	r0, #2
   11b30:	bne	11bc0 <dcngettext@plt+0xbd0>
   11b34:	mov	r0, #0
   11b38:	bl	1150c <dcngettext@plt+0x51c>
   11b3c:	cmp	r0, #122	; 0x7a
   11b40:	beq	11bac <dcngettext@plt+0xbbc>
   11b44:	cmp	r0, #256	; 0x100
   11b48:	bne	11bc0 <dcngettext@plt+0xbd0>
   11b4c:	mov	r3, #1
   11b50:	strb	r3, [r8, #5]
   11b54:	b	11a5c <dcngettext@plt+0xa6c>
   11b58:	mov	r3, #1
   11b5c:	strb	r3, [r8, #6]
   11b60:	mov	r3, #0
   11b64:	strb	r3, [r8, #7]
   11b68:	strb	r3, [r8, #8]
   11b6c:	b	11a5c <dcngettext@plt+0xa6c>
   11b70:	mov	r3, #0
   11b74:	strb	r3, [r8, #6]
   11b78:	mov	r2, #1
   11b7c:	strb	r2, [r8, #7]
   11b80:	strb	r3, [r8, #8]
   11b84:	b	11a5c <dcngettext@plt+0xa6c>
   11b88:	mov	r3, #0
   11b8c:	strb	r3, [r8, #6]
   11b90:	strb	r3, [r8, #7]
   11b94:	mov	r3, #1
   11b98:	strb	r3, [r8, #8]
   11b9c:	b	11a5c <dcngettext@plt+0xa6c>
   11ba0:	mov	r3, #1
   11ba4:	strb	r3, [r8, #9]
   11ba8:	b	11a5c <dcngettext@plt+0xa6c>
   11bac:	movw	r3, #8444	; 0x20fc
   11bb0:	movt	r3, #3
   11bb4:	mov	r2, #0
   11bb8:	strb	r2, [r3]
   11bbc:	b	11a5c <dcngettext@plt+0xa6c>
   11bc0:	mov	r0, #1
   11bc4:	bl	1150c <dcngettext@plt+0x51c>
   11bc8:	mov	r6, #1
   11bcc:	b	11a5c <dcngettext@plt+0xa6c>
   11bd0:	mov	r3, #1
   11bd4:	str	r3, [sp, #16]
   11bd8:	b	11a5c <dcngettext@plt+0xa6c>
   11bdc:	movw	r3, #8564	; 0x2174
   11be0:	movt	r3, #3
   11be4:	mov	r2, #130	; 0x82
   11be8:	str	r2, [r3, #12]
   11bec:	mov	r2, #128	; 0x80
   11bf0:	str	r2, [r3]
   11bf4:	ldr	r3, [sp, #20]
   11bf8:	cmp	r6, #0
   11bfc:	movne	r3, #0
   11c00:	cmp	r3, #0
   11c04:	bne	11d3c <dcngettext@plt+0xd4c>
   11c08:	movw	r3, #8444	; 0x20fc
   11c0c:	movt	r3, #3
   11c10:	ldrb	r3, [r3]
   11c14:	ldr	r2, [sp, #16]
   11c18:	cmp	r3, #10
   11c1c:	moveq	r2, #0
   11c20:	andne	r2, r2, #1
   11c24:	cmp	r2, #0
   11c28:	bne	11d68 <dcngettext@plt+0xd78>
   11c2c:	ldr	r3, [sp, #16]
   11c30:	ldr	r2, [sp, #20]
   11c34:	tst	r3, r2
   11c38:	bne	11d94 <dcngettext@plt+0xda4>
   11c3c:	ldr	r3, [sp, #16]
   11c40:	cmp	r6, #0
   11c44:	movlt	r3, #0
   11c48:	andge	r3, r3, #1
   11c4c:	cmp	r3, #0
   11c50:	bne	11dc0 <dcngettext@plt+0xdd0>
   11c54:	movw	r3, #8564	; 0x2174
   11c58:	movt	r3, #3
   11c5c:	ldrb	r3, [r3, #5]
   11c60:	eor	r3, r3, #1
   11c64:	ldr	r2, [sp, #16]
   11c68:	orrs	r3, r2, r3
   11c6c:	beq	11dec <dcngettext@plt+0xdfc>
   11c70:	movw	r3, #8564	; 0x2174
   11c74:	movt	r3, #3
   11c78:	ldrb	r3, [r3, #6]
   11c7c:	eor	r3, r3, #1
   11c80:	ldr	r2, [sp, #16]
   11c84:	orrs	r3, r2, r3
   11c88:	beq	11e18 <dcngettext@plt+0xe28>
   11c8c:	movw	r3, #8564	; 0x2174
   11c90:	movt	r3, #3
   11c94:	ldrb	r3, [r3, #7]
   11c98:	eor	r3, r3, #1
   11c9c:	ldr	r2, [sp, #16]
   11ca0:	orrs	r3, r2, r3
   11ca4:	beq	11e44 <dcngettext@plt+0xe54>
   11ca8:	movw	r3, #8564	; 0x2174
   11cac:	movt	r3, #3
   11cb0:	ldrb	r3, [r3, #8]
   11cb4:	eor	r3, r3, #1
   11cb8:	ldr	r2, [sp, #16]
   11cbc:	orrs	r3, r2, r3
   11cc0:	str	r3, [sp, #64]	; 0x40
   11cc4:	beq	11e70 <dcngettext@plt+0xe80>
   11cc8:	movw	r2, #8564	; 0x2174
   11ccc:	movt	r2, #3
   11cd0:	ldr	r3, [sp, #16]
   11cd4:	eor	r3, r3, #1
   11cd8:	ldrb	r2, [r2, #9]
   11cdc:	ands	r3, r2, r3
   11ce0:	str	r3, [sp, #56]	; 0x38
   11ce4:	bne	11e9c <dcngettext@plt+0xeac>
   11ce8:	bic	r3, r6, r6, asr #31
   11cec:	str	r3, [sp, #88]	; 0x58
   11cf0:	add	r3, r4, r5, lsl #2
   11cf4:	str	r3, [sp, #80]	; 0x50
   11cf8:	movw	r3, #8536	; 0x2158
   11cfc:	movt	r3, #3
   11d00:	ldr	r3, [r3]
   11d04:	cmp	r3, r5
   11d08:	beq	11ec8 <dcngettext@plt+0xed8>
   11d0c:	movw	r3, #8536	; 0x2158
   11d10:	movt	r3, #3
   11d14:	ldr	r3, [r3]
   11d18:	add	r4, r4, r3, lsl #2
   11d1c:	ldr	r3, [sp, #80]	; 0x50
   11d20:	cmp	r3, r4
   11d24:	bls	12b7c <dcngettext@plt+0x1b8c>
   11d28:	str	r4, [sp, #32]
   11d2c:	movw	r3, #1424	; 0x590
   11d30:	movt	r3, #2
   11d34:	str	r3, [sp, #92]	; 0x5c
   11d38:	b	12828 <dcngettext@plt+0x1838>
   11d3c:	mov	r2, #5
   11d40:	movw	r1, #3528	; 0xdc8
   11d44:	movt	r1, #2
   11d48:	mov	r0, #0
   11d4c:	bl	10e04 <dcgettext@plt>
   11d50:	mov	r2, r0
   11d54:	mov	r1, #0
   11d58:	mov	r0, r1
   11d5c:	bl	10e70 <error@plt>
   11d60:	mov	r0, #1
   11d64:	bl	1150c <dcngettext@plt+0x51c>
   11d68:	mov	r2, #5
   11d6c:	movw	r1, #3564	; 0xdec
   11d70:	movt	r1, #2
   11d74:	mov	r0, #0
   11d78:	bl	10e04 <dcgettext@plt>
   11d7c:	mov	r2, r0
   11d80:	mov	r1, #0
   11d84:	mov	r0, r1
   11d88:	bl	10e70 <error@plt>
   11d8c:	mov	r0, #1
   11d90:	bl	1150c <dcngettext@plt+0x51c>
   11d94:	mov	r2, #5
   11d98:	movw	r1, #3624	; 0xe28
   11d9c:	movt	r1, #2
   11da0:	mov	r0, #0
   11da4:	bl	10e04 <dcgettext@plt>
   11da8:	mov	r2, r0
   11dac:	mov	r1, #0
   11db0:	mov	r0, r1
   11db4:	bl	10e70 <error@plt>
   11db8:	mov	r0, #1
   11dbc:	bl	1150c <dcngettext@plt+0x51c>
   11dc0:	mov	r2, #5
   11dc4:	movw	r1, #3684	; 0xe64
   11dc8:	movt	r1, #2
   11dcc:	mov	r0, #0
   11dd0:	bl	10e04 <dcgettext@plt>
   11dd4:	mov	r2, r0
   11dd8:	mov	r1, #0
   11ddc:	mov	r0, r1
   11de0:	bl	10e70 <error@plt>
   11de4:	mov	r0, #1
   11de8:	bl	1150c <dcngettext@plt+0x51c>
   11dec:	mov	r2, #5
   11df0:	movw	r1, #3760	; 0xeb0
   11df4:	movt	r1, #2
   11df8:	mov	r0, #0
   11dfc:	bl	10e04 <dcgettext@plt>
   11e00:	mov	r2, r0
   11e04:	mov	r1, #0
   11e08:	mov	r0, r1
   11e0c:	bl	10e70 <error@plt>
   11e10:	mov	r0, #1
   11e14:	bl	1150c <dcngettext@plt+0x51c>
   11e18:	mov	r2, #5
   11e1c:	movw	r1, #3832	; 0xef8
   11e20:	movt	r1, #2
   11e24:	mov	r0, #0
   11e28:	bl	10e04 <dcgettext@plt>
   11e2c:	mov	r2, r0
   11e30:	mov	r1, #0
   11e34:	mov	r0, r1
   11e38:	bl	10e70 <error@plt>
   11e3c:	mov	r0, #1
   11e40:	bl	1150c <dcngettext@plt+0x51c>
   11e44:	mov	r2, #5
   11e48:	movw	r1, #3896	; 0xf38
   11e4c:	movt	r1, #2
   11e50:	mov	r0, #0
   11e54:	bl	10e04 <dcgettext@plt>
   11e58:	mov	r2, r0
   11e5c:	mov	r1, #0
   11e60:	mov	r0, r1
   11e64:	bl	10e70 <error@plt>
   11e68:	mov	r0, #1
   11e6c:	bl	1150c <dcngettext@plt+0x51c>
   11e70:	mov	r2, #5
   11e74:	movw	r1, #3960	; 0xf78
   11e78:	movt	r1, #2
   11e7c:	mov	r0, #0
   11e80:	bl	10e04 <dcgettext@plt>
   11e84:	mov	r2, r0
   11e88:	mov	r1, #0
   11e8c:	mov	r0, r1
   11e90:	bl	10e70 <error@plt>
   11e94:	mov	r0, #1
   11e98:	bl	1150c <dcngettext@plt+0x51c>
   11e9c:	mov	r2, #5
   11ea0:	movw	r1, #4024	; 0xfb8
   11ea4:	movt	r1, #2
   11ea8:	mov	r0, #0
   11eac:	bl	10e04 <dcgettext@plt>
   11eb0:	mov	r2, r0
   11eb4:	mov	r1, #0
   11eb8:	mov	r0, r1
   11ebc:	bl	10e70 <error@plt>
   11ec0:	mov	r0, #1
   11ec4:	bl	1150c <dcngettext@plt+0x51c>
   11ec8:	movw	r3, #1716	; 0x6b4
   11ecc:	movt	r3, #2
   11ed0:	str	r3, [r4, r5, lsl #2]
   11ed4:	ldr	r3, [sp, #80]	; 0x50
   11ed8:	add	r3, r3, #4
   11edc:	str	r3, [sp, #80]	; 0x50
   11ee0:	b	11d0c <dcngettext@plt+0xd1c>
   11ee4:	movw	r1, #1720	; 0x6b8
   11ee8:	movt	r1, #2
   11eec:	ldr	r0, [sp, #36]	; 0x24
   11ef0:	bl	1cdec <dcngettext@plt+0xbdfc>
   11ef4:	subs	r4, r0, #0
   11ef8:	bne	1288c <dcngettext@plt+0x189c>
   11efc:	bl	10ef4 <__errno_location@plt>
   11f00:	ldr	r4, [r0]
   11f04:	ldr	r2, [sp, #36]	; 0x24
   11f08:	mov	r1, #3
   11f0c:	mov	r0, #0
   11f10:	bl	1f0ec <dcngettext@plt+0xe0fc>
   11f14:	mov	r3, r0
   11f18:	movw	r2, #4840	; 0x12e8
   11f1c:	movt	r2, #2
   11f20:	mov	r1, r4
   11f24:	mov	r0, #0
   11f28:	bl	10e70 <error@plt>
   11f2c:	ldr	r3, [sp, #56]	; 0x38
   11f30:	b	1280c <dcngettext@plt+0x181c>
   11f34:	mov	r2, #5
   11f38:	movw	r1, #4104	; 0x1008
   11f3c:	movt	r1, #2
   11f40:	mov	r0, #0
   11f44:	bl	10e04 <dcgettext@plt>
   11f48:	mov	r4, r0
   11f4c:	ldr	r2, [sp, #36]	; 0x24
   11f50:	mov	r1, #3
   11f54:	mov	r0, #0
   11f58:	bl	1f0ec <dcngettext@plt+0xe0fc>
   11f5c:	mov	r3, r0
   11f60:	mov	r2, r4
   11f64:	mov	r1, #0
   11f68:	mov	r0, #1
   11f6c:	bl	10e70 <error@plt>
   11f70:	mov	r8, #0
   11f74:	b	1216c <dcngettext@plt+0x117c>
   11f78:	ldrb	r3, [r9, r3]
   11f7c:	cmp	r3, #41	; 0x29
   11f80:	bne	12090 <dcngettext@plt+0x10a0>
   11f84:	mov	r6, r8
   11f88:	mov	r5, #0
   11f8c:	b	12200 <dcngettext@plt+0x1210>
   11f90:	mov	r1, r5
   11f94:	mov	r0, r8
   11f98:	bl	110f0 <dcngettext@plt+0x100>
   11f9c:	cmp	r0, #0
   11fa0:	bne	1220c <dcngettext@plt+0x121c>
   11fa4:	b	12090 <dcngettext@plt+0x10a0>
   11fa8:	sub	r2, r5, r8
   11fac:	ldrb	r0, [r9, r8]
   11fb0:	movw	r1, #8564	; 0x2174
   11fb4:	movt	r1, #3
   11fb8:	ldr	r3, [r1, #12]
   11fbc:	cmp	r0, #92	; 0x5c
   11fc0:	addeq	r3, r3, #1
   11fc4:	cmp	r2, r3
   11fc8:	bcc	12090 <dcngettext@plt+0x10a0>
   11fcc:	ldr	r3, [r1]
   11fd0:	add	r8, r8, r3
   11fd4:	ldrb	r3, [r9, r8]
   11fd8:	cmp	r3, #32
   11fdc:	cmpne	r3, #9
   11fe0:	bne	12090 <dcngettext@plt+0x10a0>
   11fe4:	mov	r3, #0
   11fe8:	strb	r3, [r9, r8]
   11fec:	mov	r0, r6
   11ff0:	bl	111d4 <dcngettext@plt+0x1e4>
   11ff4:	cmp	r0, #0
   11ff8:	beq	12090 <dcngettext@plt+0x10a0>
   11ffc:	add	r1, r8, #1
   12000:	sub	r3, r5, r1
   12004:	cmp	r3, #1
   12008:	beq	1201c <dcngettext@plt+0x102c>
   1200c:	ldrb	r3, [r9, r1]
   12010:	cmp	r3, #32
   12014:	cmpne	r3, #42	; 0x2a
   12018:	beq	12274 <dcngettext@plt+0x1284>
   1201c:	movw	r3, #8444	; 0x20fc
   12020:	movt	r3, #3
   12024:	ldr	r3, [r3, #4]
   12028:	cmp	r3, #0
   1202c:	beq	12090 <dcngettext@plt+0x10a0>
   12030:	movw	r3, #8444	; 0x20fc
   12034:	movt	r3, #3
   12038:	mov	r2, #1
   1203c:	str	r2, [r3, #4]
   12040:	add	r8, r9, r1
   12044:	ldr	r3, [sp, #44]	; 0x2c
   12048:	cmp	r3, #0
   1204c:	beq	1206c <dcngettext@plt+0x107c>
   12050:	sub	r1, r5, r1
   12054:	mov	r0, r8
   12058:	bl	110f0 <dcngettext@plt+0x100>
   1205c:	adds	r0, r0, #0
   12060:	movne	r0, #1
   12064:	cmp	r0, #0
   12068:	beq	12090 <dcngettext@plt+0x10a0>
   1206c:	ldr	r3, [sp, #60]	; 0x3c
   12070:	cmp	r3, #0
   12074:	bne	122fc <dcngettext@plt+0x130c>
   12078:	movw	r1, #1716	; 0x6b4
   1207c:	movt	r1, #2
   12080:	mov	r0, r8
   12084:	bl	10d8c <strcmp@plt>
   12088:	cmp	r0, #0
   1208c:	bne	122fc <dcngettext@plt+0x130c>
   12090:	ldr	r3, [sp, #24]
   12094:	adds	r3, r3, #1
   12098:	str	r3, [sp, #24]
   1209c:	ldr	r3, [sp, #28]
   120a0:	adc	r3, r3, #0
   120a4:	str	r3, [sp, #28]
   120a8:	movw	r3, #8564	; 0x2174
   120ac:	movt	r3, #3
   120b0:	ldrb	r3, [r3, #7]
   120b4:	cmp	r3, #0
   120b8:	bne	122b0 <dcngettext@plt+0x12c0>
   120bc:	ldr	r3, [r4]
   120c0:	tst	r3, #48	; 0x30
   120c4:	bne	1251c <dcngettext@plt+0x152c>
   120c8:	adds	sl, sl, #1
   120cc:	adc	fp, fp, #0
   120d0:	orrs	r3, sl, fp
   120d4:	beq	11f34 <dcngettext@plt+0xf44>
   120d8:	mov	r3, r4
   120dc:	mov	r2, #10
   120e0:	add	r1, sp, #112	; 0x70
   120e4:	add	r0, sp, #108	; 0x6c
   120e8:	bl	10d80 <__getdelim@plt>
   120ec:	subs	r5, r0, #0
   120f0:	ble	1251c <dcngettext@plt+0x152c>
   120f4:	ldr	r3, [sp, #108]	; 0x6c
   120f8:	ldrb	r2, [r3]
   120fc:	cmp	r2, #35	; 0x23
   12100:	beq	120bc <dcngettext@plt+0x10cc>
   12104:	add	r2, r3, r5
   12108:	ldrb	r0, [r2, #-1]
   1210c:	cmp	r0, #10
   12110:	subeq	r5, r5, #1
   12114:	cmp	r5, #0
   12118:	movle	r2, r5
   1211c:	subgt	r2, r5, #1
   12120:	ldrb	r0, [r3, r2]
   12124:	cmp	r0, #13
   12128:	subeq	r5, r5, #1
   1212c:	cmp	r5, #0
   12130:	beq	120bc <dcngettext@plt+0x10cc>
   12134:	mov	r2, #0
   12138:	strb	r2, [r3, r5]
   1213c:	ldr	r9, [sp, #108]	; 0x6c
   12140:	ldrb	r3, [r9]
   12144:	cmp	r3, #32
   12148:	cmpne	r3, #9
   1214c:	bne	11f70 <dcngettext@plt+0xf80>
   12150:	mov	r2, r9
   12154:	rsb	r1, r9, #1
   12158:	add	r8, r1, r2
   1215c:	ldrb	r3, [r2, #1]!
   12160:	cmp	r3, #9
   12164:	cmpne	r3, #32
   12168:	beq	12158 <dcngettext@plt+0x1168>
   1216c:	cmp	r3, #92	; 0x5c
   12170:	addeq	r8, r8, #1
   12174:	ldreq	r3, [sp, #16]
   12178:	ldrne	r3, [sp, #56]	; 0x38
   1217c:	str	r3, [sp, #44]	; 0x2c
   12180:	add	r6, r9, r8
   12184:	mov	r2, #6
   12188:	ldr	r1, [sp, #40]	; 0x28
   1218c:	mov	r0, r6
   12190:	bl	10fcc <strncmp@plt>
   12194:	cmp	r0, #0
   12198:	bne	11fa8 <dcngettext@plt+0xfb8>
   1219c:	add	r3, r8, #6
   121a0:	ldrb	r2, [r9, r3]
   121a4:	cmp	r2, #32
   121a8:	addeq	r3, r8, #7
   121ac:	ldrb	r2, [r9, r3]
   121b0:	cmp	r2, #40	; 0x28
   121b4:	bne	12090 <dcngettext@plt+0x10a0>
   121b8:	add	r3, r3, #1
   121bc:	mov	r2, #0
   121c0:	str	r2, [sp, #116]	; 0x74
   121c4:	subs	r5, r5, r3
   121c8:	beq	12090 <dcngettext@plt+0x10a0>
   121cc:	add	r8, r9, r3
   121d0:	subs	r5, r5, #1
   121d4:	beq	11f78 <dcngettext@plt+0xf88>
   121d8:	add	r2, r8, r5
   121dc:	ldrb	r1, [r8, r5]
   121e0:	cmp	r1, #41	; 0x29
   121e4:	beq	121fc <dcngettext@plt+0x120c>
   121e8:	subs	r5, r5, #1
   121ec:	beq	11f78 <dcngettext@plt+0xf88>
   121f0:	ldrb	r1, [r2, #-1]!
   121f4:	cmp	r1, #41	; 0x29
   121f8:	bne	121e8 <dcngettext@plt+0x11f8>
   121fc:	add	r6, r8, r5
   12200:	ldr	r3, [sp, #44]	; 0x2c
   12204:	cmp	r3, #0
   12208:	bne	11f90 <dcngettext@plt+0xfa0>
   1220c:	add	r5, r5, #1
   12210:	mov	r3, #0
   12214:	strb	r3, [r6]
   12218:	add	r2, r8, r5
   1221c:	ldrb	r3, [r8, r5]
   12220:	cmp	r3, #9
   12224:	cmpne	r3, #32
   12228:	bne	12244 <dcngettext@plt+0x1254>
   1222c:	rsb	r1, r8, #1
   12230:	add	r5, r1, r2
   12234:	ldrb	r3, [r2, #1]!
   12238:	cmp	r3, #9
   1223c:	cmpne	r3, #32
   12240:	beq	12230 <dcngettext@plt+0x1240>
   12244:	cmp	r3, #61	; 0x3d
   12248:	bne	12090 <dcngettext@plt+0x10a0>
   1224c:	add	r5, r5, #1
   12250:	add	r3, r8, r5
   12254:	mov	r6, r3
   12258:	ldrb	r2, [r3], #1
   1225c:	cmp	r2, #9
   12260:	cmpne	r2, #32
   12264:	beq	12254 <dcngettext@plt+0x1264>
   12268:	mov	r0, r6
   1226c:	bl	111d4 <dcngettext@plt+0x1e4>
   12270:	b	12064 <dcngettext@plt+0x1074>
   12274:	movw	r2, #8444	; 0x20fc
   12278:	movt	r2, #3
   1227c:	ldr	r2, [r2, #4]
   12280:	cmp	r2, #1
   12284:	beq	12040 <dcngettext@plt+0x1050>
   12288:	movw	r2, #8444	; 0x20fc
   1228c:	movt	r2, #3
   12290:	mov	r1, #0
   12294:	str	r1, [r2, #4]
   12298:	add	r1, r8, #2
   1229c:	cmp	r3, #42	; 0x2a
   122a0:	movne	r3, #0
   122a4:	moveq	r3, #1
   122a8:	str	r3, [sp, #116]	; 0x74
   122ac:	b	12040 <dcngettext@plt+0x1050>
   122b0:	mov	r2, #5
   122b4:	movw	r1, #4132	; 0x1024
   122b8:	movt	r1, #2
   122bc:	mov	r0, #0
   122c0:	bl	10e04 <dcgettext@plt>
   122c4:	mov	r5, r0
   122c8:	ldr	r2, [sp, #36]	; 0x24
   122cc:	mov	r1, #3
   122d0:	mov	r0, #0
   122d4:	bl	1f0ec <dcngettext@plt+0xe0fc>
   122d8:	ldr	r3, [sp, #40]	; 0x28
   122dc:	str	r3, [sp, #8]
   122e0:	strd	sl, [sp]
   122e4:	mov	r3, r0
   122e8:	mov	r2, r5
   122ec:	mov	r1, #0
   122f0:	mov	r0, r1
   122f4:	bl	10e70 <error@plt>
   122f8:	b	120bc <dcngettext@plt+0x10cc>
   122fc:	movw	r3, #8564	; 0x2174
   12300:	movt	r3, #3
   12304:	ldrb	r3, [r3, #6]
   12308:	cmp	r3, #0
   1230c:	movne	r0, #0
   12310:	bne	12328 <dcngettext@plt+0x1338>
   12314:	mov	r1, #10
   12318:	mov	r0, r8
   1231c:	bl	10ee8 <strchr@plt>
   12320:	adds	r0, r0, #0
   12324:	movne	r0, #1
   12328:	mov	r5, r0
   1232c:	str	r0, [sp, #44]	; 0x2c
   12330:	add	r3, sp, #120	; 0x78
   12334:	str	r3, [sp]
   12338:	add	r3, sp, #107	; 0x6b
   1233c:	add	r2, sp, #128	; 0x80
   12340:	add	r1, sp, #116	; 0x74
   12344:	mov	r0, r8
   12348:	bl	11348 <dcngettext@plt+0x358>
   1234c:	subs	r3, r0, #0
   12350:	str	r3, [sp, #68]	; 0x44
   12354:	bne	123fc <dcngettext@plt+0x140c>
   12358:	ldr	r3, [sp, #48]	; 0x30
   1235c:	adds	r3, r3, #1
   12360:	str	r3, [sp, #48]	; 0x30
   12364:	ldr	r3, [sp, #52]	; 0x34
   12368:	adc	r3, r3, #0
   1236c:	str	r3, [sp, #52]	; 0x34
   12370:	movw	r3, #8564	; 0x2174
   12374:	movt	r3, #3
   12378:	ldrb	r3, [r3, #6]
   1237c:	cmp	r3, #0
   12380:	bne	1241c <dcngettext@plt+0x142c>
   12384:	cmp	r5, #0
   12388:	beq	123b8 <dcngettext@plt+0x13c8>
   1238c:	movw	r3, #8556	; 0x216c
   12390:	movt	r3, #3
   12394:	ldr	r0, [r3]
   12398:	ldr	r3, [r0, #20]
   1239c:	ldr	r2, [r0, #24]
   123a0:	cmp	r3, r2
   123a4:	addcc	r2, r3, #1
   123a8:	strcc	r2, [r0, #20]
   123ac:	movcc	r2, #92	; 0x5c
   123b0:	strbcc	r2, [r3]
   123b4:	bcs	123f0 <dcngettext@plt+0x1400>
   123b8:	ldr	r1, [sp, #44]	; 0x2c
   123bc:	mov	r0, r8
   123c0:	bl	1124c <dcngettext@plt+0x25c>
   123c4:	mov	r2, #5
   123c8:	movw	r1, #4180	; 0x1054
   123cc:	movt	r1, #2
   123d0:	mov	r0, #0
   123d4:	bl	10e04 <dcgettext@plt>
   123d8:	mov	r2, r0
   123dc:	movw	r1, #4200	; 0x1068
   123e0:	movt	r1, #2
   123e4:	mov	r0, #1
   123e8:	bl	10f24 <__printf_chk@plt>
   123ec:	b	1241c <dcngettext@plt+0x142c>
   123f0:	mov	r1, #92	; 0x5c
   123f4:	bl	10f6c <__overflow@plt>
   123f8:	b	123b8 <dcngettext@plt+0x13c8>
   123fc:	movw	r3, #8564	; 0x2174
   12400:	movt	r3, #3
   12404:	ldrb	r3, [r3, #5]
   12408:	cmp	r3, #0
   1240c:	beq	12428 <dcngettext@plt+0x1438>
   12410:	ldrb	r3, [sp, #107]	; 0x6b
   12414:	cmp	r3, #0
   12418:	beq	12428 <dcngettext@plt+0x1438>
   1241c:	ldr	r3, [sp, #16]
   12420:	str	r3, [sp, #68]	; 0x44
   12424:	b	120bc <dcngettext@plt+0x10cc>
   12428:	movw	r3, #8564	; 0x2174
   1242c:	movt	r3, #3
   12430:	ldr	r3, [r3]
   12434:	lsr	r9, r3, #1
   12438:	cmp	r3, #1
   1243c:	bls	12bfc <dcngettext@plt+0x1c0c>
   12440:	bl	10ea0 <__ctype_tolower_loc@plt>
   12444:	ldr	r1, [r0]
   12448:	add	r2, sp, #127	; 0x7f
   1244c:	mov	r5, #0
   12450:	add	ip, r6, #1
   12454:	ldrb	r3, [r2, #1]!
   12458:	ldrb	lr, [r6, r5, lsl #1]
   1245c:	add	r0, r7, r3, lsr #4
   12460:	ldrb	r0, [r0, #264]	; 0x108
   12464:	ldr	lr, [r1, lr, lsl #2]
   12468:	cmp	lr, r0
   1246c:	bne	12498 <dcngettext@plt+0x14a8>
   12470:	ldrb	r0, [ip, r5, lsl #1]
   12474:	and	r3, r3, #15
   12478:	add	r3, r7, r3
   1247c:	ldrb	r3, [r3, #264]	; 0x108
   12480:	ldr	r0, [r1, r0, lsl #2]
   12484:	cmp	r0, r3
   12488:	bne	12498 <dcngettext@plt+0x14a8>
   1248c:	add	r5, r5, #1
   12490:	cmp	r9, r5
   12494:	bhi	12454 <dcngettext@plt+0x1464>
   12498:	cmp	r9, r5
   1249c:	beq	12c00 <dcngettext@plt+0x1c10>
   124a0:	ldr	r3, [sp, #72]	; 0x48
   124a4:	adds	r3, r3, #1
   124a8:	str	r3, [sp, #72]	; 0x48
   124ac:	ldr	r3, [sp, #76]	; 0x4c
   124b0:	adc	r3, r3, #0
   124b4:	str	r3, [sp, #76]	; 0x4c
   124b8:	movw	r3, #8564	; 0x2174
   124bc:	movt	r3, #3
   124c0:	ldrb	r3, [r3, #6]
   124c4:	cmp	r3, #0
   124c8:	bne	1241c <dcngettext@plt+0x142c>
   124cc:	ldr	r3, [sp, #44]	; 0x2c
   124d0:	cmp	r3, #0
   124d4:	bne	12c48 <dcngettext@plt+0x1c58>
   124d8:	ldr	r1, [sp, #44]	; 0x2c
   124dc:	mov	r0, r8
   124e0:	bl	1124c <dcngettext@plt+0x25c>
   124e4:	mov	r2, #5
   124e8:	movw	r1, #4208	; 0x1070
   124ec:	movt	r1, #2
   124f0:	mov	r0, #0
   124f4:	bl	10e04 <dcgettext@plt>
   124f8:	mov	r2, r0
   124fc:	movw	r1, #4200	; 0x1068
   12500:	movt	r1, #2
   12504:	mov	r0, #1
   12508:	bl	10f24 <__printf_chk@plt>
   1250c:	b	1241c <dcngettext@plt+0x142c>
   12510:	mov	r1, #92	; 0x5c
   12514:	bl	10f6c <__overflow@plt>
   12518:	b	12c74 <dcngettext@plt+0x1c84>
   1251c:	ldr	r0, [sp, #108]	; 0x6c
   12520:	bl	1ce9c <dcngettext@plt+0xbeac>
   12524:	ldr	r5, [r4]
   12528:	eor	r5, r5, #32
   1252c:	ubfx	r5, r5, #5, #1
   12530:	rsb	r6, r5, #0
   12534:	ldr	r3, [sp, #60]	; 0x3c
   12538:	cmp	r3, #0
   1253c:	bne	1274c <dcngettext@plt+0x175c>
   12540:	mov	r0, r4
   12544:	bl	10f9c <clearerr_unlocked@plt>
   12548:	cmp	r6, #0
   1254c:	bge	12774 <dcngettext@plt+0x1784>
   12550:	ldr	r3, [sp, #68]	; 0x44
   12554:	cmp	r3, #0
   12558:	beq	127c8 <dcngettext@plt+0x17d8>
   1255c:	movw	r3, #8564	; 0x2174
   12560:	movt	r3, #3
   12564:	ldrb	r3, [r3, #6]
   12568:	cmp	r3, #0
   1256c:	bne	126ec <dcngettext@plt+0x16fc>
   12570:	ldrd	r0, [sp, #24]
   12574:	orrs	r3, r0, r1
   12578:	beq	125e4 <dcngettext@plt+0x15f4>
   1257c:	mvn	r2, #0
   12580:	mov	r3, #0
   12584:	cmp	r1, r3
   12588:	cmpeq	r0, r2
   1258c:	ldrls	r3, [sp, #24]
   12590:	bls	125ac <dcngettext@plt+0x15bc>
   12594:	movw	r2, #16960	; 0x4240
   12598:	movt	r2, #15
   1259c:	mov	r3, #0
   125a0:	bl	20394 <dcngettext@plt+0xf3a4>
   125a4:	add	r3, r2, #999424	; 0xf4000
   125a8:	add	r3, r3, #576	; 0x240
   125ac:	mov	r2, #5
   125b0:	str	r2, [sp]
   125b4:	movw	r2, #4284	; 0x10bc
   125b8:	movt	r2, #2
   125bc:	movw	r1, #4332	; 0x10ec
   125c0:	movt	r1, #2
   125c4:	mov	r0, #0
   125c8:	bl	10ff0 <dcngettext@plt>
   125cc:	ldrd	r2, [sp, #24]
   125d0:	strd	r2, [sp]
   125d4:	mov	r2, r0
   125d8:	mov	r1, #0
   125dc:	mov	r0, r1
   125e0:	bl	10e70 <error@plt>
   125e4:	ldrd	r0, [sp, #48]	; 0x30
   125e8:	orrs	r3, r0, r1
   125ec:	beq	12658 <dcngettext@plt+0x1668>
   125f0:	mvn	r2, #0
   125f4:	mov	r3, #0
   125f8:	cmp	r1, r3
   125fc:	cmpeq	r0, r2
   12600:	ldrls	r3, [sp, #48]	; 0x30
   12604:	bls	12620 <dcngettext@plt+0x1630>
   12608:	movw	r2, #16960	; 0x4240
   1260c:	movt	r2, #15
   12610:	mov	r3, #0
   12614:	bl	20394 <dcngettext@plt+0xf3a4>
   12618:	add	r3, r2, #999424	; 0xf4000
   1261c:	add	r3, r3, #576	; 0x240
   12620:	mov	r2, #5
   12624:	str	r2, [sp]
   12628:	movw	r2, #4376	; 0x1118
   1262c:	movt	r2, #2
   12630:	movw	r1, #4424	; 0x1148
   12634:	movt	r1, #2
   12638:	mov	r0, #0
   1263c:	bl	10ff0 <dcngettext@plt>
   12640:	ldrd	r2, [sp, #48]	; 0x30
   12644:	strd	r2, [sp]
   12648:	mov	r2, r0
   1264c:	mov	r1, #0
   12650:	mov	r0, r1
   12654:	bl	10e70 <error@plt>
   12658:	ldrd	r0, [sp, #72]	; 0x48
   1265c:	orrs	r3, r0, r1
   12660:	beq	126cc <dcngettext@plt+0x16dc>
   12664:	mvn	r2, #0
   12668:	mov	r3, #0
   1266c:	cmp	r1, r3
   12670:	cmpeq	r0, r2
   12674:	ldrls	r3, [sp, #72]	; 0x48
   12678:	bls	12694 <dcngettext@plt+0x16a4>
   1267c:	movw	r2, #16960	; 0x4240
   12680:	movt	r2, #15
   12684:	mov	r3, #0
   12688:	bl	20394 <dcngettext@plt+0xf3a4>
   1268c:	add	r3, r2, #999424	; 0xf4000
   12690:	add	r3, r3, #576	; 0x240
   12694:	mov	r2, #5
   12698:	str	r2, [sp]
   1269c:	movw	r2, #4468	; 0x1174
   126a0:	movt	r2, #2
   126a4:	movw	r1, #4516	; 0x11a4
   126a8:	movt	r1, #2
   126ac:	mov	r0, #0
   126b0:	bl	10ff0 <dcngettext@plt>
   126b4:	ldrd	r2, [sp, #72]	; 0x48
   126b8:	strd	r2, [sp]
   126bc:	mov	r2, r0
   126c0:	mov	r1, #0
   126c4:	mov	r0, r1
   126c8:	bl	10e70 <error@plt>
   126cc:	movw	r3, #8564	; 0x2174
   126d0:	movt	r3, #3
   126d4:	ldrb	r3, [r3, #5]
   126d8:	eor	r3, r3, #1
   126dc:	ldr	r2, [sp, #84]	; 0x54
   126e0:	orr	r3, r2, r3
   126e4:	tst	r3, #255	; 0xff
   126e8:	beq	128d4 <dcngettext@plt+0x18e4>
   126ec:	ldr	r3, [sp, #84]	; 0x54
   126f0:	cmp	r3, #0
   126f4:	moveq	r3, #0
   126f8:	beq	12808 <dcngettext@plt+0x1818>
   126fc:	ldrd	r0, [sp, #48]	; 0x30
   12700:	ldrd	r2, [sp, #72]	; 0x48
   12704:	mov	lr, r2
   12708:	orr	ip, r0, r2
   1270c:	str	ip, [sp, #96]	; 0x60
   12710:	orr	r3, r1, r3
   12714:	str	r3, [sp, #100]	; 0x64
   12718:	ldrd	r2, [sp, #96]	; 0x60
   1271c:	orrs	r3, r2, r3
   12720:	movne	r3, #0
   12724:	bne	12808 <dcngettext@plt+0x1818>
   12728:	movw	r3, #8564	; 0x2174
   1272c:	movt	r3, #3
   12730:	ldrb	r3, [r3, #9]
   12734:	eor	r3, r3, #1
   12738:	ldrd	r0, [sp, #24]
   1273c:	mov	r2, r0
   12740:	orrs	r2, r2, r1
   12744:	orreq	r3, r3, #1
   12748:	b	12808 <dcngettext@plt+0x1818>
   1274c:	mov	r0, r4
   12750:	bl	1ccc0 <dcngettext@plt+0xbcd0>
   12754:	cmp	r0, #0
   12758:	movne	r0, r5
   1275c:	moveq	r0, #0
   12760:	cmp	r0, #0
   12764:	beq	12548 <dcngettext@plt+0x1558>
   12768:	bl	10ef4 <__errno_location@plt>
   1276c:	ldr	r6, [r0]
   12770:	b	12548 <dcngettext@plt+0x1558>
   12774:	movwne	r4, #4840	; 0x12e8
   12778:	movtne	r4, #2
   1277c:	beq	127ac <dcngettext@plt+0x17bc>
   12780:	ldr	r2, [sp, #36]	; 0x24
   12784:	mov	r1, #3
   12788:	mov	r0, #0
   1278c:	bl	1f0ec <dcngettext@plt+0xe0fc>
   12790:	mov	r3, r0
   12794:	mov	r2, r4
   12798:	mov	r1, r6
   1279c:	mov	r0, #0
   127a0:	bl	10e70 <error@plt>
   127a4:	ldr	r3, [sp, #56]	; 0x38
   127a8:	b	1280c <dcngettext@plt+0x181c>
   127ac:	mov	r2, #5
   127b0:	movw	r1, #4220	; 0x107c
   127b4:	movt	r1, #2
   127b8:	mov	r0, #0
   127bc:	bl	10e04 <dcgettext@plt>
   127c0:	mov	r4, r0
   127c4:	b	12780 <dcngettext@plt+0x1790>
   127c8:	mov	r2, #5
   127cc:	movw	r1, #4236	; 0x108c
   127d0:	movt	r1, #2
   127d4:	mov	r0, #0
   127d8:	bl	10e04 <dcgettext@plt>
   127dc:	mov	r4, r0
   127e0:	ldr	r2, [sp, #36]	; 0x24
   127e4:	mov	r1, #3
   127e8:	mov	r0, #0
   127ec:	bl	1f0ec <dcngettext@plt+0xe0fc>
   127f0:	mov	r3, r0
   127f4:	mov	r2, r4
   127f8:	mov	r1, #0
   127fc:	mov	r0, r1
   12800:	bl	10e70 <error@plt>
   12804:	mov	r3, #0
   12808:	and	r3, r3, #1
   1280c:	ldr	r2, [sp, #64]	; 0x40
   12810:	and	r2, r2, r3
   12814:	str	r2, [sp, #64]	; 0x40
   12818:	ldr	r3, [sp, #80]	; 0x50
   1281c:	ldr	r2, [sp, #32]
   12820:	cmp	r3, r2
   12824:	bls	12b7c <dcngettext@plt+0x1b8c>
   12828:	ldr	r3, [sp, #32]
   1282c:	ldr	r0, [r3], #4
   12830:	str	r0, [sp, #36]	; 0x24
   12834:	str	r3, [sp, #32]
   12838:	ldr	r3, [sp, #16]
   1283c:	cmp	r3, #0
   12840:	beq	12918 <dcngettext@plt+0x1928>
   12844:	movw	r1, #1716	; 0x6b4
   12848:	movt	r1, #2
   1284c:	bl	10d8c <strcmp@plt>
   12850:	subs	r3, r0, #0
   12854:	str	r3, [sp, #60]	; 0x3c
   12858:	bne	11ee4 <dcngettext@plt+0xef4>
   1285c:	movw	r3, #8564	; 0x2174
   12860:	movt	r3, #3
   12864:	mov	r2, #1
   12868:	strb	r2, [r3, #4]
   1286c:	mov	r2, #5
   12870:	movw	r1, #4088	; 0xff8
   12874:	movt	r1, #2
   12878:	bl	10e04 <dcgettext@plt>
   1287c:	str	r0, [sp, #36]	; 0x24
   12880:	movw	r3, #8552	; 0x2168
   12884:	movt	r3, #3
   12888:	ldr	r4, [r3]
   1288c:	mov	r3, #0
   12890:	str	r3, [sp, #108]	; 0x6c
   12894:	str	r3, [sp, #112]	; 0x70
   12898:	ldr	r3, [sp, #56]	; 0x38
   1289c:	str	r3, [sp, #84]	; 0x54
   128a0:	str	r3, [sp, #68]	; 0x44
   128a4:	mov	r2, #0
   128a8:	mov	r3, #0
   128ac:	strd	r2, [sp, #72]	; 0x48
   128b0:	strd	r2, [sp, #48]	; 0x30
   128b4:	strd	r2, [sp, #24]
   128b8:	mov	sl, #1
   128bc:	mov	fp, #0
   128c0:	movw	r3, #1852	; 0x73c
   128c4:	movt	r3, #2
   128c8:	str	r3, [sp, #40]	; 0x28
   128cc:	ldr	r7, [sp, #92]	; 0x5c
   128d0:	b	120d8 <dcngettext@plt+0x10e8>
   128d4:	mov	r2, #5
   128d8:	movw	r1, #4564	; 0x11d4
   128dc:	movt	r1, #2
   128e0:	mov	r0, #0
   128e4:	bl	10e04 <dcgettext@plt>
   128e8:	mov	r4, r0
   128ec:	ldr	r2, [sp, #36]	; 0x24
   128f0:	mov	r1, #3
   128f4:	mov	r0, #0
   128f8:	bl	1f0ec <dcngettext@plt+0xe0fc>
   128fc:	mov	r3, r0
   12900:	mov	r2, r4
   12904:	mov	r1, #0
   12908:	mov	r0, r1
   1290c:	bl	10e70 <error@plt>
   12910:	b	12804 <dcngettext@plt+0x1814>
   12914:	andeq	r0, r2, r8, asr #11
   12918:	ldr	r3, [sp, #88]	; 0x58
   1291c:	str	r3, [sp, #120]	; 0x78
   12920:	add	r3, sp, #128	; 0x80
   12924:	str	r3, [sp]
   12928:	add	r3, sp, #116	; 0x74
   1292c:	add	r2, sp, #200	; 0xc8
   12930:	add	r1, sp, #120	; 0x78
   12934:	ldr	r0, [sp, #36]	; 0x24
   12938:	bl	11348 <dcngettext@plt+0x358>
   1293c:	subs	r9, r0, #0
   12940:	streq	r9, [sp, #64]	; 0x40
   12944:	beq	12818 <dcngettext@plt+0x1828>
   12948:	ldr	fp, [sp, #120]	; 0x78
   1294c:	movw	r3, #8444	; 0x20fc
   12950:	movt	r3, #3
   12954:	ldrb	r8, [r3]
   12958:	cmp	r8, #10
   1295c:	ldrne	r9, [sp, #16]
   12960:	beq	12a78 <dcngettext@plt+0x1a88>
   12964:	ldr	r3, [sp, #20]
   12968:	cmp	r3, #0
   1296c:	bne	12af4 <dcngettext@plt+0x1b04>
   12970:	movw	r3, #8564	; 0x2174
   12974:	movt	r3, #3
   12978:	ldr	r3, [r3]
   1297c:	cmp	r3, #1
   12980:	bls	129d8 <dcngettext@plt+0x19e8>
   12984:	add	r4, sp, #199	; 0xc7
   12988:	movw	r7, #4604	; 0x11fc
   1298c:	movt	r7, #2
   12990:	mov	sl, #1
   12994:	movw	r6, #8564	; 0x2174
   12998:	movt	r6, #3
   1299c:	add	r5, r4, #1
   129a0:	ldrb	r2, [r4, #1]
   129a4:	mov	r1, r7
   129a8:	mov	r0, sl
   129ac:	bl	10f24 <__printf_chk@plt>
   129b0:	add	r4, r4, #2
   129b4:	add	r3, sp, #200	; 0xc8
   129b8:	sub	r3, r4, r3
   129bc:	mov	r4, r5
   129c0:	ldr	r2, [r6]
   129c4:	cmp	r3, r2, lsr #1
   129c8:	bcc	1299c <dcngettext@plt+0x19ac>
   129cc:	ldr	r3, [sp, #20]
   129d0:	cmp	r3, #0
   129d4:	bne	12a44 <dcngettext@plt+0x1a54>
   129d8:	movw	r3, #8556	; 0x216c
   129dc:	movt	r3, #3
   129e0:	ldr	r0, [r3]
   129e4:	ldr	r3, [r0, #20]
   129e8:	ldr	r2, [r0, #24]
   129ec:	cmp	r3, r2
   129f0:	addcc	r2, r3, #1
   129f4:	strcc	r2, [r0, #20]
   129f8:	movcc	r2, #32
   129fc:	strbcc	r2, [r3]
   12a00:	bcs	12b68 <dcngettext@plt+0x1b78>
   12a04:	cmp	fp, #0
   12a08:	movne	r1, #42	; 0x2a
   12a0c:	moveq	r1, #32
   12a10:	movw	r3, #8556	; 0x216c
   12a14:	movt	r3, #3
   12a18:	ldr	r0, [r3]
   12a1c:	ldr	r3, [r0, #20]
   12a20:	ldr	r2, [r0, #24]
   12a24:	cmp	r3, r2
   12a28:	addcc	r2, r3, #1
   12a2c:	strcc	r2, [r0, #20]
   12a30:	strbcc	r1, [r3]
   12a34:	bcs	12b74 <dcngettext@plt+0x1b84>
   12a38:	mov	r1, r9
   12a3c:	ldr	r0, [sp, #36]	; 0x24
   12a40:	bl	1124c <dcngettext@plt+0x25c>
   12a44:	movw	r3, #8556	; 0x216c
   12a48:	movt	r3, #3
   12a4c:	ldr	r0, [r3]
   12a50:	ldr	r3, [r0, #20]
   12a54:	ldr	r2, [r0, #24]
   12a58:	cmp	r3, r2
   12a5c:	addcc	r2, r3, #1
   12a60:	strcc	r2, [r0, #20]
   12a64:	strbcc	r8, [r3]
   12a68:	bcc	12818 <dcngettext@plt+0x1828>
   12a6c:	mov	r1, r8
   12a70:	bl	10f6c <__overflow@plt>
   12a74:	b	12818 <dcngettext@plt+0x1828>
   12a78:	mov	r1, #92	; 0x5c
   12a7c:	ldr	r0, [sp, #36]	; 0x24
   12a80:	bl	10ee8 <strchr@plt>
   12a84:	cmp	r0, #0
   12a88:	beq	12ac4 <dcngettext@plt+0x1ad4>
   12a8c:	movw	r3, #8556	; 0x216c
   12a90:	movt	r3, #3
   12a94:	ldr	r0, [r3]
   12a98:	ldr	r3, [r0, #20]
   12a9c:	ldr	r2, [r0, #24]
   12aa0:	cmp	r3, r2
   12aa4:	addcc	r2, r3, #1
   12aa8:	strcc	r2, [r0, #20]
   12aac:	movcc	r2, #92	; 0x5c
   12ab0:	strbcc	r2, [r3]
   12ab4:	bcc	12964 <dcngettext@plt+0x1974>
   12ab8:	mov	r1, #92	; 0x5c
   12abc:	bl	10f6c <__overflow@plt>
   12ac0:	b	12964 <dcngettext@plt+0x1974>
   12ac4:	mov	r1, #10
   12ac8:	ldr	r0, [sp, #36]	; 0x24
   12acc:	bl	10ee8 <strchr@plt>
   12ad0:	cmp	r0, #0
   12ad4:	bne	12a8c <dcngettext@plt+0x1a9c>
   12ad8:	mov	r1, #13
   12adc:	ldr	r0, [sp, #36]	; 0x24
   12ae0:	bl	10ee8 <strchr@plt>
   12ae4:	cmp	r0, #0
   12ae8:	ldreq	r9, [sp, #16]
   12aec:	bne	12a8c <dcngettext@plt+0x1a9c>
   12af0:	b	12964 <dcngettext@plt+0x1974>
   12af4:	movw	r4, #8556	; 0x216c
   12af8:	movt	r4, #3
   12afc:	ldr	r3, [r4]
   12b00:	mov	r2, #6
   12b04:	mov	r1, #1
   12b08:	movw	r0, #1852	; 0x73c
   12b0c:	movt	r0, #2
   12b10:	bl	10de0 <fwrite_unlocked@plt>
   12b14:	ldr	r3, [r4]
   12b18:	mov	r2, #2
   12b1c:	mov	r1, #1
   12b20:	movw	r0, #4592	; 0x11f0
   12b24:	movt	r0, #2
   12b28:	bl	10de0 <fwrite_unlocked@plt>
   12b2c:	mov	r1, r9
   12b30:	ldr	r0, [sp, #36]	; 0x24
   12b34:	bl	1124c <dcngettext@plt+0x25c>
   12b38:	ldr	r3, [r4]
   12b3c:	mov	r2, #4
   12b40:	mov	r1, #1
   12b44:	movw	r0, #4596	; 0x11f4
   12b48:	movt	r0, #2
   12b4c:	bl	10de0 <fwrite_unlocked@plt>
   12b50:	movw	r3, #8564	; 0x2174
   12b54:	movt	r3, #3
   12b58:	ldr	r3, [r3]
   12b5c:	cmp	r3, #1
   12b60:	bhi	12984 <dcngettext@plt+0x1994>
   12b64:	b	12a44 <dcngettext@plt+0x1a54>
   12b68:	mov	r1, #32
   12b6c:	bl	10f6c <__overflow@plt>
   12b70:	b	12a04 <dcngettext@plt+0x1a14>
   12b74:	bl	10f6c <__overflow@plt>
   12b78:	b	12a38 <dcngettext@plt+0x1a48>
   12b7c:	movw	r3, #8564	; 0x2174
   12b80:	movt	r3, #3
   12b84:	ldrb	r3, [r3, #4]
   12b88:	cmp	r3, #0
   12b8c:	bne	12bb8 <dcngettext@plt+0x1bc8>
   12b90:	ldr	r3, [sp, #64]	; 0x40
   12b94:	eor	r0, r3, #1
   12b98:	uxtb	r0, r0
   12b9c:	add	sp, sp, #276	; 0x114
   12ba0:	ldrd	r4, [sp]
   12ba4:	ldrd	r6, [sp, #8]
   12ba8:	ldrd	r8, [sp, #16]
   12bac:	ldrd	sl, [sp, #24]
   12bb0:	add	sp, sp, #32
   12bb4:	pop	{pc}		; (ldr pc, [sp], #4)
   12bb8:	movw	r3, #8552	; 0x2168
   12bbc:	movt	r3, #3
   12bc0:	ldr	r0, [r3]
   12bc4:	bl	1ccc0 <dcngettext@plt+0xbcd0>
   12bc8:	cmn	r0, #1
   12bcc:	bne	12b90 <dcngettext@plt+0x1ba0>
   12bd0:	bl	10ef4 <__errno_location@plt>
   12bd4:	ldr	r4, [r0]
   12bd8:	mov	r2, #5
   12bdc:	movw	r1, #4088	; 0xff8
   12be0:	movt	r1, #2
   12be4:	mov	r0, #0
   12be8:	bl	10e04 <dcgettext@plt>
   12bec:	mov	r2, r0
   12bf0:	mov	r1, r4
   12bf4:	mov	r0, #1
   12bf8:	bl	10e70 <error@plt>
   12bfc:	mov	r5, #0
   12c00:	movw	r3, #8564	; 0x2174
   12c04:	movt	r3, #3
   12c08:	ldrb	r3, [r3, #6]
   12c0c:	str	r3, [sp, #84]	; 0x54
   12c10:	cmp	r3, #0
   12c14:	bne	1241c <dcngettext@plt+0x142c>
   12c18:	movw	r3, #8564	; 0x2174
   12c1c:	movt	r3, #3
   12c20:	ldrb	r3, [r3, #8]
   12c24:	str	r3, [sp, #84]	; 0x54
   12c28:	cmp	r3, #0
   12c2c:	bne	1241c <dcngettext@plt+0x142c>
   12c30:	ldr	r3, [sp, #44]	; 0x2c
   12c34:	cmp	r3, #0
   12c38:	ldreq	r3, [sp, #68]	; 0x44
   12c3c:	streq	r3, [sp, #84]	; 0x54
   12c40:	beq	12c74 <dcngettext@plt+0x1c84>
   12c44:	str	r3, [sp, #84]	; 0x54
   12c48:	movw	r3, #8556	; 0x216c
   12c4c:	movt	r3, #3
   12c50:	ldr	r0, [r3]
   12c54:	ldr	r3, [r0, #20]
   12c58:	ldr	r2, [r0, #24]
   12c5c:	cmp	r3, r2
   12c60:	addcc	r2, r3, #1
   12c64:	strcc	r2, [r0, #20]
   12c68:	movcc	r2, #92	; 0x5c
   12c6c:	strbcc	r2, [r3]
   12c70:	bcs	12510 <dcngettext@plt+0x1520>
   12c74:	ldr	r1, [sp, #44]	; 0x2c
   12c78:	mov	r0, r8
   12c7c:	bl	1124c <dcngettext@plt+0x25c>
   12c80:	cmp	r9, r5
   12c84:	bne	124e4 <dcngettext@plt+0x14f4>
   12c88:	movw	r3, #8564	; 0x2174
   12c8c:	movt	r3, #3
   12c90:	ldrb	r3, [r3, #8]
   12c94:	cmp	r3, #0
   12c98:	bne	1241c <dcngettext@plt+0x142c>
   12c9c:	mov	r2, #5
   12ca0:	movw	r1, #4216	; 0x1078
   12ca4:	movt	r1, #2
   12ca8:	mov	r0, #0
   12cac:	bl	10e04 <dcgettext@plt>
   12cb0:	mov	r2, r0
   12cb4:	movw	r1, #4200	; 0x1068
   12cb8:	movt	r1, #2
   12cbc:	mov	r0, #1
   12cc0:	bl	10f24 <__printf_chk@plt>
   12cc4:	b	1241c <dcngettext@plt+0x142c>
   12cc8:	movw	r3, #8580	; 0x2184
   12ccc:	movt	r3, #3
   12cd0:	str	r0, [r3]
   12cd4:	bx	lr
   12cd8:	movw	r3, #8580	; 0x2184
   12cdc:	movt	r3, #3
   12ce0:	strb	r0, [r3, #4]
   12ce4:	bx	lr
   12ce8:	strd	r4, [sp, #-16]!
   12cec:	str	r6, [sp, #8]
   12cf0:	str	lr, [sp, #12]
   12cf4:	sub	sp, sp, #8
   12cf8:	movw	r3, #8556	; 0x216c
   12cfc:	movt	r3, #3
   12d00:	ldr	r0, [r3]
   12d04:	bl	1fe90 <dcngettext@plt+0xeea0>
   12d08:	cmp	r0, #0
   12d0c:	beq	12d34 <dcngettext@plt+0x1d44>
   12d10:	movw	r3, #8580	; 0x2184
   12d14:	movt	r3, #3
   12d18:	ldrb	r3, [r3, #4]
   12d1c:	cmp	r3, #0
   12d20:	beq	12d60 <dcngettext@plt+0x1d70>
   12d24:	bl	10ef4 <__errno_location@plt>
   12d28:	ldr	r3, [r0]
   12d2c:	cmp	r3, #32
   12d30:	bne	12d60 <dcngettext@plt+0x1d70>
   12d34:	movw	r3, #8544	; 0x2160
   12d38:	movt	r3, #3
   12d3c:	ldr	r0, [r3]
   12d40:	bl	1fe90 <dcngettext@plt+0xeea0>
   12d44:	cmp	r0, #0
   12d48:	bne	12de8 <dcngettext@plt+0x1df8>
   12d4c:	add	sp, sp, #8
   12d50:	ldrd	r4, [sp]
   12d54:	ldr	r6, [sp, #8]
   12d58:	add	sp, sp, #12
   12d5c:	pop	{pc}		; (ldr pc, [sp], #4)
   12d60:	mov	r2, #5
   12d64:	movw	r1, #4824	; 0x12d8
   12d68:	movt	r1, #2
   12d6c:	mov	r0, #0
   12d70:	bl	10e04 <dcgettext@plt>
   12d74:	mov	r4, r0
   12d78:	movw	r3, #8580	; 0x2184
   12d7c:	movt	r3, #3
   12d80:	ldr	r5, [r3]
   12d84:	cmp	r5, #0
   12d88:	beq	12dc8 <dcngettext@plt+0x1dd8>
   12d8c:	bl	10ef4 <__errno_location@plt>
   12d90:	ldr	r6, [r0]
   12d94:	mov	r0, r5
   12d98:	bl	1f0b4 <dcngettext@plt+0xe0c4>
   12d9c:	str	r4, [sp]
   12da0:	mov	r3, r0
   12da4:	movw	r2, #4836	; 0x12e4
   12da8:	movt	r2, #2
   12dac:	mov	r1, r6
   12db0:	mov	r0, #0
   12db4:	bl	10e70 <error@plt>
   12db8:	movw	r3, #8456	; 0x2108
   12dbc:	movt	r3, #3
   12dc0:	ldr	r0, [r3]
   12dc4:	bl	10dbc <_exit@plt>
   12dc8:	bl	10ef4 <__errno_location@plt>
   12dcc:	mov	r3, r4
   12dd0:	movw	r2, #4840	; 0x12e8
   12dd4:	movt	r2, #2
   12dd8:	ldr	r1, [r0]
   12ddc:	mov	r0, #0
   12de0:	bl	10e70 <error@plt>
   12de4:	b	12db8 <dcngettext@plt+0x1dc8>
   12de8:	movw	r3, #8456	; 0x2108
   12dec:	movt	r3, #3
   12df0:	ldr	r0, [r3]
   12df4:	bl	10dbc <_exit@plt>
   12df8:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12dfc:	strd	r6, [sp, #8]
   12e00:	strd	r8, [sp, #16]
   12e04:	str	lr, [sp, #24]
   12e08:	sub	sp, sp, #348	; 0x15c
   12e0c:	mov	r5, r0
   12e10:	mov	r8, r2
   12e14:	movw	r0, #32840	; 0x8048
   12e18:	bl	1fdf8 <dcngettext@plt+0xee08>
   12e1c:	subs	r6, r0, #0
   12e20:	moveq	r0, #1
   12e24:	beq	12ea4 <dcngettext@plt+0x1eb4>
   12e28:	mov	r0, sp
   12e2c:	ldr	r3, [sp, #376]	; 0x178
   12e30:	blx	r3
   12e34:	mov	r7, #1
   12e38:	mov	r9, #32768	; 0x8000
   12e3c:	mov	r4, #0
   12e40:	ldr	r3, [r5]
   12e44:	tst	r3, #16
   12e48:	bne	12e80 <dcngettext@plt+0x1e90>
   12e4c:	mov	r3, r5
   12e50:	rsb	r2, r4, #32768	; 0x8000
   12e54:	mov	r1, r7
   12e58:	add	r0, r6, r4
   12e5c:	bl	10fc0 <fread_unlocked@plt>
   12e60:	add	r4, r4, r0
   12e64:	cmp	r4, #32768	; 0x8000
   12e68:	beq	12ecc <dcngettext@plt+0x1edc>
   12e6c:	cmp	r0, #0
   12e70:	bne	12e40 <dcngettext@plt+0x1e50>
   12e74:	ldr	r3, [r5]
   12e78:	tst	r3, #32
   12e7c:	bne	12ebc <dcngettext@plt+0x1ecc>
   12e80:	cmp	r4, #0
   12e84:	bne	12ee0 <dcngettext@plt+0x1ef0>
   12e88:	mov	r1, r8
   12e8c:	mov	r0, sp
   12e90:	ldr	r3, [sp, #380]	; 0x17c
   12e94:	blx	r3
   12e98:	mov	r0, r6
   12e9c:	bl	1ce9c <dcngettext@plt+0xbeac>
   12ea0:	mov	r0, #0
   12ea4:	add	sp, sp, #348	; 0x15c
   12ea8:	ldrd	r4, [sp]
   12eac:	ldrd	r6, [sp, #8]
   12eb0:	ldrd	r8, [sp, #16]
   12eb4:	add	sp, sp, #24
   12eb8:	pop	{pc}		; (ldr pc, [sp], #4)
   12ebc:	mov	r0, r6
   12ec0:	bl	1ce9c <dcngettext@plt+0xbeac>
   12ec4:	mov	r0, #1
   12ec8:	b	12ea4 <dcngettext@plt+0x1eb4>
   12ecc:	mov	r2, sp
   12ed0:	mov	r1, r9
   12ed4:	mov	r0, r6
   12ed8:	bl	131a0 <dcngettext@plt+0x21b0>
   12edc:	b	12e3c <dcngettext@plt+0x1e4c>
   12ee0:	mov	r2, sp
   12ee4:	mov	r1, r4
   12ee8:	mov	r0, r6
   12eec:	bl	1ca10 <dcngettext@plt+0xba20>
   12ef0:	b	12e88 <dcngettext@plt+0x1e98>
   12ef4:	push	{lr}		; (str lr, [sp, #-4]!)
   12ef8:	sub	sp, sp, #12
   12efc:	movw	r3, #51624	; 0xc9a8
   12f00:	movt	r3, #1
   12f04:	str	r3, [sp, #4]
   12f08:	movw	r3, #12144	; 0x2f70
   12f0c:	movt	r3, #1
   12f10:	str	r3, [sp]
   12f14:	mov	r3, #64	; 0x40
   12f18:	mov	r2, r1
   12f1c:	movw	r1, #4844	; 0x12ec
   12f20:	movt	r1, #2
   12f24:	bl	12df8 <dcngettext@plt+0x1e08>
   12f28:	add	sp, sp, #12
   12f2c:	pop	{pc}		; (ldr pc, [sp], #4)
   12f30:	push	{lr}		; (str lr, [sp, #-4]!)
   12f34:	sub	sp, sp, #12
   12f38:	movw	r3, #51676	; 0xc9dc
   12f3c:	movt	r3, #1
   12f40:	str	r3, [sp, #4]
   12f44:	movw	r3, #12336	; 0x3030
   12f48:	movt	r3, #1
   12f4c:	str	r3, [sp]
   12f50:	mov	r3, #48	; 0x30
   12f54:	mov	r2, r1
   12f58:	movw	r1, #4852	; 0x12f4
   12f5c:	movt	r1, #2
   12f60:	bl	12df8 <dcngettext@plt+0x1e08>
   12f64:	add	sp, sp, #12
   12f68:	pop	{pc}		; (ldr pc, [sp], #4)
   12f6c:	andeq	r0, r0, r0
   12f70:	add	r3, pc, #120	; 0x78
   12f74:	ldrd	r2, [r3]
   12f78:	strd	r2, [r0]
   12f7c:	add	r3, pc, #116	; 0x74
   12f80:	ldrd	r2, [r3]
   12f84:	strd	r2, [r0, #8]
   12f88:	add	r3, pc, #112	; 0x70
   12f8c:	ldrd	r2, [r3]
   12f90:	strd	r2, [r0, #16]
   12f94:	add	r3, pc, #108	; 0x6c
   12f98:	ldrd	r2, [r3]
   12f9c:	strd	r2, [r0, #24]
   12fa0:	add	r3, pc, #104	; 0x68
   12fa4:	ldrd	r2, [r3]
   12fa8:	strd	r2, [r0, #32]
   12fac:	add	r3, pc, #100	; 0x64
   12fb0:	ldrd	r2, [r3]
   12fb4:	strd	r2, [r0, #40]	; 0x28
   12fb8:	add	r3, pc, #96	; 0x60
   12fbc:	ldrd	r2, [r3]
   12fc0:	strd	r2, [r0, #48]	; 0x30
   12fc4:	add	r3, pc, #92	; 0x5c
   12fc8:	ldrd	r2, [r3]
   12fcc:	strd	r2, [r0, #56]	; 0x38
   12fd0:	mov	r2, #0
   12fd4:	mov	r3, #0
   12fd8:	strd	r2, [r0, #72]	; 0x48
   12fdc:	strd	r2, [r0, #64]	; 0x40
   12fe0:	mov	r3, #0
   12fe4:	str	r3, [r0, #80]	; 0x50
   12fe8:	bx	lr
   12fec:	nop	{0}
   12ff0:	vtbl.8	d12, {d12-d13}, d8
   12ff4:	bvs	28c998 <stdout@@GLIBC_2.4+0x25a82c>
   12ff8:	strbhi	sl, [sl], #1851	; 0x73b
   12ffc:	bllt	19fea18 <stdout@@GLIBC_2.4+0x19cc8ac>
   13000:	vcmla.f32	d15, d4, d27[0], #90
   13004:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   13008:	svcpl	0x001d36f1
   1300c:	strbge	pc, [pc, #-1338]	; 12ada <dcngettext@plt+0x1aea>	; <UNPREDICTABLE>
   13010:	sfmge	f0, 3, [r6, #836]!	; 0x344
   13014:	tstpl	lr, pc, ror r2
   13018:	blcs	fae09c <stdout@@GLIBC_2.4+0xf7bf30>
   1301c:	blls	16d254 <stdout@@GLIBC_2.4+0x13b0e8>
   13020:	blx	10825d6 <stdout@@GLIBC_2.4+0x105046a>
   13024:	svcne	0x0083d9ab
   13028:	cmnne	lr, #1073741854	; 0x4000001e
   1302c:	blpl	ff846498 <stdout@@GLIBC_2.4+0xff81432c>
   13030:	add	r3, pc, #120	; 0x78
   13034:	ldrd	r2, [r3]
   13038:	strd	r2, [r0]
   1303c:	add	r3, pc, #116	; 0x74
   13040:	ldrd	r2, [r3]
   13044:	strd	r2, [r0, #8]
   13048:	add	r3, pc, #112	; 0x70
   1304c:	ldrd	r2, [r3]
   13050:	strd	r2, [r0, #16]
   13054:	add	r3, pc, #108	; 0x6c
   13058:	ldrd	r2, [r3]
   1305c:	strd	r2, [r0, #24]
   13060:	add	r3, pc, #104	; 0x68
   13064:	ldrd	r2, [r3]
   13068:	strd	r2, [r0, #32]
   1306c:	add	r3, pc, #100	; 0x64
   13070:	ldrd	r2, [r3]
   13074:	strd	r2, [r0, #40]	; 0x28
   13078:	add	r3, pc, #96	; 0x60
   1307c:	ldrd	r2, [r3]
   13080:	strd	r2, [r0, #48]	; 0x30
   13084:	add	r3, pc, #92	; 0x5c
   13088:	ldrd	r2, [r3]
   1308c:	strd	r2, [r0, #56]	; 0x38
   13090:	mov	r2, #0
   13094:	mov	r3, #0
   13098:	strd	r2, [r0, #72]	; 0x48
   1309c:	strd	r2, [r0, #64]	; 0x40
   130a0:	mov	r3, #0
   130a4:	str	r3, [r0, #80]	; 0x50
   130a8:	bx	lr
   130ac:	nop	{0}
   130b0:	ldrdgt	r9, [r5, -r8]
   130b4:	blgt	feefa630 <stdout@@GLIBC_2.4+0xfeec84c4>
   130b8:	ldrbtcc	sp, [ip], -r7, lsl #10
   130bc:	addsvs	r2, sl, #688128	; 0xa8000
   130c0:	rsbscc	sp, r0, r7, lsl sp
   130c4:	cmpls	r9, sl, asr r1
   130c8:			; <UNDEFINED> instruction: 0xf70e5939
   130cc:	strne	lr, [pc, #-3288]!	; 123fc <dcngettext@plt+0x140c>
   130d0:			; <UNDEFINED> instruction: 0xffc00b31
   130d4:	ldrvs	r2, [r3, -r7, ror #12]!
   130d8:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   130dc:			; <UNDEFINED> instruction: 0x8eb44a87
   130e0:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   130e4:	blle	31e920 <stdout@@GLIBC_2.4+0x2ec7b4>
   130e8:	cdplt	15, 15, cr4, cr10, cr4, {5}
   130ec:			; <UNDEFINED> instruction: 0x47b5481d
   130f0:	str	r4, [sp, #-8]!
   130f4:	str	lr, [sp, #4]
   130f8:	sub	sp, sp, #8
   130fc:	sub	lr, r0, #8
   13100:	mov	ip, r1
   13104:	add	r4, r0, #56	; 0x38
   13108:	ldr	r3, [lr, #8]!
   1310c:	rev	r3, r3
   13110:	ldr	r2, [lr, #4]
   13114:	rev	r2, r2
   13118:	str	r2, [sp]
   1311c:	str	r3, [sp, #4]
   13120:	str	r2, [ip]
   13124:	str	r3, [ip, #4]
   13128:	add	ip, ip, #8
   1312c:	cmp	lr, r4
   13130:	bne	13108 <dcngettext@plt+0x2118>
   13134:	mov	r0, r1
   13138:	add	sp, sp, #8
   1313c:	ldr	r4, [sp]
   13140:	add	sp, sp, #4
   13144:	pop	{pc}		; (ldr pc, [sp], #4)
   13148:	str	r4, [sp, #-8]!
   1314c:	str	lr, [sp, #4]
   13150:	sub	sp, sp, #8
   13154:	sub	lr, r0, #8
   13158:	mov	ip, r1
   1315c:	add	r4, r0, #40	; 0x28
   13160:	ldr	r3, [lr, #8]!
   13164:	rev	r3, r3
   13168:	ldr	r2, [lr, #4]
   1316c:	rev	r2, r2
   13170:	str	r2, [sp]
   13174:	str	r3, [sp, #4]
   13178:	str	r2, [ip]
   1317c:	str	r3, [ip, #4]
   13180:	add	ip, ip, #8
   13184:	cmp	lr, r4
   13188:	bne	13160 <dcngettext@plt+0x2170>
   1318c:	mov	r0, r1
   13190:	add	sp, sp, #8
   13194:	ldr	r4, [sp]
   13198:	add	sp, sp, #4
   1319c:	pop	{pc}		; (ldr pc, [sp], #4)
   131a0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   131a4:	strd	r6, [sp, #8]
   131a8:	strd	r8, [sp, #16]
   131ac:	strd	sl, [sp, #24]
   131b0:	str	lr, [sp, #32]
   131b4:	sub	sp, sp, #444	; 0x1bc
   131b8:	mov	lr, r0
   131bc:	mov	r0, r2
   131c0:	str	r2, [sp, #208]	; 0xd0
   131c4:	bic	r5, r1, #7
   131c8:	ldr	r3, [r2]
   131cc:	str	r3, [sp, #8]
   131d0:	ldr	sl, [r2, #4]
   131d4:	ldr	r3, [r2, #8]
   131d8:	str	r3, [sp, #44]	; 0x2c
   131dc:	ldr	r3, [r2, #12]
   131e0:	str	r3, [sp, #48]	; 0x30
   131e4:	ldr	fp, [r2, #16]
   131e8:	ldr	r3, [r2, #20]
   131ec:	str	r3, [sp, #24]
   131f0:	ldr	r3, [r2, #24]
   131f4:	str	r3, [sp, #12]
   131f8:	ldr	r3, [r2, #28]
   131fc:	str	r3, [sp, #32]
   13200:	ldr	r8, [r2, #32]
   13204:	ldr	r2, [r2, #36]	; 0x24
   13208:	str	r2, [sp, #20]
   1320c:	ldr	r3, [r0, #40]	; 0x28
   13210:	str	r3, [sp, #4]
   13214:	ldr	r3, [r0, #44]	; 0x2c
   13218:	str	r3, [sp, #28]
   1321c:	ldr	r9, [r0, #48]	; 0x30
   13220:	ldr	r3, [r0, #52]	; 0x34
   13224:	str	r3, [sp, #36]	; 0x24
   13228:	ldr	r4, [r0, #56]	; 0x38
   1322c:	ldr	r3, [r0, #60]	; 0x3c
   13230:	str	r3, [sp, #16]
   13234:	mov	r2, r1
   13238:	mov	r3, #0
   1323c:	ldr	r1, [r0, #64]	; 0x40
   13240:	ldr	ip, [r0, #68]	; 0x44
   13244:	adds	r1, r2, r1
   13248:	mov	r6, r1
   1324c:	adc	r1, r3, ip
   13250:	mov	ip, r0
   13254:	mov	r0, r6
   13258:	strd	r0, [ip, #64]	; 0x40
   1325c:	cmp	r1, r3
   13260:	cmpeq	r6, r2
   13264:	movcc	r1, #1
   13268:	movcs	r1, #0
   1326c:	ldrd	r2, [ip, #72]	; 0x48
   13270:	adds	r6, r2, r1
   13274:	adc	r7, r3, #0
   13278:	mov	r2, r6
   1327c:	mov	r3, r7
   13280:	strd	r2, [ip, #72]	; 0x48
   13284:	add	r3, lr, r5
   13288:	cmp	lr, r3
   1328c:	bcs	1c884 <dcngettext@plt+0xb894>
   13290:	sub	r1, lr, #8
   13294:	str	r1, [sp, #204]	; 0xcc
   13298:	sub	r2, r5, #1
   1329c:	bic	r2, r2, #127	; 0x7f
   132a0:	add	r3, lr, #120	; 0x78
   132a4:	add	r1, r2, r3
   132a8:	str	r1, [sp, #212]	; 0xd4
   132ac:	movw	r3, #44578	; 0xae22
   132b0:	movt	r3, #55080	; 0xd728
   132b4:	str	r3, [sp, #216]	; 0xd8
   132b8:	movw	r3, #12184	; 0x2f98
   132bc:	movt	r3, #17034	; 0x428a
   132c0:	str	r3, [sp, #220]	; 0xdc
   132c4:	movw	r3, #26061	; 0x65cd
   132c8:	movt	r3, #9199	; 0x23ef
   132cc:	str	r3, [sp, #224]	; 0xe0
   132d0:	movw	r3, #17553	; 0x4491
   132d4:	movt	r3, #28983	; 0x7137
   132d8:	str	r3, [sp, #228]	; 0xe4
   132dc:	movw	r3, #56252	; 0xdbbc
   132e0:	movt	r3, #33161	; 0x8189
   132e4:	str	r3, [sp, #232]	; 0xe8
   132e8:	movw	r3, #56229	; 0xdba5
   132ec:	movt	r3, #59829	; 0xe9b5
   132f0:	str	r3, [sp, #236]	; 0xec
   132f4:	movw	r3, #46392	; 0xb538
   132f8:	movt	r3, #62280	; 0xf348
   132fc:	str	r3, [sp, #240]	; 0xf0
   13300:	movw	r3, #49755	; 0xc25b
   13304:	movt	r3, #14678	; 0x3956
   13308:	str	r3, [sp, #244]	; 0xf4
   1330c:	movw	r3, #33048	; 0x8118
   13310:	movt	r3, #55917	; 0xda6d
   13314:	str	r3, [sp, #248]	; 0xf8
   13318:	movw	r3, #24277	; 0x5ed5
   1331c:	movt	r3, #43804	; 0xab1c
   13320:	str	r3, [sp, #252]	; 0xfc
   13324:	movw	r3, #578	; 0x242
   13328:	movt	r3, #41731	; 0xa303
   1332c:	str	r3, [sp, #256]	; 0x100
   13330:	movw	r3, #43672	; 0xaa98
   13334:	movt	r3, #55303	; 0xd807
   13338:	str	r3, [sp, #260]	; 0x104
   1333c:	movw	r3, #28606	; 0x6fbe
   13340:	movt	r3, #17776	; 0x4570
   13344:	str	r3, [sp, #264]	; 0x108
   13348:	movw	r3, #23297	; 0x5b01
   1334c:	movt	r3, #4739	; 0x1283
   13350:	str	r3, [sp, #268]	; 0x10c
   13354:	movw	r3, #45708	; 0xb28c
   13358:	movt	r3, #20196	; 0x4ee4
   1335c:	str	r3, [sp, #272]	; 0x110
   13360:	movw	r3, #34238	; 0x85be
   13364:	movt	r3, #9265	; 0x2431
   13368:	str	r3, [sp, #276]	; 0x114
   1336c:	movw	r3, #38577	; 0x96b1
   13370:	movt	r3, #15126	; 0x3b16
   13374:	str	r3, [sp, #280]	; 0x118
   13378:	movw	r3, #45566	; 0xb1fe
   1337c:	movt	r3, #32990	; 0x80de
   13380:	str	r3, [sp, #284]	; 0x11c
   13384:	movw	r3, #4661	; 0x1235
   13388:	movt	r3, #9671	; 0x25c7
   1338c:	str	r3, [sp, #288]	; 0x120
   13390:	movw	r3, #1703	; 0x6a7
   13394:	movt	r3, #39900	; 0x9bdc
   13398:	str	r3, [sp, #292]	; 0x124
   1339c:	movw	r3, #9876	; 0x2694
   133a0:	movt	r3, #53097	; 0xcf69
   133a4:	str	r3, [sp, #296]	; 0x128
   133a8:	movw	r3, #61812	; 0xf174
   133ac:	movt	r3, #49563	; 0xc19b
   133b0:	str	r3, [sp, #300]	; 0x12c
   133b4:	movw	r3, #19154	; 0x4ad2
   133b8:	movt	r3, #40689	; 0x9ef1
   133bc:	str	r3, [sp, #304]	; 0x130
   133c0:	movw	r3, #27073	; 0x69c1
   133c4:	movt	r3, #58523	; 0xe49b
   133c8:	str	r3, [sp, #308]	; 0x134
   133cc:	ldr	r0, [sp, #16]
   133d0:	ldr	ip, [sp, #20]
   133d4:	ldr	r6, [sp, #32]
   133d8:	ldr	r7, [sp, #36]	; 0x24
   133dc:	str	fp, [sp, #20]
   133e0:	add	r3, sp, #312	; 0x138
   133e4:	add	r5, sp, #440	; 0x1b8
   133e8:	ldr	lr, [sp, #204]	; 0xcc
   133ec:	ldr	fp, [sp, #8]
   133f0:	ldr	r2, [lr, #8]!
   133f4:	rev	r2, r2
   133f8:	ldr	r1, [lr, #4]
   133fc:	rev	r1, r1
   13400:	str	r1, [r3]
   13404:	str	r2, [r3, #4]
   13408:	add	r3, r3, #8
   1340c:	cmp	r3, r5
   13410:	bne	133f0 <dcngettext@plt+0x2400>
   13414:	str	fp, [sp, #8]
   13418:	lsr	r2, r8, #14
   1341c:	orr	r1, r2, ip, lsl #18
   13420:	lsr	lr, ip, #14
   13424:	orr	lr, lr, r8, lsl #18
   13428:	lsr	r2, r8, #18
   1342c:	orr	r2, r2, ip, lsl #14
   13430:	lsr	r3, ip, #18
   13434:	orr	r3, r3, r8, lsl #14
   13438:	eor	r2, r2, r1
   1343c:	eor	lr, lr, r3
   13440:	lsl	r3, ip, #23
   13444:	orr	r3, r3, r8, lsr #9
   13448:	lsl	r1, r8, #23
   1344c:	orr	r1, r1, ip, lsr #9
   13450:	eor	r2, r2, r1
   13454:	eor	lr, lr, r3
   13458:	ldr	r3, [sp, #312]	; 0x138
   1345c:	ldr	r1, [sp, #216]	; 0xd8
   13460:	adds	r3, r3, r1
   13464:	ldr	r1, [sp, #316]	; 0x13c
   13468:	ldr	r5, [sp, #220]	; 0xdc
   1346c:	adc	r1, r1, r5
   13470:	adds	r3, r3, r4
   13474:	adc	r1, r1, r0
   13478:	adds	r3, r2, r3
   1347c:	adc	r1, lr, r1
   13480:	ldr	fp, [sp, #4]
   13484:	eor	r0, fp, r9
   13488:	ldr	r4, [sp, #28]
   1348c:	eor	r5, r4, r7
   13490:	and	r0, r0, r8
   13494:	and	r5, r5, ip
   13498:	eor	r0, r0, r9
   1349c:	eor	r5, r5, r7
   134a0:	adds	r3, r3, r0
   134a4:	adc	lr, r1, r5
   134a8:	ldr	r2, [sp, #12]
   134ac:	adds	r2, r3, r2
   134b0:	str	r2, [sp, #16]
   134b4:	adc	r1, lr, r6
   134b8:	str	r1, [sp, #40]	; 0x28
   134bc:	ldr	r6, [sp, #8]
   134c0:	lsr	r0, r6, #28
   134c4:	orr	r4, r0, sl, lsl #4
   134c8:	lsr	r1, sl, #28
   134cc:	orr	r1, r1, r6, lsl #4
   134d0:	lsl	r2, sl, #30
   134d4:	orr	r2, r2, r6, lsr #2
   134d8:	lsl	r0, r6, #30
   134dc:	orr	r0, r0, sl, lsr #2
   134e0:	eor	r0, r0, r4
   134e4:	eor	r1, r1, r2
   134e8:	lsl	r5, sl, #25
   134ec:	orr	r5, r5, r6, lsr #7
   134f0:	lsl	r2, r6, #25
   134f4:	orr	r2, r2, sl, lsr #7
   134f8:	eor	r0, r0, r2
   134fc:	eor	r1, r1, r5
   13500:	ldr	r5, [sp, #44]	; 0x2c
   13504:	orr	r2, r6, r5
   13508:	ldr	r6, [sp, #48]	; 0x30
   1350c:	orr	r4, sl, r6
   13510:	ldr	r6, [sp, #20]
   13514:	and	r2, r2, r6
   13518:	ldr	r6, [sp, #24]
   1351c:	and	r4, r4, r6
   13520:	ldr	r6, [sp, #8]
   13524:	and	r6, r6, r5
   13528:	ldr	r5, [sp, #48]	; 0x30
   1352c:	and	r5, sl, r5
   13530:	orr	r2, r2, r6
   13534:	orr	r4, r4, r5
   13538:	adds	r0, r0, r2
   1353c:	adc	r5, r1, r4
   13540:	adds	r3, r0, r3
   13544:	str	r3, [sp, #12]
   13548:	adc	r3, r5, lr
   1354c:	str	r3, [sp, #4]
   13550:	eor	r3, r8, fp
   13554:	ldr	r4, [sp, #28]
   13558:	eor	r2, ip, r4
   1355c:	ldr	lr, [sp, #16]
   13560:	and	r3, r3, lr
   13564:	ldr	r0, [sp, #40]	; 0x28
   13568:	and	r2, r2, r0
   1356c:	eor	r3, r3, fp
   13570:	eor	r2, r2, r4
   13574:	ldr	r4, [sp, #320]	; 0x140
   13578:	ldr	r6, [sp, #224]	; 0xe0
   1357c:	adds	r1, r4, r6
   13580:	ldr	r4, [sp, #324]	; 0x144
   13584:	ldr	r6, [sp, #228]	; 0xe4
   13588:	adc	r4, r4, r6
   1358c:	adds	r1, r1, r9
   13590:	adc	r4, r4, r7
   13594:	adds	r1, r3, r1
   13598:	adc	r4, r2, r4
   1359c:	mov	r2, lr
   135a0:	lsr	r6, lr, #14
   135a4:	mov	r3, r0
   135a8:	orr	r9, r6, r0, lsl #18
   135ac:	lsr	lr, r0, #14
   135b0:	orr	r7, lr, r2, lsl #18
   135b4:	mov	r0, r2
   135b8:	lsr	r6, r2, #18
   135bc:	mov	r5, r3
   135c0:	orr	r3, r6, r3, lsl #14
   135c4:	lsr	lr, r5, #18
   135c8:	orr	r2, lr, r2, lsl #14
   135cc:	eor	r6, r9, r3
   135d0:	eor	lr, r7, r2
   135d4:	lsl	r2, r5, #23
   135d8:	orr	r2, r2, r0, lsr #9
   135dc:	lsl	r3, r0, #23
   135e0:	mov	r0, r5
   135e4:	orr	r3, r3, r5, lsr #9
   135e8:	eor	r3, r3, r6
   135ec:	eor	r2, r2, lr
   135f0:	adds	r3, r1, r3
   135f4:	adc	r2, r4, r2
   135f8:	ldr	r1, [sp, #20]
   135fc:	adds	r7, r3, r1
   13600:	str	r7, [sp, #20]
   13604:	ldr	r1, [sp, #24]
   13608:	adc	r1, r2, r1
   1360c:	str	r1, [sp, #52]	; 0x34
   13610:	ldr	r7, [sp, #12]
   13614:	lsr	lr, r7, #28
   13618:	ldr	r1, [sp, #4]
   1361c:	orr	r6, lr, r1, lsl #4
   13620:	lsr	r4, r1, #28
   13624:	orr	r4, r4, r7, lsl #4
   13628:	lsl	r1, r1, #30
   1362c:	orr	r1, r1, r7, lsr #2
   13630:	lsl	lr, r7, #30
   13634:	ldr	r5, [sp, #4]
   13638:	orr	lr, lr, r5, lsr #2
   1363c:	eor	lr, lr, r6
   13640:	eor	r4, r4, r1
   13644:	lsl	r1, r5, #25
   13648:	orr	r1, r1, r7, lsr #7
   1364c:	lsl	r6, r7, #25
   13650:	orr	r6, r6, r5, lsr #7
   13654:	eor	lr, lr, r6
   13658:	eor	r4, r4, r1
   1365c:	ldr	r5, [sp, #8]
   13660:	orr	r1, r7, r5
   13664:	ldr	r6, [sp, #4]
   13668:	orr	r6, r6, sl
   1366c:	ldr	r7, [sp, #44]	; 0x2c
   13670:	and	r1, r1, r7
   13674:	ldr	r9, [sp, #48]	; 0x30
   13678:	and	r6, r6, r9
   1367c:	ldr	r7, [sp, #12]
   13680:	and	r9, r7, r5
   13684:	ldr	r7, [sp, #4]
   13688:	and	r7, r7, sl
   1368c:	orr	r1, r1, r9
   13690:	orr	r6, r6, r7
   13694:	adds	r1, lr, r1
   13698:	adc	r4, r4, r6
   1369c:	adds	r1, r1, r3
   136a0:	str	r1, [sp, #24]
   136a4:	adc	r4, r4, r2
   136a8:	ldr	r3, [sp, #16]
   136ac:	eor	r2, r3, r8
   136b0:	eor	r6, r0, ip
   136b4:	ldr	r7, [sp, #20]
   136b8:	and	r2, r2, r7
   136bc:	ldr	r0, [sp, #52]	; 0x34
   136c0:	and	r6, r6, r0
   136c4:	eor	r2, r2, r8
   136c8:	eor	r6, r6, ip
   136cc:	movw	r3, #15151	; 0x3b2f
   136d0:	movt	r3, #60493	; 0xec4d
   136d4:	movw	lr, #64463	; 0xfbcf
   136d8:	movt	lr, #46528	; 0xb5c0
   136dc:	ldr	r9, [sp, #328]	; 0x148
   136e0:	adds	r3, r9, r3
   136e4:	ldr	r9, [sp, #332]	; 0x14c
   136e8:	adc	lr, r9, lr
   136ec:	adds	r3, r3, fp
   136f0:	ldr	fp, [sp, #28]
   136f4:	adc	lr, lr, fp
   136f8:	adds	r2, r2, r3
   136fc:	adc	lr, r6, lr
   13700:	mov	fp, r7
   13704:	lsr	r9, r7, #14
   13708:	orr	r9, r9, r0, lsl #18
   1370c:	lsr	r7, r0, #14
   13710:	orr	r7, r7, fp, lsl #18
   13714:	lsr	r3, fp, #18
   13718:	orr	r3, r3, r0, lsl #14
   1371c:	lsr	r6, r0, #18
   13720:	orr	r6, r6, fp, lsl #14
   13724:	eor	r9, r9, r3
   13728:	eor	r7, r7, r6
   1372c:	lsl	r6, r0, #23
   13730:	orr	r6, r6, fp, lsr #9
   13734:	lsl	r3, fp, #23
   13738:	orr	r3, r3, r0, lsr #9
   1373c:	eor	r3, r3, r9
   13740:	eor	r6, r6, r7
   13744:	adds	r3, r2, r3
   13748:	adc	r6, lr, r6
   1374c:	ldr	r7, [sp, #44]	; 0x2c
   13750:	adds	lr, r3, r7
   13754:	str	lr, [sp, #28]
   13758:	ldr	r7, [sp, #48]	; 0x30
   1375c:	adc	fp, r6, r7
   13760:	str	fp, [sp, #44]	; 0x2c
   13764:	ldr	r1, [sp, #24]
   13768:	lsr	r7, r1, #28
   1376c:	orr	r9, r7, r4, lsl #4
   13770:	lsr	lr, r4, #28
   13774:	orr	lr, lr, r1, lsl #4
   13778:	lsl	r2, r4, #30
   1377c:	orr	r2, r2, r1, lsr #2
   13780:	lsl	r7, r1, #30
   13784:	orr	r7, r7, r4, lsr #2
   13788:	eor	r7, r7, r9
   1378c:	eor	lr, lr, r2
   13790:	lsl	r2, r4, #25
   13794:	orr	r2, r2, r1, lsr #7
   13798:	lsl	r9, r1, #25
   1379c:	orr	r9, r9, r4, lsr #7
   137a0:	eor	r7, r7, r9
   137a4:	eor	lr, lr, r2
   137a8:	ldr	fp, [sp, #12]
   137ac:	orr	r2, fp, r1
   137b0:	ldr	r9, [sp, #4]
   137b4:	orr	r9, r9, r4
   137b8:	and	r2, r2, r5
   137bc:	and	r9, r9, sl
   137c0:	and	fp, fp, r1
   137c4:	ldr	r1, [sp, #4]
   137c8:	and	r1, r1, r4
   137cc:	orr	r2, r2, fp
   137d0:	orr	r9, r9, r1
   137d4:	adds	r2, r7, r2
   137d8:	adc	lr, lr, r9
   137dc:	adds	r2, r2, r3
   137e0:	adc	lr, lr, r6
   137e4:	ldr	r3, [sp, #16]
   137e8:	ldr	r1, [sp, #20]
   137ec:	eor	r6, r3, r1
   137f0:	ldr	r9, [sp, #40]	; 0x28
   137f4:	mov	r1, r0
   137f8:	eor	r7, r9, r0
   137fc:	ldr	r5, [sp, #28]
   13800:	and	r6, r6, r5
   13804:	ldr	fp, [sp, #44]	; 0x2c
   13808:	and	r7, r7, fp
   1380c:	eor	r6, r6, r3
   13810:	eor	r7, r7, r9
   13814:	ldr	r9, [sp, #336]	; 0x150
   13818:	ldr	r3, [sp, #232]	; 0xe8
   1381c:	adds	r3, r9, r3
   13820:	ldr	r9, [sp, #340]	; 0x154
   13824:	ldr	r0, [sp, #236]	; 0xec
   13828:	adc	r9, r9, r0
   1382c:	adds	r8, r3, r8
   13830:	adc	ip, r9, ip
   13834:	adds	r6, r6, r8
   13838:	adc	r7, r7, ip
   1383c:	lsr	r8, r5, #14
   13840:	orr	r8, r8, fp, lsl #18
   13844:	lsr	r3, fp, #14
   13848:	mov	r0, r5
   1384c:	orr	r9, r3, r5, lsl #18
   13850:	lsr	r3, r5, #18
   13854:	mov	r5, fp
   13858:	orr	ip, r3, fp, lsl #14
   1385c:	lsr	r3, fp, #18
   13860:	orr	r3, r3, r0, lsl #14
   13864:	eor	r8, r8, ip
   13868:	eor	r3, r3, r9
   1386c:	lsl	r9, r5, #23
   13870:	orr	r9, r9, r0, lsr #9
   13874:	lsl	ip, r0, #23
   13878:	mov	r0, r5
   1387c:	orr	ip, ip, r5, lsr #9
   13880:	eor	ip, ip, r8
   13884:	eor	r3, r3, r9
   13888:	adds	r6, r6, ip
   1388c:	adc	r7, r7, r3
   13890:	ldr	r3, [sp, #8]
   13894:	adds	r8, r6, r3
   13898:	str	r8, [sp, #32]
   1389c:	adc	sl, r7, sl
   138a0:	mov	r5, sl
   138a4:	lsr	r8, r2, #28
   138a8:	orr	r9, r8, lr, lsl #4
   138ac:	lsr	ip, lr, #28
   138b0:	orr	ip, ip, r2, lsl #4
   138b4:	lsl	r3, lr, #30
   138b8:	orr	r3, r3, r2, lsr #2
   138bc:	lsl	r8, r2, #30
   138c0:	orr	r8, r8, lr, lsr #2
   138c4:	eor	r8, r8, r9
   138c8:	eor	ip, ip, r3
   138cc:	lsl	r3, lr, #25
   138d0:	orr	r3, r3, r2, lsr #7
   138d4:	lsl	r9, r2, #25
   138d8:	orr	r9, r9, lr, lsr #7
   138dc:	eor	r8, r8, r9
   138e0:	eor	ip, ip, r3
   138e4:	ldr	sl, [sp, #24]
   138e8:	orr	r3, sl, r2
   138ec:	orr	r9, r4, lr
   138f0:	ldr	fp, [sp, #12]
   138f4:	and	r3, r3, fp
   138f8:	ldr	fp, [sp, #4]
   138fc:	and	r9, r9, fp
   13900:	and	fp, sl, r2
   13904:	and	sl, r4, lr
   13908:	orr	r3, r3, fp
   1390c:	orr	r9, r9, sl
   13910:	adds	r3, r8, r3
   13914:	adc	r9, ip, r9
   13918:	adds	sl, r3, r6
   1391c:	str	sl, [sp, #36]	; 0x24
   13920:	adc	r7, r9, r7
   13924:	ldr	sl, [sp, #20]
   13928:	ldr	ip, [sp, #28]
   1392c:	eor	ip, sl, ip
   13930:	eor	r8, r1, r0
   13934:	ldr	fp, [sp, #32]
   13938:	and	ip, ip, fp
   1393c:	and	r8, r8, r5
   13940:	eor	ip, ip, sl
   13944:	eor	r8, r8, r1
   13948:	ldr	r6, [sp, #344]	; 0x158
   1394c:	ldr	r0, [sp, #240]	; 0xf0
   13950:	adds	r9, r6, r0
   13954:	ldr	r6, [sp, #348]	; 0x15c
   13958:	ldr	r0, [sp, #244]	; 0xf4
   1395c:	adc	sl, r6, r0
   13960:	ldr	r3, [sp, #16]
   13964:	adds	r9, r9, r3
   13968:	ldr	r3, [sp, #40]	; 0x28
   1396c:	adc	sl, sl, r3
   13970:	adds	ip, ip, r9
   13974:	adc	sl, r8, sl
   13978:	ldr	r1, [sp, #32]
   1397c:	lsr	fp, r1, #14
   13980:	orr	fp, fp, r5, lsl #18
   13984:	mov	r6, r5
   13988:	lsr	r3, r5, #14
   1398c:	orr	r8, r3, r1, lsl #18
   13990:	lsr	r9, r1, #18
   13994:	orr	r9, r9, r5, lsl #14
   13998:	lsr	r3, r5, #18
   1399c:	orr	r3, r3, r1, lsl #14
   139a0:	eor	fp, fp, r9
   139a4:	eor	r3, r3, r8
   139a8:	lsl	r8, r5, #23
   139ac:	orr	r8, r8, r1, lsr #9
   139b0:	lsl	r9, r1, #23
   139b4:	orr	r9, r9, r5, lsr #9
   139b8:	eor	r9, r9, fp
   139bc:	eor	r3, r3, r8
   139c0:	adds	ip, ip, r9
   139c4:	adc	r8, sl, r3
   139c8:	ldr	fp, [sp, #12]
   139cc:	adds	r3, fp, ip
   139d0:	str	r3, [sp, #48]	; 0x30
   139d4:	ldr	r3, [sp, #4]
   139d8:	adc	r5, r3, r8
   139dc:	str	r5, [sp, #12]
   139e0:	ldr	sl, [sp, #36]	; 0x24
   139e4:	lsr	r5, sl, #28
   139e8:	orr	r9, r5, r7, lsl #4
   139ec:	lsr	r3, r7, #28
   139f0:	orr	r0, r3, sl, lsl #4
   139f4:	lsl	r3, r7, #30
   139f8:	orr	r3, r3, sl, lsr #2
   139fc:	lsl	r5, sl, #30
   13a00:	orr	r5, r5, r7, lsr #2
   13a04:	eor	r5, r5, r9
   13a08:	eor	r3, r3, r0
   13a0c:	lsl	r0, r7, #25
   13a10:	orr	r0, r0, sl, lsr #7
   13a14:	lsl	r9, sl, #25
   13a18:	orr	r9, r9, r7, lsr #7
   13a1c:	eor	r5, r5, r9
   13a20:	eor	r3, r3, r0
   13a24:	orr	r0, r2, sl
   13a28:	orr	r9, lr, r7
   13a2c:	ldr	fp, [sp, #24]
   13a30:	and	r0, r0, fp
   13a34:	and	r9, r9, r4
   13a38:	and	fp, r2, sl
   13a3c:	and	sl, lr, r7
   13a40:	orr	r0, r0, fp
   13a44:	orr	r9, r9, sl
   13a48:	adds	r5, r5, r0
   13a4c:	adc	r3, r3, r9
   13a50:	adds	r5, r5, ip
   13a54:	adc	r3, r3, r8
   13a58:	ldr	r0, [sp, #28]
   13a5c:	eor	ip, r0, r1
   13a60:	ldr	r9, [sp, #44]	; 0x2c
   13a64:	str	r6, [sp, #40]	; 0x28
   13a68:	eor	r8, r9, r6
   13a6c:	ldr	r6, [sp, #48]	; 0x30
   13a70:	and	ip, ip, r6
   13a74:	ldr	fp, [sp, #12]
   13a78:	and	r8, r8, fp
   13a7c:	eor	ip, ip, r0
   13a80:	eor	r8, r8, r9
   13a84:	movw	sl, #53273	; 0xd019
   13a88:	movt	sl, #46597	; 0xb605
   13a8c:	movw	r9, #4593	; 0x11f1
   13a90:	movt	r9, #23025	; 0x59f1
   13a94:	ldr	r0, [sp, #352]	; 0x160
   13a98:	adds	sl, r0, sl
   13a9c:	ldr	r0, [sp, #356]	; 0x164
   13aa0:	adc	r9, r0, r9
   13aa4:	ldr	r1, [sp, #20]
   13aa8:	adds	r0, sl, r1
   13aac:	ldr	r1, [sp, #52]	; 0x34
   13ab0:	adc	r9, r9, r1
   13ab4:	adds	r0, ip, r0
   13ab8:	adc	r8, r8, r9
   13abc:	lsr	fp, r6, #14
   13ac0:	ldr	r1, [sp, #12]
   13ac4:	orr	fp, fp, r1, lsl #18
   13ac8:	lsr	sl, r1, #14
   13acc:	orr	sl, sl, r6, lsl #18
   13ad0:	lsr	ip, r6, #18
   13ad4:	orr	ip, ip, r1, lsl #14
   13ad8:	lsr	r9, r1, #18
   13adc:	orr	r9, r9, r6, lsl #14
   13ae0:	eor	fp, fp, ip
   13ae4:	eor	sl, sl, r9
   13ae8:	lsl	r9, r1, #23
   13aec:	orr	r9, r9, r6, lsr #9
   13af0:	lsl	ip, r6, #23
   13af4:	orr	ip, ip, r1, lsr #9
   13af8:	eor	ip, ip, fp
   13afc:	eor	r9, r9, sl
   13b00:	adds	ip, r0, ip
   13b04:	adc	r9, r8, r9
   13b08:	ldr	r1, [sp, #24]
   13b0c:	adds	r8, r1, ip
   13b10:	str	r8, [sp, #8]
   13b14:	adc	r8, r4, r9
   13b18:	str	r8, [sp, #20]
   13b1c:	lsr	r0, r5, #28
   13b20:	orr	r4, r0, r3, lsl #4
   13b24:	lsr	r8, r3, #28
   13b28:	orr	r8, r8, r5, lsl #4
   13b2c:	lsl	r1, r3, #30
   13b30:	orr	r1, r1, r5, lsr #2
   13b34:	lsl	r0, r5, #30
   13b38:	orr	r0, r0, r3, lsr #2
   13b3c:	eor	r0, r0, r4
   13b40:	eor	r8, r8, r1
   13b44:	lsl	r1, r3, #25
   13b48:	orr	r1, r1, r5, lsr #7
   13b4c:	lsl	r4, r5, #25
   13b50:	orr	r4, r4, r3, lsr #7
   13b54:	eor	r0, r0, r4
   13b58:	eor	r8, r8, r1
   13b5c:	ldr	sl, [sp, #36]	; 0x24
   13b60:	orr	r1, sl, r5
   13b64:	orr	r4, r7, r3
   13b68:	and	r1, r1, r2
   13b6c:	and	r4, r4, lr
   13b70:	and	fp, sl, r5
   13b74:	and	sl, r7, r3
   13b78:	orr	r1, r1, fp
   13b7c:	orr	r4, r4, sl
   13b80:	adds	r0, r0, r1
   13b84:	adc	r8, r8, r4
   13b88:	adds	r0, r0, ip
   13b8c:	adc	sl, r8, r9
   13b90:	str	sl, [sp, #24]
   13b94:	ldr	sl, [sp, #32]
   13b98:	eor	ip, sl, r6
   13b9c:	ldr	fp, [sp, #40]	; 0x28
   13ba0:	ldr	r1, [sp, #12]
   13ba4:	eor	r9, fp, r1
   13ba8:	ldr	r4, [sp, #8]
   13bac:	and	ip, ip, r4
   13bb0:	ldr	r8, [sp, #20]
   13bb4:	and	r9, r9, r8
   13bb8:	eor	ip, ip, sl
   13bbc:	eor	r9, r9, fp
   13bc0:	movw	sl, #20379	; 0x4f9b
   13bc4:	movt	sl, #44825	; 0xaf19
   13bc8:	movw	fp, #33444	; 0x82a4
   13bcc:	movt	fp, #37439	; 0x923f
   13bd0:	ldr	r4, [sp, #360]	; 0x168
   13bd4:	adds	sl, r4, sl
   13bd8:	ldr	r4, [sp, #364]	; 0x16c
   13bdc:	adc	fp, r4, fp
   13be0:	ldr	r1, [sp, #28]
   13be4:	adds	r1, sl, r1
   13be8:	ldr	r4, [sp, #44]	; 0x2c
   13bec:	adc	r4, fp, r4
   13bf0:	adds	sl, ip, r1
   13bf4:	adc	fp, r9, r4
   13bf8:	ldr	r1, [sp, #8]
   13bfc:	lsr	ip, r1, #14
   13c00:	orr	ip, ip, r8, lsl #18
   13c04:	lsr	r4, r8, #14
   13c08:	orr	r9, r4, r1, lsl #18
   13c0c:	lsr	r1, r1, #18
   13c10:	orr	r1, r1, r8, lsl #14
   13c14:	lsr	r4, r8, #18
   13c18:	ldr	r8, [sp, #8]
   13c1c:	orr	r4, r4, r8, lsl #14
   13c20:	eor	ip, ip, r1
   13c24:	eor	r4, r4, r9
   13c28:	ldr	r8, [sp, #20]
   13c2c:	lsl	r9, r8, #23
   13c30:	ldr	r1, [sp, #8]
   13c34:	orr	r9, r9, r1, lsr #9
   13c38:	lsl	r1, r1, #23
   13c3c:	ldr	r8, [sp, #20]
   13c40:	orr	r1, r1, r8, lsr #9
   13c44:	eor	r1, r1, ip
   13c48:	eor	r4, r4, r9
   13c4c:	adds	ip, sl, r1
   13c50:	adc	r9, fp, r4
   13c54:	adds	r4, r2, ip
   13c58:	str	r4, [sp, #16]
   13c5c:	adc	lr, lr, r9
   13c60:	str	lr, [sp, #4]
   13c64:	lsr	r1, r0, #28
   13c68:	ldr	sl, [sp, #24]
   13c6c:	orr	r4, r1, sl, lsl #4
   13c70:	lsr	lr, sl, #28
   13c74:	orr	lr, lr, r0, lsl #4
   13c78:	lsl	r2, sl, #30
   13c7c:	orr	r2, r2, r0, lsr #2
   13c80:	lsl	r1, r0, #30
   13c84:	orr	r1, r1, sl, lsr #2
   13c88:	eor	r1, r1, r4
   13c8c:	eor	lr, lr, r2
   13c90:	lsl	r4, sl, #25
   13c94:	orr	r4, r4, r0, lsr #7
   13c98:	lsl	r2, r0, #25
   13c9c:	orr	r2, r2, sl, lsr #7
   13ca0:	eor	r1, r1, r2
   13ca4:	eor	lr, lr, r4
   13ca8:	orr	r2, r5, r0
   13cac:	orr	r4, r3, sl
   13cb0:	ldr	fp, [sp, #36]	; 0x24
   13cb4:	and	r2, r2, fp
   13cb8:	and	r4, r4, r7
   13cbc:	and	fp, r5, r0
   13cc0:	and	sl, r3, sl
   13cc4:	orr	r2, r2, fp
   13cc8:	orr	r4, r4, sl
   13ccc:	adds	r1, r1, r2
   13cd0:	adc	r4, lr, r4
   13cd4:	adds	r1, r1, ip
   13cd8:	adc	r4, r4, r9
   13cdc:	ldr	r9, [sp, #8]
   13ce0:	eor	ip, r6, r9
   13ce4:	ldr	lr, [sp, #12]
   13ce8:	eor	sl, lr, r8
   13cec:	ldr	r2, [sp, #16]
   13cf0:	and	ip, ip, r2
   13cf4:	ldr	r9, [sp, #4]
   13cf8:	and	sl, sl, r9
   13cfc:	eor	ip, ip, r6
   13d00:	eor	sl, sl, lr
   13d04:	ldr	lr, [sp, #368]	; 0x170
   13d08:	ldr	r6, [sp, #248]	; 0xf8
   13d0c:	adds	r9, lr, r6
   13d10:	ldr	lr, [sp, #372]	; 0x174
   13d14:	ldr	r6, [sp, #252]	; 0xfc
   13d18:	adc	lr, lr, r6
   13d1c:	ldr	r2, [sp, #32]
   13d20:	adds	r9, r9, r2
   13d24:	ldr	fp, [sp, #40]	; 0x28
   13d28:	adc	lr, lr, fp
   13d2c:	adds	r9, ip, r9
   13d30:	adc	sl, sl, lr
   13d34:	ldr	r6, [sp, #16]
   13d38:	lsr	ip, r6, #14
   13d3c:	ldr	fp, [sp, #4]
   13d40:	orr	ip, ip, fp, lsl #18
   13d44:	lsr	lr, fp, #14
   13d48:	orr	fp, lr, r6, lsl #18
   13d4c:	lsr	r2, r6, #18
   13d50:	ldr	lr, [sp, #4]
   13d54:	orr	r2, r2, lr, lsl #14
   13d58:	lsr	lr, lr, #18
   13d5c:	orr	lr, lr, r6, lsl #14
   13d60:	eor	ip, ip, r2
   13d64:	eor	lr, lr, fp
   13d68:	ldr	fp, [sp, #4]
   13d6c:	lsl	fp, fp, #23
   13d70:	orr	fp, fp, r6, lsr #9
   13d74:	lsl	r2, r6, #23
   13d78:	ldr	r6, [sp, #4]
   13d7c:	orr	r2, r2, r6, lsr #9
   13d80:	eor	r2, r2, ip
   13d84:	eor	lr, lr, fp
   13d88:	adds	ip, r9, r2
   13d8c:	adc	sl, sl, lr
   13d90:	ldr	r2, [sp, #36]	; 0x24
   13d94:	adds	fp, r2, ip
   13d98:	str	fp, [sp, #44]	; 0x2c
   13d9c:	adc	r7, r7, sl
   13da0:	str	r7, [sp, #28]
   13da4:	lsr	r6, r1, #28
   13da8:	orr	r7, r6, r4, lsl #4
   13dac:	lsr	lr, r4, #28
   13db0:	orr	lr, lr, r1, lsl #4
   13db4:	lsl	r2, r4, #30
   13db8:	orr	r2, r2, r1, lsr #2
   13dbc:	lsl	r6, r1, #30
   13dc0:	orr	r6, r6, r4, lsr #2
   13dc4:	eor	r6, r6, r7
   13dc8:	eor	lr, lr, r2
   13dcc:	lsl	r2, r4, #25
   13dd0:	orr	r2, r2, r1, lsr #7
   13dd4:	lsl	r7, r1, #25
   13dd8:	orr	r7, r7, r4, lsr #7
   13ddc:	eor	r6, r6, r7
   13de0:	eor	lr, lr, r2
   13de4:	orr	r2, r0, r1
   13de8:	ldr	r9, [sp, #24]
   13dec:	orr	r7, r9, r4
   13df0:	and	r2, r2, r5
   13df4:	and	r7, r7, r3
   13df8:	and	fp, r0, r1
   13dfc:	and	r9, r9, r4
   13e00:	orr	r2, r2, fp
   13e04:	orr	r7, r7, r9
   13e08:	adds	r2, r6, r2
   13e0c:	adc	lr, lr, r7
   13e10:	adds	r2, r2, ip
   13e14:	adc	sl, lr, sl
   13e18:	str	sl, [sp, #32]
   13e1c:	ldr	r9, [sp, #8]
   13e20:	ldr	r7, [sp, #16]
   13e24:	eor	r6, r9, r7
   13e28:	ldr	fp, [sp, #4]
   13e2c:	eor	r7, r8, fp
   13e30:	ldr	fp, [sp, #44]	; 0x2c
   13e34:	and	r6, r6, fp
   13e38:	ldr	sl, [sp, #28]
   13e3c:	and	r7, r7, sl
   13e40:	eor	r6, r6, r9
   13e44:	eor	r7, r7, r8
   13e48:	ldr	lr, [sp, #376]	; 0x178
   13e4c:	ldr	r9, [sp, #256]	; 0x100
   13e50:	adds	r9, lr, r9
   13e54:	ldr	lr, [sp, #380]	; 0x17c
   13e58:	ldr	sl, [sp, #260]	; 0x104
   13e5c:	adc	sl, lr, sl
   13e60:	ldr	ip, [sp, #48]	; 0x30
   13e64:	adds	r9, r9, ip
   13e68:	ldr	ip, [sp, #12]
   13e6c:	adc	sl, sl, ip
   13e70:	adds	r9, r6, r9
   13e74:	adc	sl, r7, sl
   13e78:	mov	ip, fp
   13e7c:	lsr	r6, fp, #14
   13e80:	ldr	lr, [sp, #28]
   13e84:	orr	r6, r6, lr, lsl #18
   13e88:	lsr	r7, lr, #14
   13e8c:	mov	r8, fp
   13e90:	orr	fp, r7, fp, lsl #18
   13e94:	lsr	ip, ip, #18
   13e98:	orr	ip, ip, lr, lsl #14
   13e9c:	lsr	r7, lr, #18
   13ea0:	orr	r7, r7, r8, lsl #14
   13ea4:	eor	r6, r6, ip
   13ea8:	eor	r7, r7, fp
   13eac:	lsl	fp, lr, #23
   13eb0:	orr	fp, fp, r8, lsr #9
   13eb4:	lsl	ip, r8, #23
   13eb8:	orr	ip, ip, lr, lsr #9
   13ebc:	eor	r6, r6, ip
   13ec0:	eor	r7, r7, fp
   13ec4:	adds	r6, r9, r6
   13ec8:	adc	r7, sl, r7
   13ecc:	adds	r5, r5, r6
   13ed0:	str	r5, [sp, #48]	; 0x30
   13ed4:	adc	r3, r3, r7
   13ed8:	str	r3, [sp, #12]
   13edc:	lsr	r5, r2, #28
   13ee0:	ldr	sl, [sp, #32]
   13ee4:	orr	r9, r5, sl, lsl #4
   13ee8:	lsr	ip, sl, #28
   13eec:	orr	ip, ip, r2, lsl #4
   13ef0:	lsl	r3, sl, #30
   13ef4:	orr	r3, r3, r2, lsr #2
   13ef8:	lsl	r5, r2, #30
   13efc:	orr	r5, r5, sl, lsr #2
   13f00:	eor	r5, r5, r9
   13f04:	eor	ip, ip, r3
   13f08:	lsl	r3, sl, #25
   13f0c:	orr	r3, r3, r2, lsr #7
   13f10:	lsl	r9, r2, #25
   13f14:	orr	r9, r9, sl, lsr #7
   13f18:	eor	r5, r5, r9
   13f1c:	eor	ip, ip, r3
   13f20:	orr	r3, r1, r2
   13f24:	orr	r9, r4, sl
   13f28:	and	r3, r3, r0
   13f2c:	ldr	fp, [sp, #24]
   13f30:	and	r9, r9, fp
   13f34:	and	fp, r1, r2
   13f38:	and	sl, r4, sl
   13f3c:	orr	r3, r3, fp
   13f40:	orr	r9, r9, sl
   13f44:	adds	r3, r5, r3
   13f48:	adc	r9, ip, r9
   13f4c:	adds	r6, r3, r6
   13f50:	adc	r7, r9, r7
   13f54:	ldr	ip, [sp, #16]
   13f58:	eor	r3, ip, r8
   13f5c:	ldr	fp, [sp, #4]
   13f60:	eor	r5, fp, lr
   13f64:	ldr	lr, [sp, #48]	; 0x30
   13f68:	and	r3, r3, lr
   13f6c:	ldr	sl, [sp, #12]
   13f70:	and	r5, r5, sl
   13f74:	eor	r3, r3, ip
   13f78:	eor	r5, r5, fp
   13f7c:	ldr	r9, [sp, #384]	; 0x180
   13f80:	ldr	sl, [sp, #264]	; 0x108
   13f84:	adds	ip, r9, sl
   13f88:	ldr	r9, [sp, #388]	; 0x184
   13f8c:	ldr	sl, [sp, #268]	; 0x10c
   13f90:	adc	r9, r9, sl
   13f94:	ldr	r8, [sp, #8]
   13f98:	adds	ip, ip, r8
   13f9c:	ldr	r8, [sp, #20]
   13fa0:	adc	r9, r9, r8
   13fa4:	adds	r3, r3, ip
   13fa8:	adc	r9, r5, r9
   13fac:	lsr	sl, lr, #14
   13fb0:	ldr	r8, [sp, #12]
   13fb4:	orr	sl, sl, r8, lsl #18
   13fb8:	lsr	r5, r8, #14
   13fbc:	orr	fp, r5, lr, lsl #18
   13fc0:	lsr	ip, lr, #18
   13fc4:	orr	ip, ip, r8, lsl #14
   13fc8:	lsr	r5, r8, #18
   13fcc:	orr	r5, r5, lr, lsl #14
   13fd0:	eor	sl, sl, ip
   13fd4:	eor	r5, r5, fp
   13fd8:	lsl	fp, r8, #23
   13fdc:	orr	fp, fp, lr, lsr #9
   13fe0:	lsl	ip, lr, #23
   13fe4:	orr	ip, ip, r8, lsr #9
   13fe8:	eor	ip, ip, sl
   13fec:	eor	r5, r5, fp
   13ff0:	adds	r3, r3, ip
   13ff4:	adc	r5, r9, r5
   13ff8:	adds	r0, r0, r3
   13ffc:	str	r0, [sp, #36]	; 0x24
   14000:	ldr	r9, [sp, #24]
   14004:	adc	r0, r9, r5
   14008:	str	r0, [sp, #24]
   1400c:	lsr	ip, r6, #28
   14010:	orr	r9, ip, r7, lsl #4
   14014:	lsr	r8, r7, #28
   14018:	orr	r8, r8, r6, lsl #4
   1401c:	lsl	r0, r7, #30
   14020:	orr	r0, r0, r6, lsr #2
   14024:	lsl	ip, r6, #30
   14028:	orr	ip, ip, r7, lsr #2
   1402c:	eor	ip, ip, r9
   14030:	eor	r8, r8, r0
   14034:	lsl	r0, r7, #25
   14038:	orr	r0, r0, r6, lsr #7
   1403c:	lsl	r9, r6, #25
   14040:	orr	r9, r9, r7, lsr #7
   14044:	eor	ip, ip, r9
   14048:	eor	r8, r8, r0
   1404c:	orr	r0, r2, r6
   14050:	ldr	sl, [sp, #32]
   14054:	orr	r9, sl, r7
   14058:	and	r0, r0, r1
   1405c:	and	r9, r9, r4
   14060:	and	fp, r2, r6
   14064:	and	sl, sl, r7
   14068:	orr	r0, r0, fp
   1406c:	orr	r9, r9, sl
   14070:	adds	r0, ip, r0
   14074:	adc	r9, r8, r9
   14078:	adds	sl, r0, r3
   1407c:	str	sl, [sp, #40]	; 0x28
   14080:	adc	r5, r9, r5
   14084:	ldr	r9, [sp, #44]	; 0x2c
   14088:	eor	r0, r9, lr
   1408c:	ldr	ip, [sp, #28]
   14090:	mov	r8, ip
   14094:	ldr	lr, [sp, #12]
   14098:	eor	r8, r8, lr
   1409c:	ldr	lr, [sp, #36]	; 0x24
   140a0:	and	r0, r0, lr
   140a4:	ldr	sl, [sp, #24]
   140a8:	and	r8, r8, sl
   140ac:	eor	r0, r0, r9
   140b0:	eor	r8, r8, ip
   140b4:	ldr	r3, [sp, #392]	; 0x188
   140b8:	ldr	r9, [sp, #272]	; 0x110
   140bc:	adds	ip, r3, r9
   140c0:	ldr	r3, [sp, #396]	; 0x18c
   140c4:	ldr	r9, [sp, #276]	; 0x114
   140c8:	adc	r9, r3, r9
   140cc:	ldr	sl, [sp, #16]
   140d0:	adds	ip, ip, sl
   140d4:	ldr	fp, [sp, #4]
   140d8:	adc	r9, r9, fp
   140dc:	adds	r0, r0, ip
   140e0:	adc	r9, r8, r9
   140e4:	ldr	lr, [sp, #36]	; 0x24
   140e8:	lsr	sl, lr, #14
   140ec:	ldr	r3, [sp, #24]
   140f0:	orr	sl, sl, r3, lsl #18
   140f4:	lsr	r8, r3, #14
   140f8:	orr	fp, r8, lr, lsl #18
   140fc:	lsr	ip, lr, #18
   14100:	orr	ip, ip, r3, lsl #14
   14104:	lsr	r8, r3, #18
   14108:	orr	r8, r8, lr, lsl #14
   1410c:	eor	sl, sl, ip
   14110:	eor	r8, r8, fp
   14114:	lsl	fp, r3, #23
   14118:	orr	fp, fp, lr, lsr #9
   1411c:	lsl	ip, lr, #23
   14120:	orr	ip, ip, r3, lsr #9
   14124:	eor	ip, ip, sl
   14128:	eor	r8, r8, fp
   1412c:	adds	r0, r0, ip
   14130:	adc	r8, r9, r8
   14134:	adds	r1, r1, r0
   14138:	str	r1, [sp, #52]	; 0x34
   1413c:	adc	r1, r4, r8
   14140:	str	r1, [sp, #16]
   14144:	ldr	sl, [sp, #40]	; 0x28
   14148:	lsr	ip, sl, #28
   1414c:	orr	r9, ip, r5, lsl #4
   14150:	lsr	r4, r5, #28
   14154:	orr	r4, r4, sl, lsl #4
   14158:	lsl	r1, r5, #30
   1415c:	orr	r1, r1, sl, lsr #2
   14160:	lsl	ip, sl, #30
   14164:	orr	ip, ip, r5, lsr #2
   14168:	eor	ip, ip, r9
   1416c:	eor	r4, r4, r1
   14170:	lsl	r1, r5, #25
   14174:	orr	r1, r1, sl, lsr #7
   14178:	lsl	r9, sl, #25
   1417c:	orr	r9, r9, r5, lsr #7
   14180:	eor	ip, ip, r9
   14184:	eor	r4, r4, r1
   14188:	orr	r1, r6, sl
   1418c:	orr	r9, r7, r5
   14190:	and	r1, r1, r2
   14194:	ldr	fp, [sp, #32]
   14198:	and	r9, r9, fp
   1419c:	and	fp, r6, sl
   141a0:	and	sl, r7, r5
   141a4:	orr	r1, r1, fp
   141a8:	orr	r9, r9, sl
   141ac:	adds	r1, ip, r1
   141b0:	adc	r9, r4, r9
   141b4:	adds	r0, r1, r0
   141b8:	adc	r8, r9, r8
   141bc:	ldr	r4, [sp, #48]	; 0x30
   141c0:	eor	r1, r4, lr
   141c4:	ldr	fp, [sp, #12]
   141c8:	eor	ip, fp, r3
   141cc:	ldr	r3, [sp, #52]	; 0x34
   141d0:	and	r1, r1, r3
   141d4:	ldr	r9, [sp, #16]
   141d8:	and	ip, ip, r9
   141dc:	eor	r1, r1, r4
   141e0:	eor	ip, ip, fp
   141e4:	movw	r4, #46306	; 0xb4e2
   141e8:	movt	r4, #54783	; 0xd5ff
   141ec:	movw	r9, #32195	; 0x7dc3
   141f0:	movt	r9, #21772	; 0x550c
   141f4:	ldr	sl, [sp, #400]	; 0x190
   141f8:	adds	r4, sl, r4
   141fc:	ldr	sl, [sp, #404]	; 0x194
   14200:	adc	r9, sl, r9
   14204:	ldr	sl, [sp, #44]	; 0x2c
   14208:	adds	r4, r4, sl
   1420c:	ldr	lr, [sp, #28]
   14210:	adc	r9, r9, lr
   14214:	adds	r1, r1, r4
   14218:	adc	ip, ip, r9
   1421c:	lsr	sl, r3, #14
   14220:	ldr	lr, [sp, #16]
   14224:	orr	sl, sl, lr, lsl #18
   14228:	lsr	r4, lr, #14
   1422c:	orr	fp, r4, r3, lsl #18
   14230:	lsr	r9, r3, #18
   14234:	orr	r9, r9, lr, lsl #14
   14238:	lsr	r4, lr, #18
   1423c:	orr	r4, r4, r3, lsl #14
   14240:	eor	sl, sl, r9
   14244:	eor	r4, r4, fp
   14248:	lsl	fp, lr, #23
   1424c:	orr	fp, fp, r3, lsr #9
   14250:	lsl	r9, r3, #23
   14254:	orr	r9, r9, lr, lsr #9
   14258:	eor	r9, r9, sl
   1425c:	eor	r4, r4, fp
   14260:	adds	r1, r1, r9
   14264:	adc	ip, ip, r4
   14268:	adds	r9, r2, r1
   1426c:	str	r9, [sp, #4]
   14270:	ldr	r2, [sp, #32]
   14274:	adc	r2, r2, ip
   14278:	str	r2, [sp, #20]
   1427c:	lsr	r4, r0, #28
   14280:	orr	r9, r4, r8, lsl #4
   14284:	lsr	lr, r8, #28
   14288:	orr	lr, lr, r0, lsl #4
   1428c:	lsl	r2, r8, #30
   14290:	orr	r2, r2, r0, lsr #2
   14294:	lsl	r4, r0, #30
   14298:	orr	r4, r4, r8, lsr #2
   1429c:	eor	r4, r4, r9
   142a0:	eor	lr, lr, r2
   142a4:	lsl	r2, r8, #25
   142a8:	orr	r2, r2, r0, lsr #7
   142ac:	lsl	r9, r0, #25
   142b0:	orr	r9, r9, r8, lsr #7
   142b4:	eor	r4, r4, r9
   142b8:	eor	lr, lr, r2
   142bc:	ldr	sl, [sp, #40]	; 0x28
   142c0:	orr	r2, sl, r0
   142c4:	orr	r9, r5, r8
   142c8:	and	r2, r2, r6
   142cc:	and	r9, r9, r7
   142d0:	and	fp, sl, r0
   142d4:	and	sl, r5, r8
   142d8:	orr	r2, r2, fp
   142dc:	orr	r9, r9, sl
   142e0:	adds	r2, r4, r2
   142e4:	adc	lr, lr, r9
   142e8:	adds	r2, r2, r1
   142ec:	str	r2, [sp, #28]
   142f0:	adc	lr, lr, ip
   142f4:	ldr	r1, [sp, #36]	; 0x24
   142f8:	eor	ip, r1, r3
   142fc:	ldr	sl, [sp, #24]
   14300:	ldr	r9, [sp, #16]
   14304:	eor	r9, sl, r9
   14308:	ldr	fp, [sp, #4]
   1430c:	and	ip, ip, fp
   14310:	ldr	r2, [sp, #20]
   14314:	and	r9, r9, r2
   14318:	eor	fp, ip, r1
   1431c:	eor	r9, r9, sl
   14320:	movw	r1, #35183	; 0x896f
   14324:	movt	r1, #62075	; 0xf27b
   14328:	movw	sl, #23924	; 0x5d74
   1432c:	movt	sl, #29374	; 0x72be
   14330:	ldr	ip, [sp, #408]	; 0x198
   14334:	adds	r1, ip, r1
   14338:	ldr	ip, [sp, #412]	; 0x19c
   1433c:	adc	sl, ip, sl
   14340:	ldr	r4, [sp, #48]	; 0x30
   14344:	adds	r1, r1, r4
   14348:	ldr	ip, [sp, #12]
   1434c:	adc	r4, sl, ip
   14350:	adds	ip, fp, r1
   14354:	adc	sl, r9, r4
   14358:	ldr	r1, [sp, #4]
   1435c:	lsr	fp, r1, #14
   14360:	orr	fp, fp, r2, lsl #18
   14364:	lsr	r4, r2, #14
   14368:	orr	r9, r4, r1, lsl #18
   1436c:	lsr	r1, r1, #18
   14370:	orr	r1, r1, r2, lsl #14
   14374:	lsr	r4, r2, #18
   14378:	ldr	r2, [sp, #4]
   1437c:	orr	r4, r4, r2, lsl #14
   14380:	eor	fp, fp, r1
   14384:	eor	r4, r4, r9
   14388:	ldr	r2, [sp, #20]
   1438c:	lsl	r9, r2, #23
   14390:	ldr	r1, [sp, #4]
   14394:	orr	r9, r9, r1, lsr #9
   14398:	lsl	r1, r1, #23
   1439c:	ldr	r2, [sp, #20]
   143a0:	orr	r1, r1, r2, lsr #9
   143a4:	eor	r1, r1, fp
   143a8:	eor	r9, r9, r4
   143ac:	adds	r1, ip, r1
   143b0:	adc	r9, sl, r9
   143b4:	adds	r4, r6, r1
   143b8:	str	r4, [sp, #32]
   143bc:	adc	r6, r7, r9
   143c0:	str	r6, [sp, #8]
   143c4:	ldr	r2, [sp, #28]
   143c8:	lsr	r6, r2, #28
   143cc:	orr	r7, r6, lr, lsl #4
   143d0:	lsr	r4, lr, #28
   143d4:	orr	r4, r4, r2, lsl #4
   143d8:	lsl	ip, lr, #30
   143dc:	orr	ip, ip, r2, lsr #2
   143e0:	lsl	r6, r2, #30
   143e4:	orr	r6, r6, lr, lsr #2
   143e8:	eor	r6, r6, r7
   143ec:	eor	r4, r4, ip
   143f0:	lsl	ip, lr, #25
   143f4:	orr	ip, ip, r2, lsr #7
   143f8:	lsl	r7, r2, #25
   143fc:	orr	r7, r7, lr, lsr #7
   14400:	eor	r6, r6, r7
   14404:	eor	r4, r4, ip
   14408:	orr	ip, r0, r2
   1440c:	orr	r7, r8, lr
   14410:	ldr	sl, [sp, #40]	; 0x28
   14414:	and	ip, ip, sl
   14418:	and	r7, r7, r5
   1441c:	and	fp, r0, r2
   14420:	and	sl, r8, lr
   14424:	orr	ip, ip, fp
   14428:	orr	r7, r7, sl
   1442c:	adds	ip, r6, ip
   14430:	adc	r7, r4, r7
   14434:	adds	fp, ip, r1
   14438:	adc	r7, r7, r9
   1443c:	str	r7, [sp, #44]	; 0x2c
   14440:	ldr	r2, [sp, #4]
   14444:	eor	r1, r3, r2
   14448:	ldr	ip, [sp, #16]
   1444c:	ldr	r2, [sp, #20]
   14450:	eor	r4, ip, r2
   14454:	ldr	r7, [sp, #32]
   14458:	and	r1, r1, r7
   1445c:	ldr	r6, [sp, #8]
   14460:	and	r4, r4, r6
   14464:	eor	r1, r1, r3
   14468:	eor	r4, r4, ip
   1446c:	ldr	r6, [sp, #416]	; 0x1a0
   14470:	ldr	r9, [sp, #280]	; 0x118
   14474:	adds	ip, r6, r9
   14478:	ldr	r6, [sp, #420]	; 0x1a4
   1447c:	ldr	r9, [sp, #284]	; 0x11c
   14480:	adc	r6, r6, r9
   14484:	ldr	r9, [sp, #36]	; 0x24
   14488:	adds	ip, ip, r9
   1448c:	ldr	sl, [sp, #24]
   14490:	adc	r6, r6, sl
   14494:	adds	ip, r1, ip
   14498:	adc	r6, r4, r6
   1449c:	mov	r3, r7
   144a0:	lsr	r7, r7, #14
   144a4:	ldr	r1, [sp, #8]
   144a8:	orr	sl, r7, r1, lsl #18
   144ac:	lsr	r4, r1, #14
   144b0:	orr	r9, r4, r3, lsl #18
   144b4:	lsr	r7, r3, #18
   144b8:	mov	r4, r1
   144bc:	orr	r1, r7, r1, lsl #14
   144c0:	lsr	r4, r4, #18
   144c4:	orr	r4, r4, r3, lsl #14
   144c8:	eor	r7, sl, r1
   144cc:	eor	r4, r4, r9
   144d0:	ldr	r9, [sp, #8]
   144d4:	lsl	r9, r9, #23
   144d8:	orr	r9, r9, r3, lsr #9
   144dc:	lsl	r1, r3, #23
   144e0:	ldr	sl, [sp, #8]
   144e4:	orr	r1, r1, sl, lsr #9
   144e8:	eor	r1, r1, r7
   144ec:	eor	r4, r4, r9
   144f0:	adds	r1, ip, r1
   144f4:	adc	r4, r6, r4
   144f8:	ldr	sl, [sp, #40]	; 0x28
   144fc:	adds	r6, sl, r1
   14500:	str	r6, [sp, #48]	; 0x30
   14504:	adc	r9, r5, r4
   14508:	str	r9, [sp, #24]
   1450c:	lsr	r3, fp, #28
   14510:	ldr	r7, [sp, #44]	; 0x2c
   14514:	orr	r6, r3, r7, lsl #4
   14518:	lsr	ip, r7, #28
   1451c:	orr	r5, ip, fp, lsl #4
   14520:	lsl	ip, r7, #30
   14524:	orr	ip, ip, fp, lsr #2
   14528:	lsl	r3, fp, #30
   1452c:	orr	r3, r3, r7, lsr #2
   14530:	eor	r3, r3, r6
   14534:	eor	ip, ip, r5
   14538:	lsl	r5, r7, #25
   1453c:	orr	r5, r5, fp, lsr #7
   14540:	lsl	r6, fp, #25
   14544:	orr	r6, r6, r7, lsr #7
   14548:	eor	r3, r3, r6
   1454c:	eor	ip, ip, r5
   14550:	ldr	r9, [sp, #28]
   14554:	orr	r5, r9, fp
   14558:	orr	r6, lr, r7
   1455c:	and	r5, r5, r0
   14560:	and	r6, r6, r8
   14564:	and	r9, r9, fp
   14568:	and	r7, lr, r7
   1456c:	orr	r5, r5, r9
   14570:	orr	r6, r6, r7
   14574:	adds	r5, r3, r5
   14578:	adc	r6, ip, r6
   1457c:	adds	r9, r5, r1
   14580:	adc	sl, r6, r4
   14584:	ldr	r1, [sp, #4]
   14588:	ldr	r4, [sp, #32]
   1458c:	eor	r3, r1, r4
   14590:	ldr	r4, [sp, #8]
   14594:	eor	ip, r2, r4
   14598:	ldr	r6, [sp, #48]	; 0x30
   1459c:	and	r3, r3, r6
   145a0:	ldr	r7, [sp, #24]
   145a4:	and	ip, ip, r7
   145a8:	eor	r3, r3, r1
   145ac:	eor	ip, ip, r2
   145b0:	ldr	r1, [sp, #424]	; 0x1a8
   145b4:	ldr	r4, [sp, #288]	; 0x120
   145b8:	adds	r1, r1, r4
   145bc:	ldr	r4, [sp, #428]	; 0x1ac
   145c0:	ldr	r5, [sp, #292]	; 0x124
   145c4:	adc	r4, r4, r5
   145c8:	ldr	r5, [sp, #52]	; 0x34
   145cc:	adds	r1, r1, r5
   145d0:	ldr	r5, [sp, #16]
   145d4:	adc	r4, r4, r5
   145d8:	adds	r3, r3, r1
   145dc:	adc	r5, ip, r4
   145e0:	lsr	r1, r6, #14
   145e4:	orr	r4, r1, r7, lsl #18
   145e8:	mov	r2, r7
   145ec:	lsr	ip, r7, #14
   145f0:	mov	r7, r6
   145f4:	orr	r6, ip, r6, lsl #18
   145f8:	lsr	r1, r7, #18
   145fc:	orr	r1, r1, r2, lsl #14
   14600:	lsr	ip, r2, #18
   14604:	orr	ip, ip, r7, lsl #14
   14608:	eor	r1, r1, r4
   1460c:	eor	ip, ip, r6
   14610:	lsl	r6, r2, #23
   14614:	orr	r6, r6, r7, lsr #9
   14618:	mov	r2, r7
   1461c:	lsl	r4, r7, #23
   14620:	ldr	r7, [sp, #24]
   14624:	orr	r4, r4, r7, lsr #9
   14628:	eor	r1, r1, r4
   1462c:	eor	ip, ip, r6
   14630:	adds	r1, r3, r1
   14634:	adc	ip, r5, ip
   14638:	adds	r5, r0, r1
   1463c:	str	r5, [sp, #36]	; 0x24
   14640:	adc	r0, r8, ip
   14644:	str	r0, [sp, #12]
   14648:	lsr	r3, r9, #28
   1464c:	orr	r5, r3, sl, lsl #4
   14650:	lsr	r0, sl, #28
   14654:	orr	r4, r0, r9, lsl #4
   14658:	lsl	r0, sl, #30
   1465c:	orr	r0, r0, r9, lsr #2
   14660:	lsl	r3, r9, #30
   14664:	orr	r3, r3, sl, lsr #2
   14668:	eor	r3, r3, r5
   1466c:	eor	r0, r0, r4
   14670:	lsl	r4, sl, #25
   14674:	orr	r4, r4, r9, lsr #7
   14678:	lsl	r5, r9, #25
   1467c:	orr	r5, r5, sl, lsr #7
   14680:	eor	r3, r3, r5
   14684:	eor	r0, r0, r4
   14688:	orr	r4, fp, r9
   1468c:	ldr	r6, [sp, #44]	; 0x2c
   14690:	orr	r5, r6, sl
   14694:	ldr	r7, [sp, #28]
   14698:	and	r4, r4, r7
   1469c:	and	r5, r5, lr
   146a0:	and	r7, fp, r9
   146a4:	and	r6, r6, sl
   146a8:	orr	r4, r4, r7
   146ac:	orr	r5, r5, r6
   146b0:	adds	r4, r3, r4
   146b4:	adc	r5, r0, r5
   146b8:	adds	r7, r4, r1
   146bc:	adc	r8, r5, ip
   146c0:	ldr	r3, [sp, #32]
   146c4:	eor	r1, r3, r2
   146c8:	ldr	ip, [sp, #8]
   146cc:	ldr	r0, [sp, #24]
   146d0:	eor	r0, ip, r0
   146d4:	ldr	r5, [sp, #36]	; 0x24
   146d8:	and	r1, r1, r5
   146dc:	ldr	r6, [sp, #12]
   146e0:	and	r0, r0, r6
   146e4:	eor	r1, r1, r3
   146e8:	eor	r0, r0, ip
   146ec:	ldr	r4, [sp, #432]	; 0x1b0
   146f0:	ldr	r3, [sp, #296]	; 0x128
   146f4:	adds	r3, r4, r3
   146f8:	ldr	r4, [sp, #436]	; 0x1b4
   146fc:	ldr	ip, [sp, #300]	; 0x12c
   14700:	adc	ip, r4, ip
   14704:	ldr	r2, [sp, #4]
   14708:	adds	r3, r3, r2
   1470c:	ldr	r2, [sp, #20]
   14710:	adc	ip, ip, r2
   14714:	adds	r1, r1, r3
   14718:	adc	ip, r0, ip
   1471c:	lsr	r4, r5, #14
   14720:	mov	r3, r6
   14724:	orr	r6, r4, r6, lsl #18
   14728:	lsr	r0, r3, #14
   1472c:	mov	r2, r5
   14730:	orr	r5, r0, r5, lsl #18
   14734:	lsr	r4, r2, #18
   14738:	mov	r0, r3
   1473c:	orr	r3, r4, r3, lsl #14
   14740:	lsr	r0, r0, #18
   14744:	orr	r0, r0, r2, lsl #14
   14748:	eor	r4, r6, r3
   1474c:	eor	r0, r0, r5
   14750:	ldr	r6, [sp, #12]
   14754:	lsl	r5, r6, #23
   14758:	orr	r5, r5, r2, lsr #9
   1475c:	lsl	r3, r2, #23
   14760:	orr	r3, r3, r6, lsr #9
   14764:	eor	r3, r3, r4
   14768:	eor	r0, r0, r5
   1476c:	adds	r1, r1, r3
   14770:	adc	r0, ip, r0
   14774:	ldr	r3, [sp, #28]
   14778:	adds	r4, r3, r1
   1477c:	str	r4, [sp, #28]
   14780:	adc	r5, lr, r0
   14784:	str	r5, [sp, #4]
   14788:	lsr	r3, r7, #28
   1478c:	orr	lr, r3, r8, lsl #4
   14790:	lsr	r2, r8, #28
   14794:	orr	ip, r2, r7, lsl #4
   14798:	lsl	r2, r8, #30
   1479c:	orr	r2, r2, r7, lsr #2
   147a0:	lsl	r3, r7, #30
   147a4:	orr	r3, r3, r8, lsr #2
   147a8:	eor	r3, r3, lr
   147ac:	eor	r2, r2, ip
   147b0:	lsl	ip, r8, #25
   147b4:	orr	ip, ip, r7, lsr #7
   147b8:	lsl	lr, r7, #25
   147bc:	orr	lr, lr, r8, lsr #7
   147c0:	eor	r3, r3, lr
   147c4:	eor	r2, r2, ip
   147c8:	orr	ip, r9, r7
   147cc:	orr	lr, sl, r8
   147d0:	and	ip, ip, fp
   147d4:	ldr	r6, [sp, #44]	; 0x2c
   147d8:	and	lr, lr, r6
   147dc:	and	r5, r9, r7
   147e0:	and	r4, sl, r8
   147e4:	orr	ip, ip, r5
   147e8:	orr	lr, lr, r4
   147ec:	adds	ip, r3, ip
   147f0:	adc	lr, r2, lr
   147f4:	adds	r5, ip, r1
   147f8:	adc	r4, lr, r0
   147fc:	str	r4, [sp, #40]	; 0x28
   14800:	ldr	r0, [sp, #424]	; 0x1a8
   14804:	lsr	r0, r0, #19
   14808:	ldr	lr, [sp, #428]	; 0x1ac
   1480c:	orr	r0, r0, lr, lsl #13
   14810:	lsr	r1, lr, #19
   14814:	ldr	lr, [sp, #424]	; 0x1a8
   14818:	orr	r1, r1, lr, lsl #13
   1481c:	ldr	lr, [sp, #428]	; 0x1ac
   14820:	lsl	r2, lr, #3
   14824:	ldr	lr, [sp, #424]	; 0x1a8
   14828:	orr	r2, r2, lr, lsr #29
   1482c:	lsl	r3, lr, #3
   14830:	ldr	lr, [sp, #428]	; 0x1ac
   14834:	orr	r3, r3, lr, lsr #29
   14838:	eor	r3, r3, r0
   1483c:	eor	r2, r2, r1
   14840:	ldr	r0, [sp, #424]	; 0x1a8
   14844:	lsr	r1, r0, #6
   14848:	orr	r1, r1, lr, lsl #26
   1484c:	eor	r3, r3, r1
   14850:	eor	r2, r2, lr, lsr #6
   14854:	ldr	r0, [sp, #312]	; 0x138
   14858:	ldr	lr, [sp, #384]	; 0x180
   1485c:	adds	r0, r0, lr
   14860:	ldr	lr, [sp, #316]	; 0x13c
   14864:	ldr	ip, [sp, #388]	; 0x184
   14868:	adc	r1, lr, ip
   1486c:	adds	r3, r3, r0
   14870:	adc	r2, r2, r1
   14874:	ldr	r0, [sp, #320]	; 0x140
   14878:	lsr	lr, r0, #1
   1487c:	ldr	r0, [sp, #324]	; 0x144
   14880:	orr	lr, lr, r0, lsl #31
   14884:	lsr	r1, r0, #1
   14888:	ldr	r0, [sp, #320]	; 0x140
   1488c:	orr	r1, r1, r0, lsl #31
   14890:	lsr	r0, r0, #8
   14894:	ldr	ip, [sp, #324]	; 0x144
   14898:	orr	r0, r0, ip, lsl #24
   1489c:	lsr	ip, ip, #8
   148a0:	ldr	r4, [sp, #320]	; 0x140
   148a4:	orr	ip, ip, r4, lsl #24
   148a8:	eor	r0, r0, lr
   148ac:	eor	r1, r1, ip
   148b0:	lsr	lr, r4, #7
   148b4:	ldr	ip, [sp, #324]	; 0x144
   148b8:	orr	lr, lr, ip, lsl #25
   148bc:	eor	r0, r0, lr
   148c0:	eor	r1, r1, ip, lsr #7
   148c4:	adds	r0, r3, r0
   148c8:	adc	r2, r2, r1
   148cc:	ldr	lr, [sp, #48]	; 0x30
   148d0:	ldr	r3, [sp, #36]	; 0x24
   148d4:	eor	r3, lr, r3
   148d8:	ldr	r1, [sp, #24]
   148dc:	ldr	ip, [sp, #12]
   148e0:	eor	ip, r1, ip
   148e4:	ldr	r4, [sp, #28]
   148e8:	and	r3, r3, r4
   148ec:	ldr	r6, [sp, #4]
   148f0:	and	ip, ip, r6
   148f4:	eor	r3, r3, lr
   148f8:	eor	ip, ip, r1
   148fc:	str	r0, [sp, #56]	; 0x38
   14900:	ldr	lr, [sp, #304]	; 0x130
   14904:	adds	r6, r0, lr
   14908:	str	r2, [sp, #60]	; 0x3c
   1490c:	ldr	r0, [sp, #308]	; 0x134
   14910:	adc	r0, r2, r0
   14914:	ldr	r1, [sp, #32]
   14918:	adds	r6, r6, r1
   1491c:	ldr	r1, [sp, #8]
   14920:	adc	r0, r0, r1
   14924:	adds	r3, r3, r6
   14928:	adc	r0, ip, r0
   1492c:	mov	r6, r4
   14930:	lsr	lr, r4, #14
   14934:	ldr	r2, [sp, #4]
   14938:	orr	r4, lr, r2, lsl #18
   1493c:	lsr	r1, r2, #14
   14940:	orr	ip, r1, r6, lsl #18
   14944:	lsr	lr, r6, #18
   14948:	mov	r1, r2
   1494c:	orr	r2, lr, r2, lsl #14
   14950:	lsr	r1, r1, #18
   14954:	orr	r1, r1, r6, lsl #14
   14958:	eor	lr, r4, r2
   1495c:	eor	r1, r1, ip
   14960:	ldr	ip, [sp, #4]
   14964:	lsl	ip, ip, #23
   14968:	orr	ip, ip, r6, lsr #9
   1496c:	lsl	r2, r6, #23
   14970:	ldr	r6, [sp, #4]
   14974:	orr	r2, r2, r6, lsr #9
   14978:	eor	r2, r2, lr
   1497c:	eor	ip, ip, r1
   14980:	adds	r3, r3, r2
   14984:	adc	ip, r0, ip
   14988:	adds	fp, fp, r3
   1498c:	ldr	r6, [sp, #44]	; 0x2c
   14990:	adc	r6, r6, ip
   14994:	str	r6, [sp, #8]
   14998:	lsr	r0, r5, #28
   1499c:	ldr	r4, [sp, #40]	; 0x28
   149a0:	orr	lr, r0, r4, lsl #4
   149a4:	lsr	r1, r4, #28
   149a8:	orr	r1, r1, r5, lsl #4
   149ac:	lsl	r2, r4, #30
   149b0:	orr	r2, r2, r5, lsr #2
   149b4:	lsl	r0, r5, #30
   149b8:	orr	r0, r0, r4, lsr #2
   149bc:	eor	r0, r0, lr
   149c0:	eor	r1, r1, r2
   149c4:	lsl	r2, r4, #25
   149c8:	orr	r2, r2, r5, lsr #7
   149cc:	lsl	lr, r5, #25
   149d0:	orr	lr, lr, r4, lsr #7
   149d4:	eor	r0, r0, lr
   149d8:	eor	r1, r1, r2
   149dc:	orr	r2, r7, r5
   149e0:	orr	lr, r8, r4
   149e4:	and	r2, r2, r9
   149e8:	and	lr, lr, sl
   149ec:	str	r5, [sp, #52]	; 0x34
   149f0:	and	r5, r7, r5
   149f4:	and	r4, r8, r4
   149f8:	orr	r2, r2, r5
   149fc:	orr	lr, lr, r4
   14a00:	adds	r2, r0, r2
   14a04:	adc	lr, r1, lr
   14a08:	adds	r4, r2, r3
   14a0c:	adc	r6, lr, ip
   14a10:	ldr	ip, [sp, #432]	; 0x1b0
   14a14:	lsr	r0, ip, #19
   14a18:	ldr	ip, [sp, #436]	; 0x1b4
   14a1c:	orr	r0, r0, ip, lsl #13
   14a20:	lsr	r1, ip, #19
   14a24:	ldr	ip, [sp, #432]	; 0x1b0
   14a28:	orr	r1, r1, ip, lsl #13
   14a2c:	ldr	ip, [sp, #436]	; 0x1b4
   14a30:	lsl	r2, ip, #3
   14a34:	ldr	ip, [sp, #432]	; 0x1b0
   14a38:	orr	r2, r2, ip, lsr #29
   14a3c:	lsl	r3, ip, #3
   14a40:	ldr	ip, [sp, #436]	; 0x1b4
   14a44:	orr	r3, r3, ip, lsr #29
   14a48:	eor	r3, r3, r0
   14a4c:	eor	r2, r2, r1
   14a50:	ldr	ip, [sp, #432]	; 0x1b0
   14a54:	lsr	r0, ip, #6
   14a58:	ldr	ip, [sp, #436]	; 0x1b4
   14a5c:	orr	r0, r0, ip, lsl #26
   14a60:	eor	r0, r0, r3
   14a64:	eor	r2, r2, ip, lsr #6
   14a68:	ldr	ip, [sp, #320]	; 0x140
   14a6c:	ldr	r3, [sp, #392]	; 0x188
   14a70:	adds	r3, ip, r3
   14a74:	ldr	ip, [sp, #324]	; 0x144
   14a78:	ldr	r5, [sp, #396]	; 0x18c
   14a7c:	adc	r1, ip, r5
   14a80:	adds	r3, r0, r3
   14a84:	adc	r2, r2, r1
   14a88:	ldr	ip, [sp, #328]	; 0x148
   14a8c:	lsr	lr, ip, #1
   14a90:	ldr	ip, [sp, #332]	; 0x14c
   14a94:	orr	lr, lr, ip, lsl #31
   14a98:	lsr	r1, ip, #1
   14a9c:	ldr	ip, [sp, #328]	; 0x148
   14aa0:	orr	r1, r1, ip, lsl #31
   14aa4:	lsr	r0, ip, #8
   14aa8:	ldr	ip, [sp, #332]	; 0x14c
   14aac:	orr	r0, r0, ip, lsl #24
   14ab0:	lsr	ip, ip, #8
   14ab4:	ldr	r5, [sp, #328]	; 0x148
   14ab8:	orr	ip, ip, r5, lsl #24
   14abc:	eor	r0, r0, lr
   14ac0:	eor	r1, r1, ip
   14ac4:	lsr	lr, r5, #7
   14ac8:	ldr	ip, [sp, #332]	; 0x14c
   14acc:	orr	lr, lr, ip, lsl #25
   14ad0:	eor	r0, r0, lr
   14ad4:	eor	r1, r1, ip, lsr #7
   14ad8:	adds	r5, r3, r0
   14adc:	adc	r0, r2, r1
   14ae0:	ldr	r3, [sp, #36]	; 0x24
   14ae4:	ldr	ip, [sp, #28]
   14ae8:	eor	r1, r3, ip
   14aec:	ldr	r2, [sp, #12]
   14af0:	mov	ip, r2
   14af4:	ldr	lr, [sp, #4]
   14af8:	eor	ip, ip, lr
   14afc:	and	r1, r1, fp
   14b00:	ldr	lr, [sp, #8]
   14b04:	and	ip, ip, lr
   14b08:	eor	r1, r1, r3
   14b0c:	eor	ip, ip, r2
   14b10:	movw	lr, #9699	; 0x25e3
   14b14:	movt	lr, #14415	; 0x384f
   14b18:	movw	r3, #18310	; 0x4786
   14b1c:	movt	r3, #61374	; 0xefbe
   14b20:	str	r5, [sp, #64]	; 0x40
   14b24:	adds	lr, r5, lr
   14b28:	str	r0, [sp, #68]	; 0x44
   14b2c:	adc	r3, r0, r3
   14b30:	ldr	r2, [sp, #48]	; 0x30
   14b34:	adds	r0, lr, r2
   14b38:	ldr	lr, [sp, #24]
   14b3c:	adc	r5, r3, lr
   14b40:	adds	r0, r1, r0
   14b44:	adc	r5, ip, r5
   14b48:	lsr	r1, fp, #14
   14b4c:	ldr	lr, [sp, #8]
   14b50:	orr	r1, r1, lr, lsl #18
   14b54:	lsr	r2, lr, #14
   14b58:	orr	ip, r2, fp, lsl #18
   14b5c:	lsr	r3, fp, #18
   14b60:	orr	r3, r3, lr, lsl #14
   14b64:	lsr	r2, lr, #18
   14b68:	orr	r2, r2, fp, lsl #14
   14b6c:	eor	r1, r1, r3
   14b70:	eor	r2, r2, ip
   14b74:	lsl	ip, lr, #23
   14b78:	orr	ip, ip, fp, lsr #9
   14b7c:	lsl	r3, fp, #23
   14b80:	orr	r3, r3, lr, lsr #9
   14b84:	eor	r3, r3, r1
   14b88:	eor	r2, r2, ip
   14b8c:	adds	r1, r0, r3
   14b90:	adc	ip, r5, r2
   14b94:	adds	r9, r9, r1
   14b98:	str	r9, [sp, #16]
   14b9c:	adc	r9, sl, ip
   14ba0:	str	r9, [sp, #24]
   14ba4:	lsr	r0, r4, #28
   14ba8:	orr	lr, r0, r6, lsl #4
   14bac:	lsr	r2, r6, #28
   14bb0:	orr	r2, r2, r4, lsl #4
   14bb4:	lsl	r3, r6, #30
   14bb8:	orr	r3, r3, r4, lsr #2
   14bbc:	lsl	r0, r4, #30
   14bc0:	orr	r0, r0, r6, lsr #2
   14bc4:	eor	r0, r0, lr
   14bc8:	eor	r2, r2, r3
   14bcc:	lsl	r3, r6, #25
   14bd0:	orr	r3, r3, r4, lsr #7
   14bd4:	lsl	lr, r4, #25
   14bd8:	orr	lr, lr, r6, lsr #7
   14bdc:	eor	r0, r0, lr
   14be0:	eor	r2, r2, r3
   14be4:	ldr	r9, [sp, #52]	; 0x34
   14be8:	orr	r3, r9, r4
   14bec:	ldr	sl, [sp, #40]	; 0x28
   14bf0:	orr	lr, sl, r6
   14bf4:	and	r3, r3, r7
   14bf8:	and	lr, lr, r8
   14bfc:	and	r9, r9, r4
   14c00:	and	r5, sl, r6
   14c04:	orr	r3, r3, r9
   14c08:	orr	lr, lr, r5
   14c0c:	adds	r3, r0, r3
   14c10:	adc	r2, r2, lr
   14c14:	adds	r3, r3, r1
   14c18:	adc	sl, r2, ip
   14c1c:	str	sl, [sp, #32]
   14c20:	ldr	ip, [sp, #336]	; 0x150
   14c24:	lsr	lr, ip, #1
   14c28:	ldr	ip, [sp, #340]	; 0x154
   14c2c:	orr	lr, lr, ip, lsl #31
   14c30:	lsr	ip, ip, #1
   14c34:	ldr	r1, [sp, #336]	; 0x150
   14c38:	orr	ip, ip, r1, lsl #31
   14c3c:	lsr	r1, r1, #8
   14c40:	ldr	r5, [sp, #340]	; 0x154
   14c44:	orr	r1, r1, r5, lsl #24
   14c48:	lsr	r0, r5, #8
   14c4c:	ldr	r5, [sp, #336]	; 0x150
   14c50:	orr	r0, r0, r5, lsl #24
   14c54:	eor	r1, r1, lr
   14c58:	eor	r0, r0, ip
   14c5c:	lsr	lr, r5, #7
   14c60:	ldr	ip, [sp, #340]	; 0x154
   14c64:	orr	lr, lr, ip, lsl #25
   14c68:	eor	lr, lr, r1
   14c6c:	eor	r0, r0, ip, lsr #7
   14c70:	ldr	ip, [sp, #328]	; 0x148
   14c74:	ldr	r1, [sp, #400]	; 0x190
   14c78:	adds	r1, ip, r1
   14c7c:	ldr	ip, [sp, #332]	; 0x14c
   14c80:	ldr	r5, [sp, #404]	; 0x194
   14c84:	adc	ip, ip, r5
   14c88:	adds	r1, lr, r1
   14c8c:	adc	r0, r0, ip
   14c90:	ldr	r2, [sp, #56]	; 0x38
   14c94:	lsr	r9, r2, #19
   14c98:	ldr	sl, [sp, #60]	; 0x3c
   14c9c:	orr	r9, r9, sl, lsl #13
   14ca0:	lsr	ip, sl, #19
   14ca4:	orr	ip, ip, r2, lsl #13
   14ca8:	lsl	r5, sl, #3
   14cac:	orr	r5, r5, r2, lsr #29
   14cb0:	lsl	lr, r2, #3
   14cb4:	orr	lr, lr, sl, lsr #29
   14cb8:	eor	lr, lr, r9
   14cbc:	eor	ip, ip, r5
   14cc0:	lsr	r9, r2, #6
   14cc4:	orr	r9, r9, sl, lsl #26
   14cc8:	eor	lr, lr, r9
   14ccc:	eor	ip, ip, sl, lsr #6
   14cd0:	adds	r9, r1, lr
   14cd4:	adc	lr, r0, ip
   14cd8:	ldr	r1, [sp, #28]
   14cdc:	eor	ip, r1, fp
   14ce0:	ldr	r0, [sp, #4]
   14ce4:	ldr	r5, [sp, #8]
   14ce8:	eor	r5, r0, r5
   14cec:	ldr	sl, [sp, #16]
   14cf0:	and	ip, ip, sl
   14cf4:	ldr	r2, [sp, #24]
   14cf8:	and	r5, r5, r2
   14cfc:	eor	ip, ip, r1
   14d00:	eor	r5, r5, r0
   14d04:	movw	sl, #54709	; 0xd5b5
   14d08:	movt	sl, #35724	; 0x8b8c
   14d0c:	movw	r1, #40390	; 0x9dc6
   14d10:	movt	r1, #4033	; 0xfc1
   14d14:	str	r9, [sp, #20]
   14d18:	adds	sl, r9, sl
   14d1c:	str	lr, [sp, #72]	; 0x48
   14d20:	adc	r1, lr, r1
   14d24:	ldr	r0, [sp, #36]	; 0x24
   14d28:	adds	r0, sl, r0
   14d2c:	ldr	lr, [sp, #12]
   14d30:	adc	r1, r1, lr
   14d34:	adds	lr, ip, r0
   14d38:	adc	r9, r5, r1
   14d3c:	ldr	sl, [sp, #16]
   14d40:	lsr	ip, sl, #14
   14d44:	orr	ip, ip, r2, lsl #18
   14d48:	lsr	r0, r2, #14
   14d4c:	orr	r5, r0, sl, lsl #18
   14d50:	lsr	r1, sl, #18
   14d54:	orr	r1, r1, r2, lsl #14
   14d58:	lsr	r0, r2, #18
   14d5c:	orr	r0, r0, sl, lsl #14
   14d60:	eor	ip, ip, r1
   14d64:	eor	r0, r0, r5
   14d68:	lsl	r5, r2, #23
   14d6c:	orr	r5, r5, sl, lsr #9
   14d70:	lsl	r1, sl, #23
   14d74:	orr	r1, r1, r2, lsr #9
   14d78:	eor	r1, r1, ip
   14d7c:	eor	r0, r0, r5
   14d80:	adds	ip, lr, r1
   14d84:	adc	r5, r9, r0
   14d88:	adds	r7, r7, ip
   14d8c:	str	r7, [sp, #12]
   14d90:	adc	r8, r8, r5
   14d94:	str	r8, [sp, #36]	; 0x24
   14d98:	lsr	lr, r3, #28
   14d9c:	ldr	sl, [sp, #32]
   14da0:	orr	r7, lr, sl, lsl #4
   14da4:	lsr	r0, sl, #28
   14da8:	orr	r0, r0, r3, lsl #4
   14dac:	lsl	r1, sl, #30
   14db0:	orr	r1, r1, r3, lsr #2
   14db4:	lsl	lr, r3, #30
   14db8:	orr	lr, lr, sl, lsr #2
   14dbc:	eor	lr, lr, r7
   14dc0:	eor	r0, r0, r1
   14dc4:	lsl	r1, sl, #25
   14dc8:	orr	r1, r1, r3, lsr #7
   14dcc:	lsl	r7, r3, #25
   14dd0:	orr	r7, r7, sl, lsr #7
   14dd4:	eor	lr, lr, r7
   14dd8:	eor	r0, r0, r1
   14ddc:	orr	r1, r4, r3
   14de0:	orr	r7, r6, sl
   14de4:	ldr	r8, [sp, #52]	; 0x34
   14de8:	and	r1, r1, r8
   14dec:	ldr	r8, [sp, #40]	; 0x28
   14df0:	and	r7, r7, r8
   14df4:	and	r9, r4, r3
   14df8:	and	r8, r6, sl
   14dfc:	orr	r1, r1, r9
   14e00:	orr	r7, r7, r8
   14e04:	adds	r1, lr, r1
   14e08:	adc	r0, r0, r7
   14e0c:	adds	r1, r1, ip
   14e10:	adc	r0, r0, r5
   14e14:	str	r0, [sp, #44]	; 0x2c
   14e18:	ldr	r2, [sp, #344]	; 0x158
   14e1c:	lsr	r7, r2, #1
   14e20:	ldr	r2, [sp, #348]	; 0x15c
   14e24:	orr	r7, r7, r2, lsl #31
   14e28:	lsr	r5, r2, #1
   14e2c:	ldr	r2, [sp, #344]	; 0x158
   14e30:	orr	r5, r5, r2, lsl #31
   14e34:	lsr	ip, r2, #8
   14e38:	ldr	r2, [sp, #348]	; 0x15c
   14e3c:	orr	ip, ip, r2, lsl #24
   14e40:	lsr	lr, r2, #8
   14e44:	ldr	r2, [sp, #344]	; 0x158
   14e48:	orr	lr, lr, r2, lsl #24
   14e4c:	eor	ip, ip, r7
   14e50:	eor	lr, lr, r5
   14e54:	lsr	r7, r2, #7
   14e58:	ldr	r2, [sp, #348]	; 0x15c
   14e5c:	orr	r7, r7, r2, lsl #25
   14e60:	eor	r7, r7, ip
   14e64:	eor	lr, lr, r2, lsr #7
   14e68:	ldr	r2, [sp, #336]	; 0x150
   14e6c:	ldr	ip, [sp, #408]	; 0x198
   14e70:	adds	ip, r2, ip
   14e74:	ldr	r2, [sp, #340]	; 0x154
   14e78:	ldr	r0, [sp, #412]	; 0x19c
   14e7c:	adc	r5, r2, r0
   14e80:	adds	ip, r7, ip
   14e84:	adc	lr, lr, r5
   14e88:	ldr	r2, [sp, #64]	; 0x40
   14e8c:	lsr	r9, r2, #19
   14e90:	ldr	sl, [sp, #68]	; 0x44
   14e94:	orr	r9, r9, sl, lsl #13
   14e98:	lsr	r5, sl, #19
   14e9c:	orr	r5, r5, r2, lsl #13
   14ea0:	lsl	r8, sl, #3
   14ea4:	orr	r8, r8, r2, lsr #29
   14ea8:	lsl	r7, r2, #3
   14eac:	orr	r7, r7, sl, lsr #29
   14eb0:	eor	r7, r7, r9
   14eb4:	eor	r5, r5, r8
   14eb8:	lsr	r9, r2, #6
   14ebc:	orr	r9, r9, sl, lsl #26
   14ec0:	eor	r7, r7, r9
   14ec4:	eor	r5, r5, sl, lsr #6
   14ec8:	adds	ip, ip, r7
   14ecc:	mov	r9, ip
   14ed0:	adc	r7, lr, r5
   14ed4:	ldr	r5, [sp, #16]
   14ed8:	eor	r5, fp, r5
   14edc:	ldr	ip, [sp, #8]
   14ee0:	ldr	lr, [sp, #24]
   14ee4:	eor	r8, ip, lr
   14ee8:	ldr	r0, [sp, #12]
   14eec:	and	r5, r5, r0
   14ef0:	ldr	r2, [sp, #36]	; 0x24
   14ef4:	and	r8, r8, r2
   14ef8:	eor	r5, r5, fp
   14efc:	eor	r8, r8, ip
   14f00:	movw	sl, #40037	; 0x9c65
   14f04:	movt	sl, #30636	; 0x77ac
   14f08:	movw	ip, #41420	; 0xa1cc
   14f0c:	movt	ip, #9228	; 0x240c
   14f10:	str	r9, [sp, #76]	; 0x4c
   14f14:	adds	sl, r9, sl
   14f18:	str	r7, [sp, #80]	; 0x50
   14f1c:	adc	ip, r7, ip
   14f20:	ldr	r7, [sp, #28]
   14f24:	adds	r7, sl, r7
   14f28:	ldr	lr, [sp, #4]
   14f2c:	adc	ip, ip, lr
   14f30:	adds	r7, r5, r7
   14f34:	adc	r9, r8, ip
   14f38:	lsr	r5, r0, #14
   14f3c:	orr	r5, r5, r2, lsl #18
   14f40:	lsr	lr, r2, #14
   14f44:	orr	r8, lr, r0, lsl #18
   14f48:	lsr	ip, r0, #18
   14f4c:	orr	ip, ip, r2, lsl #14
   14f50:	lsr	lr, r2, #18
   14f54:	orr	lr, lr, r0, lsl #14
   14f58:	eor	r5, r5, ip
   14f5c:	eor	lr, lr, r8
   14f60:	lsl	r8, r2, #23
   14f64:	orr	r8, r8, r0, lsr #9
   14f68:	lsl	ip, r0, #23
   14f6c:	orr	ip, ip, r2, lsr #9
   14f70:	eor	ip, ip, r5
   14f74:	eor	lr, lr, r8
   14f78:	adds	r5, r7, ip
   14f7c:	adc	r8, r9, lr
   14f80:	ldr	ip, [sp, #52]	; 0x34
   14f84:	adds	r0, ip, r5
   14f88:	str	r0, [sp, #108]	; 0x6c
   14f8c:	ldr	ip, [sp, #40]	; 0x28
   14f90:	adc	r0, ip, r8
   14f94:	str	r0, [sp, #4]
   14f98:	lsr	r7, r1, #28
   14f9c:	ldr	r0, [sp, #44]	; 0x2c
   14fa0:	orr	r9, r7, r0, lsl #4
   14fa4:	lsr	lr, r0, #28
   14fa8:	orr	lr, lr, r1, lsl #4
   14fac:	lsl	ip, r0, #30
   14fb0:	orr	ip, ip, r1, lsr #2
   14fb4:	lsl	r7, r1, #30
   14fb8:	orr	r7, r7, r0, lsr #2
   14fbc:	eor	r7, r7, r9
   14fc0:	eor	lr, lr, ip
   14fc4:	lsl	ip, r0, #25
   14fc8:	orr	ip, ip, r1, lsr #7
   14fcc:	lsl	r9, r1, #25
   14fd0:	orr	r9, r9, r0, lsr #7
   14fd4:	eor	r7, r7, r9
   14fd8:	eor	lr, lr, ip
   14fdc:	orr	ip, r3, r1
   14fe0:	ldr	sl, [sp, #32]
   14fe4:	orr	r9, sl, r0
   14fe8:	and	ip, ip, r4
   14fec:	and	r9, r9, r6
   14ff0:	and	r2, r3, r1
   14ff4:	and	sl, sl, r0
   14ff8:	orr	ip, ip, r2
   14ffc:	orr	r9, r9, sl
   15000:	adds	ip, r7, ip
   15004:	adc	lr, lr, r9
   15008:	adds	ip, ip, r5
   1500c:	adc	r2, lr, r8
   15010:	str	r2, [sp, #40]	; 0x28
   15014:	ldr	r2, [sp, #352]	; 0x160
   15018:	lsr	r9, r2, #1
   1501c:	ldr	r2, [sp, #356]	; 0x164
   15020:	orr	r9, r9, r2, lsl #31
   15024:	lsr	r8, r2, #1
   15028:	ldr	r2, [sp, #352]	; 0x160
   1502c:	orr	r8, r8, r2, lsl #31
   15030:	lsr	r5, r2, #8
   15034:	ldr	r2, [sp, #356]	; 0x164
   15038:	orr	r5, r5, r2, lsl #24
   1503c:	lsr	r7, r2, #8
   15040:	ldr	r2, [sp, #352]	; 0x160
   15044:	orr	r7, r7, r2, lsl #24
   15048:	eor	r5, r5, r9
   1504c:	eor	r7, r7, r8
   15050:	lsr	r9, r2, #7
   15054:	ldr	r2, [sp, #356]	; 0x164
   15058:	orr	r9, r9, r2, lsl #25
   1505c:	eor	r9, r9, r5
   15060:	eor	r7, r7, r2, lsr #7
   15064:	ldr	r2, [sp, #344]	; 0x158
   15068:	ldr	r0, [sp, #416]	; 0x1a0
   1506c:	adds	r5, r2, r0
   15070:	ldr	r2, [sp, #348]	; 0x15c
   15074:	ldr	r0, [sp, #420]	; 0x1a4
   15078:	adc	r8, r2, r0
   1507c:	adds	r5, r9, r5
   15080:	adc	r7, r7, r8
   15084:	ldr	lr, [sp, #20]
   15088:	lsr	r8, lr, #19
   1508c:	ldr	r0, [sp, #72]	; 0x48
   15090:	orr	r2, r8, r0, lsl #13
   15094:	lsr	r8, r0, #19
   15098:	orr	r8, r8, lr, lsl #13
   1509c:	lsl	sl, r0, #3
   150a0:	orr	sl, sl, lr, lsr #29
   150a4:	lsl	r9, lr, #3
   150a8:	orr	r9, r9, r0, lsr #29
   150ac:	eor	r9, r9, r2
   150b0:	eor	r8, r8, sl
   150b4:	ldr	sl, [sp, #20]
   150b8:	lsr	sl, sl, #6
   150bc:	orr	sl, sl, r0, lsl #26
   150c0:	eor	r9, r9, sl
   150c4:	eor	r8, r8, r0, lsr #6
   150c8:	adds	r5, r5, r9
   150cc:	mov	lr, r5
   150d0:	adc	r9, r7, r8
   150d4:	ldr	r5, [sp, #16]
   150d8:	ldr	r7, [sp, #12]
   150dc:	eor	r7, r5, r7
   150e0:	ldr	sl, [sp, #24]
   150e4:	mov	r8, sl
   150e8:	ldr	r0, [sp, #36]	; 0x24
   150ec:	eor	r8, r8, r0
   150f0:	ldr	r0, [sp, #108]	; 0x6c
   150f4:	and	r7, r7, r0
   150f8:	ldr	r2, [sp, #4]
   150fc:	and	r8, r8, r2
   15100:	eor	r7, r7, r5
   15104:	eor	r8, r8, sl
   15108:	movw	sl, #629	; 0x275
   1510c:	movt	sl, #22827	; 0x592b
   15110:	movw	r5, #11375	; 0x2c6f
   15114:	movt	r5, #11753	; 0x2de9
   15118:	str	lr, [sp, #84]	; 0x54
   1511c:	adds	sl, lr, sl
   15120:	str	r9, [sp, #88]	; 0x58
   15124:	adc	r5, r9, r5
   15128:	adds	fp, sl, fp
   1512c:	ldr	sl, [sp, #8]
   15130:	adc	r5, r5, sl
   15134:	adds	fp, r7, fp
   15138:	adc	r9, r8, r5
   1513c:	lsr	sl, r0, #14
   15140:	orr	sl, sl, r2, lsl #18
   15144:	lsr	r5, r2, #14
   15148:	orr	r8, r5, r0, lsl #18
   1514c:	lsr	r7, r0, #18
   15150:	orr	r7, r7, r2, lsl #14
   15154:	lsr	r5, r2, #18
   15158:	orr	r5, r5, r0, lsl #14
   1515c:	eor	sl, sl, r7
   15160:	eor	r5, r5, r8
   15164:	lsl	r8, r2, #23
   15168:	orr	r8, r8, r0, lsr #9
   1516c:	lsl	r7, r0, #23
   15170:	orr	r7, r7, r2, lsr #9
   15174:	eor	r7, r7, sl
   15178:	eor	r5, r5, r8
   1517c:	adds	r7, fp, r7
   15180:	adc	r8, r9, r5
   15184:	adds	r4, r4, r7
   15188:	str	r4, [sp, #48]	; 0x30
   1518c:	adc	r6, r6, r8
   15190:	str	r6, [sp, #52]	; 0x34
   15194:	lsr	r6, ip, #28
   15198:	ldr	r2, [sp, #40]	; 0x28
   1519c:	orr	r9, r6, r2, lsl #4
   151a0:	lsr	r5, r2, #28
   151a4:	orr	r5, r5, ip, lsl #4
   151a8:	lsl	r4, r2, #30
   151ac:	orr	r4, r4, ip, lsr #2
   151b0:	lsl	r6, ip, #30
   151b4:	orr	r6, r6, r2, lsr #2
   151b8:	eor	r6, r6, r9
   151bc:	eor	r5, r5, r4
   151c0:	lsl	r4, r2, #25
   151c4:	orr	r4, r4, ip, lsr #7
   151c8:	lsl	r9, ip, #25
   151cc:	orr	r9, r9, r2, lsr #7
   151d0:	eor	r6, r6, r9
   151d4:	eor	r5, r5, r4
   151d8:	orr	r4, r1, ip
   151dc:	ldr	lr, [sp, #44]	; 0x2c
   151e0:	orr	r9, lr, r2
   151e4:	and	r4, r4, r3
   151e8:	ldr	sl, [sp, #32]
   151ec:	and	r9, r9, sl
   151f0:	and	fp, r1, ip
   151f4:	and	sl, lr, r2
   151f8:	orr	r4, r4, fp
   151fc:	orr	r9, r9, sl
   15200:	adds	r4, r6, r4
   15204:	adc	r5, r5, r9
   15208:	adds	r4, r4, r7
   1520c:	adc	r5, r5, r8
   15210:	ldr	r6, [sp, #360]	; 0x168
   15214:	lsr	r9, r6, #1
   15218:	ldr	r6, [sp, #364]	; 0x16c
   1521c:	orr	r9, r9, r6, lsl #31
   15220:	lsr	r8, r6, #1
   15224:	ldr	r6, [sp, #360]	; 0x168
   15228:	orr	r8, r8, r6, lsl #31
   1522c:	lsr	r6, r6, #8
   15230:	ldr	fp, [sp, #364]	; 0x16c
   15234:	orr	r6, r6, fp, lsl #24
   15238:	lsr	r7, fp, #8
   1523c:	ldr	fp, [sp, #360]	; 0x168
   15240:	orr	r7, r7, fp, lsl #24
   15244:	eor	r6, r6, r9
   15248:	eor	r7, r7, r8
   1524c:	lsr	r9, fp, #7
   15250:	ldr	fp, [sp, #364]	; 0x16c
   15254:	orr	r9, r9, fp, lsl #25
   15258:	eor	r9, r9, r6
   1525c:	eor	r7, r7, fp, lsr #7
   15260:	ldr	r6, [sp, #352]	; 0x160
   15264:	ldr	fp, [sp, #424]	; 0x1a8
   15268:	adds	r6, r6, fp
   1526c:	ldr	fp, [sp, #356]	; 0x164
   15270:	ldr	r2, [sp, #428]	; 0x1ac
   15274:	adc	r8, fp, r2
   15278:	adds	r6, r9, r6
   1527c:	adc	r7, r7, r8
   15280:	ldr	r2, [sp, #76]	; 0x4c
   15284:	lsr	fp, r2, #19
   15288:	ldr	lr, [sp, #80]	; 0x50
   1528c:	orr	fp, fp, lr, lsl #13
   15290:	lsr	r8, lr, #19
   15294:	orr	r8, r8, r2, lsl #13
   15298:	lsl	sl, lr, #3
   1529c:	orr	sl, sl, r2, lsr #29
   152a0:	lsl	r9, r2, #3
   152a4:	orr	r9, r9, lr, lsr #29
   152a8:	eor	r9, r9, fp
   152ac:	eor	r8, r8, sl
   152b0:	lsr	fp, r2, #6
   152b4:	orr	fp, fp, lr, lsl #26
   152b8:	eor	r9, r9, fp
   152bc:	eor	r8, r8, lr, lsr #6
   152c0:	adds	r6, r6, r9
   152c4:	mov	r9, r6
   152c8:	adc	r6, r7, r8
   152cc:	mov	fp, r6
   152d0:	ldr	r7, [sp, #12]
   152d4:	mov	r6, r7
   152d8:	eor	r6, r6, r0
   152dc:	ldr	sl, [sp, #36]	; 0x24
   152e0:	mov	r8, sl
   152e4:	ldr	r2, [sp, #4]
   152e8:	eor	r8, r8, r2
   152ec:	ldr	r2, [sp, #48]	; 0x30
   152f0:	and	r6, r6, r2
   152f4:	ldr	lr, [sp, #52]	; 0x34
   152f8:	and	r8, r8, lr
   152fc:	eor	r6, r6, r7
   15300:	eor	r8, r8, sl
   15304:	movw	r7, #58499	; 0xe483
   15308:	movt	r7, #28326	; 0x6ea6
   1530c:	movw	sl, #33962	; 0x84aa
   15310:	movt	sl, #19060	; 0x4a74
   15314:	str	r9, [sp, #92]	; 0x5c
   15318:	adds	r7, r9, r7
   1531c:	str	fp, [sp, #96]	; 0x60
   15320:	adc	sl, fp, sl
   15324:	ldr	fp, [sp, #16]
   15328:	adds	r9, r7, fp
   1532c:	ldr	r7, [sp, #24]
   15330:	adc	sl, sl, r7
   15334:	adds	r9, r6, r9
   15338:	adc	sl, r8, sl
   1533c:	lsr	fp, r2, #14
   15340:	orr	fp, fp, lr, lsl #18
   15344:	lsr	r7, lr, #14
   15348:	orr	r8, r7, r2, lsl #18
   1534c:	lsr	r6, r2, #18
   15350:	orr	r6, r6, lr, lsl #14
   15354:	lsr	r7, lr, #18
   15358:	orr	r7, r7, r2, lsl #14
   1535c:	eor	fp, fp, r6
   15360:	eor	r7, r7, r8
   15364:	lsl	r8, lr, #23
   15368:	orr	r8, r8, r2, lsr #9
   1536c:	lsl	r6, r2, #23
   15370:	orr	r6, r6, lr, lsr #9
   15374:	eor	r6, r6, fp
   15378:	eor	r8, r8, r7
   1537c:	adds	r6, r9, r6
   15380:	adc	r8, sl, r8
   15384:	adds	r3, r3, r6
   15388:	str	r3, [sp, #16]
   1538c:	ldr	sl, [sp, #32]
   15390:	adc	r3, sl, r8
   15394:	str	r3, [sp, #32]
   15398:	lsr	r7, r4, #28
   1539c:	orr	r9, r7, r5, lsl #4
   153a0:	lsr	r2, r5, #28
   153a4:	orr	r2, r2, r4, lsl #4
   153a8:	lsl	r3, r5, #30
   153ac:	orr	r3, r3, r4, lsr #2
   153b0:	lsl	r7, r4, #30
   153b4:	orr	r7, r7, r5, lsr #2
   153b8:	eor	r7, r7, r9
   153bc:	eor	r2, r2, r3
   153c0:	lsl	r3, r5, #25
   153c4:	orr	r3, r3, r4, lsr #7
   153c8:	lsl	r9, r4, #25
   153cc:	orr	r9, r9, r5, lsr #7
   153d0:	eor	r7, r7, r9
   153d4:	eor	r2, r2, r3
   153d8:	orr	r3, ip, r4
   153dc:	ldr	r0, [sp, #40]	; 0x28
   153e0:	orr	r9, r0, r5
   153e4:	and	r3, r3, r1
   153e8:	ldr	lr, [sp, #44]	; 0x2c
   153ec:	and	r9, r9, lr
   153f0:	and	fp, ip, r4
   153f4:	and	sl, r0, r5
   153f8:	orr	r3, r3, fp
   153fc:	orr	r9, r9, sl
   15400:	adds	r3, r7, r3
   15404:	adc	r2, r2, r9
   15408:	adds	r3, r3, r6
   1540c:	str	r3, [sp, #120]	; 0x78
   15410:	adc	r2, r2, r8
   15414:	ldr	r6, [sp, #368]	; 0x170
   15418:	lsr	r9, r6, #1
   1541c:	ldr	r6, [sp, #372]	; 0x174
   15420:	orr	r9, r9, r6, lsl #31
   15424:	lsr	r8, r6, #1
   15428:	ldr	r6, [sp, #368]	; 0x170
   1542c:	orr	r8, r8, r6, lsl #31
   15430:	lsr	r6, r6, #8
   15434:	ldr	r3, [sp, #372]	; 0x174
   15438:	orr	r6, r6, r3, lsl #24
   1543c:	lsr	r7, r3, #8
   15440:	ldr	r3, [sp, #368]	; 0x170
   15444:	orr	r7, r7, r3, lsl #24
   15448:	eor	r6, r6, r9
   1544c:	eor	r7, r7, r8
   15450:	lsr	r9, r3, #7
   15454:	ldr	r3, [sp, #372]	; 0x174
   15458:	orr	r9, r9, r3, lsl #25
   1545c:	eor	r9, r9, r6
   15460:	eor	r7, r7, r3, lsr #7
   15464:	ldr	r6, [sp, #360]	; 0x168
   15468:	ldr	r3, [sp, #432]	; 0x1b0
   1546c:	adds	r6, r6, r3
   15470:	ldr	r3, [sp, #364]	; 0x16c
   15474:	ldr	r8, [sp, #436]	; 0x1b4
   15478:	adc	r8, r3, r8
   1547c:	adds	r6, r9, r6
   15480:	adc	r7, r7, r8
   15484:	ldr	r3, [sp, #84]	; 0x54
   15488:	lsr	fp, r3, #19
   1548c:	ldr	r9, [sp, #88]	; 0x58
   15490:	orr	fp, fp, r9, lsl #13
   15494:	lsr	r8, r9, #19
   15498:	orr	r8, r8, r3, lsl #13
   1549c:	mov	lr, r9
   154a0:	lsl	sl, r9, #3
   154a4:	orr	sl, sl, r3, lsr #29
   154a8:	lsl	r9, r3, #3
   154ac:	orr	r9, r9, lr, lsr #29
   154b0:	eor	r9, r9, fp
   154b4:	eor	r8, r8, sl
   154b8:	lsr	fp, r3, #6
   154bc:	orr	fp, fp, lr, lsl #26
   154c0:	eor	r9, r9, fp
   154c4:	eor	r8, r8, lr, lsr #6
   154c8:	adds	r6, r6, r9
   154cc:	mov	fp, r6
   154d0:	adc	r7, r7, r8
   154d4:	ldr	r0, [sp, #108]	; 0x6c
   154d8:	mov	r6, r0
   154dc:	ldr	r8, [sp, #48]	; 0x30
   154e0:	eor	r6, r6, r8
   154e4:	ldr	r8, [sp, #4]
   154e8:	ldr	sl, [sp, #52]	; 0x34
   154ec:	eor	r9, r8, sl
   154f0:	ldr	lr, [sp, #16]
   154f4:	and	r6, r6, lr
   154f8:	ldr	r3, [sp, #32]
   154fc:	and	r9, r9, r3
   15500:	eor	r6, r6, r0
   15504:	eor	r9, r9, r8
   15508:	movw	sl, #64468	; 0xfbd4
   1550c:	movt	sl, #48449	; 0xbd41
   15510:	movw	r8, #43484	; 0xa9dc
   15514:	movt	r8, #23728	; 0x5cb0
   15518:	str	fp, [sp, #24]
   1551c:	adds	sl, fp, sl
   15520:	str	r7, [sp, #100]	; 0x64
   15524:	adc	r8, r7, r8
   15528:	ldr	r7, [sp, #12]
   1552c:	adds	r7, sl, r7
   15530:	ldr	r0, [sp, #36]	; 0x24
   15534:	adc	r8, r8, r0
   15538:	adds	r7, r6, r7
   1553c:	adc	r9, r9, r8
   15540:	mov	r6, lr
   15544:	lsr	sl, lr, #14
   15548:	orr	sl, sl, r3, lsl #18
   1554c:	lsr	r8, r3, #14
   15550:	orr	fp, r8, r6, lsl #18
   15554:	mov	r0, r6
   15558:	lsr	r6, r6, #18
   1555c:	orr	r6, r6, r3, lsl #14
   15560:	lsr	r8, r3, #18
   15564:	orr	r8, r8, r0, lsl #14
   15568:	eor	sl, sl, r6
   1556c:	eor	r8, r8, fp
   15570:	lsl	fp, r3, #23
   15574:	orr	fp, fp, r0, lsr #9
   15578:	lsl	r6, r0, #23
   1557c:	orr	r6, r6, r3, lsr #9
   15580:	eor	r6, r6, sl
   15584:	eor	r8, r8, fp
   15588:	adds	r6, r7, r6
   1558c:	adc	r8, r9, r8
   15590:	adds	r1, r1, r6
   15594:	str	r1, [sp, #124]	; 0x7c
   15598:	ldr	lr, [sp, #44]	; 0x2c
   1559c:	adc	r1, lr, r8
   155a0:	str	r1, [sp, #44]	; 0x2c
   155a4:	ldr	r3, [sp, #120]	; 0x78
   155a8:	lsr	r7, r3, #28
   155ac:	orr	r9, r7, r2, lsl #4
   155b0:	lsr	r0, r2, #28
   155b4:	orr	r0, r0, r3, lsl #4
   155b8:	lsl	r1, r2, #30
   155bc:	orr	r1, r1, r3, lsr #2
   155c0:	lsl	r7, r3, #30
   155c4:	orr	r7, r7, r2, lsr #2
   155c8:	eor	r7, r7, r9
   155cc:	eor	r0, r0, r1
   155d0:	lsl	r1, r2, #25
   155d4:	orr	r1, r1, r3, lsr #7
   155d8:	lsl	r9, r3, #25
   155dc:	orr	r9, r9, r2, lsr #7
   155e0:	eor	r7, r7, r9
   155e4:	eor	r0, r0, r1
   155e8:	orr	r1, r4, r3
   155ec:	orr	r9, r5, r2
   155f0:	and	r1, r1, ip
   155f4:	ldr	lr, [sp, #40]	; 0x28
   155f8:	and	r9, r9, lr
   155fc:	and	fp, r4, r3
   15600:	and	sl, r5, r2
   15604:	orr	r1, r1, fp
   15608:	orr	r9, r9, sl
   1560c:	adds	r1, r7, r1
   15610:	adc	r0, r0, r9
   15614:	adds	r1, r1, r6
   15618:	adc	r0, r0, r8
   1561c:	ldr	r3, [sp, #376]	; 0x178
   15620:	lsr	r9, r3, #1
   15624:	ldr	r3, [sp, #380]	; 0x17c
   15628:	orr	r9, r9, r3, lsl #31
   1562c:	lsr	r8, r3, #1
   15630:	ldr	r3, [sp, #376]	; 0x178
   15634:	orr	r8, r8, r3, lsl #31
   15638:	lsr	r7, r3, #8
   1563c:	ldr	r3, [sp, #380]	; 0x17c
   15640:	orr	r7, r7, r3, lsl #24
   15644:	lsr	r6, r3, #8
   15648:	ldr	r3, [sp, #376]	; 0x178
   1564c:	orr	r6, r6, r3, lsl #24
   15650:	eor	r7, r7, r9
   15654:	eor	r8, r8, r6
   15658:	lsr	r6, r3, #7
   1565c:	ldr	r3, [sp, #380]	; 0x17c
   15660:	orr	r6, r6, r3, lsl #25
   15664:	eor	r6, r6, r7
   15668:	eor	r8, r8, r3, lsr #7
   1566c:	ldr	r3, [sp, #368]	; 0x170
   15670:	adds	r6, r6, r3
   15674:	ldr	r3, [sp, #372]	; 0x174
   15678:	adc	r7, r8, r3
   1567c:	ldr	r8, [sp, #56]	; 0x38
   15680:	adds	r6, r6, r8
   15684:	ldr	sl, [sp, #60]	; 0x3c
   15688:	adc	r7, r7, sl
   1568c:	ldr	r3, [sp, #92]	; 0x5c
   15690:	lsr	fp, r3, #19
   15694:	ldr	r9, [sp, #96]	; 0x60
   15698:	orr	fp, fp, r9, lsl #13
   1569c:	lsr	r8, r9, #19
   156a0:	orr	r8, r8, r3, lsl #13
   156a4:	mov	lr, r9
   156a8:	lsl	sl, r9, #3
   156ac:	orr	sl, sl, r3, lsr #29
   156b0:	lsl	r9, r3, #3
   156b4:	orr	r9, r9, lr, lsr #29
   156b8:	eor	r9, r9, fp
   156bc:	eor	r8, r8, sl
   156c0:	lsr	fp, r3, #6
   156c4:	orr	fp, fp, lr, lsl #26
   156c8:	eor	r9, r9, fp
   156cc:	eor	r8, r8, lr, lsr #6
   156d0:	adds	r6, r6, r9
   156d4:	mov	lr, r6
   156d8:	adc	r6, r7, r8
   156dc:	mov	r7, r6
   156e0:	ldr	r9, [sp, #48]	; 0x30
   156e4:	mov	r6, r9
   156e8:	ldr	r8, [sp, #16]
   156ec:	eor	r6, r6, r8
   156f0:	ldr	sl, [sp, #52]	; 0x34
   156f4:	ldr	r8, [sp, #32]
   156f8:	eor	r8, sl, r8
   156fc:	ldr	fp, [sp, #124]	; 0x7c
   15700:	and	r6, r6, fp
   15704:	ldr	r3, [sp, #44]	; 0x2c
   15708:	and	r8, r8, r3
   1570c:	eor	r6, r6, r9
   15710:	eor	r8, r8, sl
   15714:	movw	sl, #21429	; 0x53b5
   15718:	movt	sl, #33553	; 0x8311
   1571c:	movw	r9, #35034	; 0x88da
   15720:	movt	r9, #30457	; 0x76f9
   15724:	str	lr, [sp, #28]
   15728:	adds	sl, lr, sl
   1572c:	str	r7, [sp, #104]	; 0x68
   15730:	adc	r9, r7, r9
   15734:	ldr	r7, [sp, #108]	; 0x6c
   15738:	adds	r7, sl, r7
   1573c:	ldr	sl, [sp, #4]
   15740:	adc	r9, r9, sl
   15744:	adds	r7, r6, r7
   15748:	adc	r9, r8, r9
   1574c:	mov	r6, fp
   15750:	lsr	sl, fp, #14
   15754:	orr	sl, sl, r3, lsl #18
   15758:	lsr	r8, r3, #14
   1575c:	mov	lr, fp
   15760:	orr	fp, r8, fp, lsl #18
   15764:	lsr	r6, r6, #18
   15768:	orr	r6, r6, r3, lsl #14
   1576c:	lsr	r8, r3, #18
   15770:	orr	r8, r8, lr, lsl #14
   15774:	eor	sl, sl, r6
   15778:	eor	r8, r8, fp
   1577c:	lsl	fp, r3, #23
   15780:	orr	fp, fp, lr, lsr #9
   15784:	lsl	r6, lr, #23
   15788:	orr	r6, r6, r3, lsr #9
   1578c:	eor	r6, r6, sl
   15790:	eor	r8, r8, fp
   15794:	adds	r6, r7, r6
   15798:	adc	r8, r9, r8
   1579c:	adds	r3, ip, r6
   157a0:	str	r3, [sp, #132]	; 0x84
   157a4:	ldr	ip, [sp, #40]	; 0x28
   157a8:	adc	ip, ip, r8
   157ac:	str	ip, [sp, #8]
   157b0:	lsr	r7, r1, #28
   157b4:	orr	r9, r7, r0, lsl #4
   157b8:	lsr	lr, r0, #28
   157bc:	orr	lr, lr, r1, lsl #4
   157c0:	lsl	ip, r0, #30
   157c4:	orr	ip, ip, r1, lsr #2
   157c8:	lsl	r7, r1, #30
   157cc:	orr	r7, r7, r0, lsr #2
   157d0:	eor	r7, r7, r9
   157d4:	eor	lr, lr, ip
   157d8:	lsl	ip, r0, #25
   157dc:	orr	ip, ip, r1, lsr #7
   157e0:	lsl	r9, r1, #25
   157e4:	orr	r9, r9, r0, lsr #7
   157e8:	eor	r7, r7, r9
   157ec:	eor	lr, lr, ip
   157f0:	ldr	r3, [sp, #120]	; 0x78
   157f4:	orr	ip, r3, r1
   157f8:	orr	r9, r2, r0
   157fc:	and	ip, ip, r4
   15800:	and	r9, r9, r5
   15804:	and	fp, r3, r1
   15808:	and	sl, r2, r0
   1580c:	orr	ip, ip, fp
   15810:	orr	r9, r9, sl
   15814:	adds	ip, r7, ip
   15818:	adc	lr, lr, r9
   1581c:	adds	ip, ip, r6
   15820:	str	ip, [sp, #128]	; 0x80
   15824:	adc	lr, lr, r8
   15828:	ldr	r3, [sp, #384]	; 0x180
   1582c:	lsr	r9, r3, #1
   15830:	ldr	r3, [sp, #388]	; 0x184
   15834:	orr	r9, r9, r3, lsl #31
   15838:	lsr	r8, r3, #1
   1583c:	ldr	r3, [sp, #384]	; 0x180
   15840:	orr	r8, r8, r3, lsl #31
   15844:	lsr	r7, r3, #8
   15848:	ldr	r3, [sp, #388]	; 0x184
   1584c:	orr	r7, r7, r3, lsl #24
   15850:	lsr	r6, r3, #8
   15854:	ldr	r3, [sp, #384]	; 0x180
   15858:	orr	r6, r6, r3, lsl #24
   1585c:	eor	r7, r7, r9
   15860:	eor	r8, r8, r6
   15864:	lsr	r6, r3, #7
   15868:	ldr	r3, [sp, #388]	; 0x184
   1586c:	orr	r6, r6, r3, lsl #25
   15870:	eor	r6, r6, r7
   15874:	eor	r8, r8, r3, lsr #7
   15878:	ldr	r3, [sp, #376]	; 0x178
   1587c:	adds	r6, r6, r3
   15880:	ldr	r3, [sp, #380]	; 0x17c
   15884:	adc	r7, r8, r3
   15888:	ldr	r9, [sp, #64]	; 0x40
   1588c:	adds	r6, r6, r9
   15890:	ldr	fp, [sp, #68]	; 0x44
   15894:	adc	r7, r7, fp
   15898:	ldr	ip, [sp, #24]
   1589c:	lsr	fp, ip, #19
   158a0:	ldr	r3, [sp, #100]	; 0x64
   158a4:	orr	fp, fp, r3, lsl #13
   158a8:	lsr	r8, r3, #19
   158ac:	orr	r8, r8, ip, lsl #13
   158b0:	lsl	sl, r3, #3
   158b4:	orr	sl, sl, ip, lsr #29
   158b8:	lsl	r9, ip, #3
   158bc:	orr	r9, r9, r3, lsr #29
   158c0:	eor	r9, r9, fp
   158c4:	eor	r8, r8, sl
   158c8:	ldr	ip, [sp, #24]
   158cc:	lsr	fp, ip, #6
   158d0:	orr	fp, fp, r3, lsl #26
   158d4:	eor	r9, r9, fp
   158d8:	eor	r8, r8, r3, lsr #6
   158dc:	adds	r6, r6, r9
   158e0:	mov	ip, r6
   158e4:	adc	r6, r7, r8
   158e8:	mov	r7, r6
   158ec:	ldr	r9, [sp, #16]
   158f0:	ldr	r6, [sp, #124]	; 0x7c
   158f4:	eor	r6, r9, r6
   158f8:	ldr	fp, [sp, #32]
   158fc:	mov	r8, fp
   15900:	ldr	r3, [sp, #44]	; 0x2c
   15904:	eor	r8, r8, r3
   15908:	ldr	r3, [sp, #132]	; 0x84
   1590c:	and	r6, r6, r3
   15910:	ldr	sl, [sp, #8]
   15914:	and	r8, r8, sl
   15918:	eor	r6, r6, r9
   1591c:	eor	r8, r8, fp
   15920:	movw	sl, #57259	; 0xdfab
   15924:	movt	sl, #61030	; 0xee66
   15928:	movw	r9, #20818	; 0x5152
   1592c:	movt	r9, #38974	; 0x983e
   15930:	str	ip, [sp, #12]
   15934:	adds	sl, ip, sl
   15938:	str	r7, [sp, #108]	; 0x6c
   1593c:	adc	r9, r7, r9
   15940:	ldr	r7, [sp, #48]	; 0x30
   15944:	adds	r7, sl, r7
   15948:	ldr	sl, [sp, #52]	; 0x34
   1594c:	adc	r9, r9, sl
   15950:	adds	r7, r6, r7
   15954:	adc	r9, r8, r9
   15958:	lsr	sl, r3, #14
   1595c:	ldr	ip, [sp, #8]
   15960:	orr	sl, sl, ip, lsl #18
   15964:	lsr	r8, ip, #14
   15968:	orr	fp, r8, r3, lsl #18
   1596c:	lsr	r6, r3, #18
   15970:	orr	r6, r6, ip, lsl #14
   15974:	lsr	r8, ip, #18
   15978:	orr	r8, r8, r3, lsl #14
   1597c:	eor	sl, sl, r6
   15980:	eor	r8, r8, fp
   15984:	lsl	fp, ip, #23
   15988:	orr	fp, fp, r3, lsr #9
   1598c:	lsl	r6, r3, #23
   15990:	orr	r6, r6, ip, lsr #9
   15994:	eor	r6, r6, sl
   15998:	eor	r8, r8, fp
   1599c:	adds	r6, r7, r6
   159a0:	adc	r8, r9, r8
   159a4:	adds	r4, r4, r6
   159a8:	str	r4, [sp, #52]	; 0x34
   159ac:	adc	r5, r5, r8
   159b0:	str	r5, [sp, #36]	; 0x24
   159b4:	ldr	ip, [sp, #128]	; 0x80
   159b8:	lsr	r7, ip, #28
   159bc:	orr	r9, r7, lr, lsl #4
   159c0:	lsr	r5, lr, #28
   159c4:	orr	r5, r5, ip, lsl #4
   159c8:	lsl	r4, lr, #30
   159cc:	orr	r4, r4, ip, lsr #2
   159d0:	lsl	r7, ip, #30
   159d4:	orr	r7, r7, lr, lsr #2
   159d8:	eor	r7, r7, r9
   159dc:	eor	r5, r5, r4
   159e0:	lsl	r4, lr, #25
   159e4:	orr	r4, r4, ip, lsr #7
   159e8:	lsl	r9, ip, #25
   159ec:	orr	r9, r9, lr, lsr #7
   159f0:	eor	r7, r7, r9
   159f4:	eor	r5, r5, r4
   159f8:	orr	r4, r1, ip
   159fc:	orr	r9, r0, lr
   15a00:	ldr	sl, [sp, #120]	; 0x78
   15a04:	and	r4, r4, sl
   15a08:	and	r9, r9, r2
   15a0c:	and	fp, r1, ip
   15a10:	and	sl, r0, lr
   15a14:	orr	r4, r4, fp
   15a18:	orr	r9, r9, sl
   15a1c:	adds	r4, r7, r4
   15a20:	adc	r5, r5, r9
   15a24:	adds	r4, r4, r6
   15a28:	adc	r5, r5, r8
   15a2c:	ldr	r8, [sp, #392]	; 0x188
   15a30:	lsr	r9, r8, #1
   15a34:	ldr	r8, [sp, #396]	; 0x18c
   15a38:	orr	r9, r9, r8, lsl #31
   15a3c:	lsr	r8, r8, #1
   15a40:	ldr	r6, [sp, #392]	; 0x188
   15a44:	orr	r8, r8, r6, lsl #31
   15a48:	lsr	r7, r6, #8
   15a4c:	ldr	r6, [sp, #396]	; 0x18c
   15a50:	orr	r7, r7, r6, lsl #24
   15a54:	lsr	r6, r6, #8
   15a58:	ldr	sl, [sp, #392]	; 0x188
   15a5c:	orr	r6, r6, sl, lsl #24
   15a60:	eor	r7, r7, r9
   15a64:	eor	r8, r8, r6
   15a68:	lsr	r6, sl, #7
   15a6c:	ldr	sl, [sp, #396]	; 0x18c
   15a70:	orr	r6, r6, sl, lsl #25
   15a74:	eor	r6, r6, r7
   15a78:	eor	r8, r8, sl, lsr #7
   15a7c:	ldr	r7, [sp, #384]	; 0x180
   15a80:	adds	r6, r6, r7
   15a84:	ldr	r7, [sp, #388]	; 0x184
   15a88:	adc	r7, r8, r7
   15a8c:	ldr	r8, [sp, #20]
   15a90:	adds	r6, r6, r8
   15a94:	ldr	r9, [sp, #72]	; 0x48
   15a98:	adc	r7, r7, r9
   15a9c:	ldr	r9, [sp, #28]
   15aa0:	lsr	fp, r9, #19
   15aa4:	ldr	ip, [sp, #104]	; 0x68
   15aa8:	orr	fp, fp, ip, lsl #13
   15aac:	lsr	r8, ip, #19
   15ab0:	orr	r8, r8, r9, lsl #13
   15ab4:	lsl	sl, ip, #3
   15ab8:	orr	sl, sl, r9, lsr #29
   15abc:	lsl	r9, r9, #3
   15ac0:	orr	r9, r9, ip, lsr #29
   15ac4:	eor	r9, r9, fp
   15ac8:	eor	r8, r8, sl
   15acc:	ldr	sl, [sp, #28]
   15ad0:	lsr	fp, sl, #6
   15ad4:	orr	fp, fp, ip, lsl #26
   15ad8:	eor	r9, r9, fp
   15adc:	eor	r8, r8, ip, lsr #6
   15ae0:	adds	r6, r6, r9
   15ae4:	mov	ip, r6
   15ae8:	adc	r6, r7, r8
   15aec:	mov	r7, r6
   15af0:	ldr	sl, [sp, #124]	; 0x7c
   15af4:	mov	r6, sl
   15af8:	eor	r6, r6, r3
   15afc:	ldr	r9, [sp, #44]	; 0x2c
   15b00:	mov	r8, r9
   15b04:	ldr	r3, [sp, #8]
   15b08:	eor	r8, r8, r3
   15b0c:	ldr	fp, [sp, #52]	; 0x34
   15b10:	and	r6, r6, fp
   15b14:	ldr	r3, [sp, #36]	; 0x24
   15b18:	and	r8, r8, r3
   15b1c:	eor	r6, r6, sl
   15b20:	eor	r8, r8, r9
   15b24:	movw	sl, #12816	; 0x3210
   15b28:	movt	sl, #11700	; 0x2db4
   15b2c:	movw	r9, #50797	; 0xc66d
   15b30:	movt	r9, #43057	; 0xa831
   15b34:	str	ip, [sp, #112]	; 0x70
   15b38:	adds	sl, ip, sl
   15b3c:	str	r7, [sp, #116]	; 0x74
   15b40:	adc	r9, r7, r9
   15b44:	ldr	r7, [sp, #16]
   15b48:	adds	r7, sl, r7
   15b4c:	ldr	sl, [sp, #32]
   15b50:	adc	r9, r9, sl
   15b54:	adds	r7, r6, r7
   15b58:	adc	r9, r8, r9
   15b5c:	mov	r6, fp
   15b60:	lsr	sl, fp, #14
   15b64:	ldr	ip, [sp, #36]	; 0x24
   15b68:	orr	sl, sl, ip, lsl #18
   15b6c:	lsr	r8, ip, #14
   15b70:	mov	r3, fp
   15b74:	orr	fp, r8, fp, lsl #18
   15b78:	lsr	r6, r6, #18
   15b7c:	orr	r6, r6, ip, lsl #14
   15b80:	lsr	r8, ip, #18
   15b84:	orr	r8, r8, r3, lsl #14
   15b88:	eor	sl, sl, r6
   15b8c:	eor	r8, r8, fp
   15b90:	lsl	fp, ip, #23
   15b94:	orr	fp, fp, r3, lsr #9
   15b98:	lsl	r6, r3, #23
   15b9c:	orr	r6, r6, ip, lsr #9
   15ba0:	eor	r6, r6, sl
   15ba4:	eor	r8, r8, fp
   15ba8:	adds	r6, r7, r6
   15bac:	adc	r8, r9, r8
   15bb0:	ldr	r3, [sp, #120]	; 0x78
   15bb4:	adds	r3, r3, r6
   15bb8:	str	r3, [sp, #40]	; 0x28
   15bbc:	adc	r2, r2, r8
   15bc0:	str	r2, [sp, #4]
   15bc4:	lsr	r7, r4, #28
   15bc8:	orr	r9, r7, r5, lsl #4
   15bcc:	lsr	r2, r5, #28
   15bd0:	orr	r2, r2, r4, lsl #4
   15bd4:	lsl	r3, r5, #30
   15bd8:	orr	r3, r3, r4, lsr #2
   15bdc:	lsl	r7, r4, #30
   15be0:	orr	r7, r7, r5, lsr #2
   15be4:	eor	r7, r7, r9
   15be8:	eor	r2, r2, r3
   15bec:	lsl	r3, r5, #25
   15bf0:	orr	r3, r3, r4, lsr #7
   15bf4:	lsl	r9, r4, #25
   15bf8:	orr	r9, r9, r5, lsr #7
   15bfc:	eor	r7, r7, r9
   15c00:	eor	r2, r2, r3
   15c04:	ldr	ip, [sp, #128]	; 0x80
   15c08:	orr	r3, ip, r4
   15c0c:	orr	r9, lr, r5
   15c10:	and	r3, r3, r1
   15c14:	and	r9, r9, r0
   15c18:	and	fp, ip, r4
   15c1c:	and	sl, lr, r5
   15c20:	orr	r3, r3, fp
   15c24:	orr	r9, r9, sl
   15c28:	adds	r3, r7, r3
   15c2c:	adc	r2, r2, r9
   15c30:	adds	r3, r3, r6
   15c34:	adc	r2, r2, r8
   15c38:	ldr	r8, [sp, #400]	; 0x190
   15c3c:	lsr	r9, r8, #1
   15c40:	ldr	r8, [sp, #404]	; 0x194
   15c44:	orr	r9, r9, r8, lsl #31
   15c48:	lsr	r8, r8, #1
   15c4c:	ldr	r6, [sp, #400]	; 0x190
   15c50:	orr	r8, r8, r6, lsl #31
   15c54:	lsr	r7, r6, #8
   15c58:	ldr	r6, [sp, #404]	; 0x194
   15c5c:	orr	r7, r7, r6, lsl #24
   15c60:	lsr	r6, r6, #8
   15c64:	ldr	fp, [sp, #400]	; 0x190
   15c68:	orr	r6, r6, fp, lsl #24
   15c6c:	eor	r7, r7, r9
   15c70:	eor	r8, r8, r6
   15c74:	lsr	r6, fp, #7
   15c78:	ldr	fp, [sp, #404]	; 0x194
   15c7c:	orr	r6, r6, fp, lsl #25
   15c80:	eor	r6, r6, r7
   15c84:	eor	r8, r8, fp, lsr #7
   15c88:	ldr	r7, [sp, #392]	; 0x188
   15c8c:	adds	r6, r6, r7
   15c90:	ldr	r7, [sp, #396]	; 0x18c
   15c94:	adc	r7, r8, r7
   15c98:	ldr	r8, [sp, #76]	; 0x4c
   15c9c:	adds	r6, r6, r8
   15ca0:	ldr	r8, [sp, #80]	; 0x50
   15ca4:	adc	r7, r7, r8
   15ca8:	ldr	ip, [sp, #12]
   15cac:	lsr	fp, ip, #19
   15cb0:	ldr	r9, [sp, #108]	; 0x6c
   15cb4:	orr	fp, fp, r9, lsl #13
   15cb8:	lsr	r8, r9, #19
   15cbc:	orr	r8, r8, ip, lsl #13
   15cc0:	mov	ip, r9
   15cc4:	lsl	sl, r9, #3
   15cc8:	ldr	r9, [sp, #12]
   15ccc:	orr	sl, sl, r9, lsr #29
   15cd0:	lsl	r9, r9, #3
   15cd4:	orr	r9, r9, ip, lsr #29
   15cd8:	eor	r9, r9, fp
   15cdc:	eor	r8, r8, sl
   15ce0:	ldr	sl, [sp, #12]
   15ce4:	lsr	fp, sl, #6
   15ce8:	orr	fp, fp, ip, lsl #26
   15cec:	eor	r9, r9, fp
   15cf0:	eor	r8, r8, ip, lsr #6
   15cf4:	adds	r6, r6, r9
   15cf8:	mov	fp, r6
   15cfc:	adc	r6, r7, r8
   15d00:	mov	r7, r6
   15d04:	ldr	r9, [sp, #132]	; 0x84
   15d08:	mov	r6, r9
   15d0c:	ldr	r8, [sp, #52]	; 0x34
   15d10:	eor	r6, r6, r8
   15d14:	ldr	ip, [sp, #8]
   15d18:	mov	r8, ip
   15d1c:	ldr	sl, [sp, #36]	; 0x24
   15d20:	eor	r8, r8, sl
   15d24:	ldr	sl, [sp, #40]	; 0x28
   15d28:	and	r6, r6, sl
   15d2c:	ldr	sl, [sp, #4]
   15d30:	and	r8, r8, sl
   15d34:	eor	r6, r6, r9
   15d38:	eor	r8, r8, ip
   15d3c:	movw	sl, #8511	; 0x213f
   15d40:	movt	sl, #39163	; 0x98fb
   15d44:	movw	r9, #10184	; 0x27c8
   15d48:	movt	r9, #45059	; 0xb003
   15d4c:	str	fp, [sp, #32]
   15d50:	adds	sl, fp, sl
   15d54:	str	r7, [sp, #16]
   15d58:	adc	r9, r7, r9
   15d5c:	ldr	r7, [sp, #124]	; 0x7c
   15d60:	adds	r7, sl, r7
   15d64:	ldr	sl, [sp, #44]	; 0x2c
   15d68:	adc	r9, r9, sl
   15d6c:	adds	r7, r6, r7
   15d70:	adc	r9, r8, r9
   15d74:	ldr	ip, [sp, #40]	; 0x28
   15d78:	lsr	sl, ip, #14
   15d7c:	ldr	r8, [sp, #4]
   15d80:	orr	sl, sl, r8, lsl #18
   15d84:	lsr	r8, r8, #14
   15d88:	orr	fp, r8, ip, lsl #18
   15d8c:	lsr	r6, ip, #18
   15d90:	ldr	r8, [sp, #4]
   15d94:	orr	r6, r6, r8, lsl #14
   15d98:	lsr	r8, r8, #18
   15d9c:	orr	r8, r8, ip, lsl #14
   15da0:	eor	sl, sl, r6
   15da4:	eor	r8, r8, fp
   15da8:	ldr	r6, [sp, #4]
   15dac:	lsl	fp, r6, #23
   15db0:	orr	fp, fp, ip, lsr #9
   15db4:	lsl	r6, ip, #23
   15db8:	ldr	ip, [sp, #4]
   15dbc:	orr	r6, r6, ip, lsr #9
   15dc0:	eor	r6, r6, sl
   15dc4:	eor	r8, r8, fp
   15dc8:	adds	r6, r7, r6
   15dcc:	adc	r8, r9, r8
   15dd0:	adds	r1, r1, r6
   15dd4:	str	r1, [sp, #148]	; 0x94
   15dd8:	adc	r0, r0, r8
   15ddc:	str	r0, [sp, #44]	; 0x2c
   15de0:	lsr	r7, r3, #28
   15de4:	orr	r9, r7, r2, lsl #4
   15de8:	lsr	r0, r2, #28
   15dec:	orr	r0, r0, r3, lsl #4
   15df0:	lsl	r1, r2, #30
   15df4:	orr	r1, r1, r3, lsr #2
   15df8:	lsl	r7, r3, #30
   15dfc:	orr	r7, r7, r2, lsr #2
   15e00:	eor	r7, r7, r9
   15e04:	eor	r0, r0, r1
   15e08:	lsl	r1, r2, #25
   15e0c:	orr	r1, r1, r3, lsr #7
   15e10:	lsl	r9, r3, #25
   15e14:	orr	r9, r9, r2, lsr #7
   15e18:	eor	r7, r7, r9
   15e1c:	eor	r0, r0, r1
   15e20:	orr	r1, r4, r3
   15e24:	orr	r9, r5, r2
   15e28:	ldr	ip, [sp, #128]	; 0x80
   15e2c:	and	r1, r1, ip
   15e30:	and	r9, r9, lr
   15e34:	and	fp, r4, r3
   15e38:	and	sl, r5, r2
   15e3c:	orr	r1, r1, fp
   15e40:	orr	r9, r9, sl
   15e44:	adds	r1, r7, r1
   15e48:	adc	r0, r0, r9
   15e4c:	adds	r1, r1, r6
   15e50:	str	r1, [sp, #152]	; 0x98
   15e54:	adc	r0, r0, r8
   15e58:	ldr	r8, [sp, #408]	; 0x198
   15e5c:	lsr	r9, r8, #1
   15e60:	ldr	r8, [sp, #412]	; 0x19c
   15e64:	orr	r9, r9, r8, lsl #31
   15e68:	lsr	r8, r8, #1
   15e6c:	ldr	r1, [sp, #408]	; 0x198
   15e70:	orr	r8, r8, r1, lsl #31
   15e74:	lsr	r7, r1, #8
   15e78:	ldr	r1, [sp, #412]	; 0x19c
   15e7c:	orr	r7, r7, r1, lsl #24
   15e80:	lsr	r6, r1, #8
   15e84:	ldr	r1, [sp, #408]	; 0x198
   15e88:	orr	r6, r6, r1, lsl #24
   15e8c:	eor	r7, r7, r9
   15e90:	eor	r8, r8, r6
   15e94:	lsr	r6, r1, #7
   15e98:	ldr	r1, [sp, #412]	; 0x19c
   15e9c:	orr	r6, r6, r1, lsl #25
   15ea0:	eor	r6, r6, r7
   15ea4:	eor	r8, r8, r1, lsr #7
   15ea8:	ldr	r1, [sp, #400]	; 0x190
   15eac:	adds	r6, r6, r1
   15eb0:	ldr	r1, [sp, #404]	; 0x194
   15eb4:	adc	r7, r8, r1
   15eb8:	ldr	r1, [sp, #84]	; 0x54
   15ebc:	adds	r6, r6, r1
   15ec0:	ldr	r8, [sp, #88]	; 0x58
   15ec4:	adc	r7, r7, r8
   15ec8:	ldr	r1, [sp, #112]	; 0x70
   15ecc:	lsr	fp, r1, #19
   15ed0:	ldr	ip, [sp, #116]	; 0x74
   15ed4:	orr	fp, fp, ip, lsl #13
   15ed8:	lsr	r8, ip, #19
   15edc:	orr	r8, r8, r1, lsl #13
   15ee0:	lsl	sl, ip, #3
   15ee4:	orr	sl, sl, r1, lsr #29
   15ee8:	lsl	r9, r1, #3
   15eec:	orr	r9, r9, ip, lsr #29
   15ef0:	eor	r9, r9, fp
   15ef4:	eor	r8, r8, sl
   15ef8:	lsr	fp, r1, #6
   15efc:	orr	fp, fp, ip, lsl #26
   15f00:	eor	r9, r9, fp
   15f04:	eor	r8, r8, ip, lsr #6
   15f08:	adds	r1, r6, r9
   15f0c:	mov	fp, r1
   15f10:	adc	r1, r7, r8
   15f14:	ldr	r7, [sp, #52]	; 0x34
   15f18:	ldr	r6, [sp, #40]	; 0x28
   15f1c:	eor	r6, r7, r6
   15f20:	ldr	r9, [sp, #36]	; 0x24
   15f24:	mov	r8, r9
   15f28:	ldr	sl, [sp, #4]
   15f2c:	eor	r8, r8, sl
   15f30:	ldr	ip, [sp, #148]	; 0x94
   15f34:	and	r6, r6, ip
   15f38:	ldr	sl, [sp, #44]	; 0x2c
   15f3c:	and	r8, r8, sl
   15f40:	eor	r6, r6, r7
   15f44:	eor	r8, r8, r9
   15f48:	movw	sl, #3812	; 0xee4
   15f4c:	movt	sl, #48879	; 0xbeef
   15f50:	movw	r9, #32711	; 0x7fc7
   15f54:	movt	r9, #48985	; 0xbf59
   15f58:	str	fp, [sp, #120]	; 0x78
   15f5c:	adds	sl, fp, sl
   15f60:	str	r1, [sp, #124]	; 0x7c
   15f64:	adc	r9, r1, r9
   15f68:	ldr	r7, [sp, #132]	; 0x84
   15f6c:	adds	r7, sl, r7
   15f70:	ldr	r1, [sp, #8]
   15f74:	adc	r9, r9, r1
   15f78:	adds	r7, r6, r7
   15f7c:	adc	r9, r8, r9
   15f80:	mov	r1, ip
   15f84:	lsr	sl, ip, #14
   15f88:	ldr	ip, [sp, #44]	; 0x2c
   15f8c:	orr	sl, sl, ip, lsl #18
   15f90:	lsr	r8, ip, #14
   15f94:	orr	fp, r8, r1, lsl #18
   15f98:	lsr	r6, r1, #18
   15f9c:	orr	r6, r6, ip, lsl #14
   15fa0:	lsr	r8, ip, #18
   15fa4:	orr	r8, r8, r1, lsl #14
   15fa8:	eor	sl, sl, r6
   15fac:	eor	r8, r8, fp
   15fb0:	lsl	fp, ip, #23
   15fb4:	orr	fp, fp, r1, lsr #9
   15fb8:	lsl	r6, r1, #23
   15fbc:	orr	r6, r6, ip, lsr #9
   15fc0:	eor	r6, r6, sl
   15fc4:	eor	r8, r8, fp
   15fc8:	adds	r6, r7, r6
   15fcc:	adc	r8, r9, r8
   15fd0:	ldr	ip, [sp, #128]	; 0x80
   15fd4:	adds	r7, ip, r6
   15fd8:	str	r7, [sp, #48]	; 0x30
   15fdc:	adc	lr, lr, r8
   15fe0:	str	lr, [sp, #8]
   15fe4:	ldr	r1, [sp, #152]	; 0x98
   15fe8:	lsr	r7, r1, #28
   15fec:	orr	r9, r7, r0, lsl #4
   15ff0:	lsr	lr, r0, #28
   15ff4:	orr	lr, lr, r1, lsl #4
   15ff8:	lsl	ip, r0, #30
   15ffc:	orr	ip, ip, r1, lsr #2
   16000:	lsl	r7, r1, #30
   16004:	orr	r7, r7, r0, lsr #2
   16008:	eor	r7, r7, r9
   1600c:	eor	lr, lr, ip
   16010:	lsl	ip, r0, #25
   16014:	orr	ip, ip, r1, lsr #7
   16018:	lsl	r9, r1, #25
   1601c:	orr	r9, r9, r0, lsr #7
   16020:	eor	r7, r7, r9
   16024:	eor	lr, lr, ip
   16028:	orr	ip, r3, r1
   1602c:	orr	r9, r2, r0
   16030:	and	ip, ip, r4
   16034:	and	r9, r9, r5
   16038:	and	fp, r3, r1
   1603c:	and	sl, r2, r0
   16040:	orr	ip, ip, fp
   16044:	orr	r9, r9, sl
   16048:	adds	ip, r7, ip
   1604c:	adc	lr, lr, r9
   16050:	adds	ip, ip, r6
   16054:	adc	lr, lr, r8
   16058:	ldr	r8, [sp, #416]	; 0x1a0
   1605c:	lsr	r9, r8, #1
   16060:	ldr	r8, [sp, #420]	; 0x1a4
   16064:	orr	r9, r9, r8, lsl #31
   16068:	lsr	r8, r8, #1
   1606c:	ldr	r7, [sp, #416]	; 0x1a0
   16070:	orr	r8, r8, r7, lsl #31
   16074:	lsr	r7, r7, #8
   16078:	ldr	r6, [sp, #420]	; 0x1a4
   1607c:	orr	r7, r7, r6, lsl #24
   16080:	lsr	r6, r6, #8
   16084:	ldr	r1, [sp, #416]	; 0x1a0
   16088:	orr	r6, r6, r1, lsl #24
   1608c:	eor	r7, r7, r9
   16090:	eor	r8, r8, r6
   16094:	lsr	r6, r1, #7
   16098:	ldr	r1, [sp, #420]	; 0x1a4
   1609c:	orr	r6, r6, r1, lsl #25
   160a0:	eor	r6, r6, r7
   160a4:	eor	r8, r8, r1, lsr #7
   160a8:	ldr	r7, [sp, #408]	; 0x198
   160ac:	adds	r6, r6, r7
   160b0:	ldr	r7, [sp, #412]	; 0x19c
   160b4:	adc	r7, r8, r7
   160b8:	ldr	r9, [sp, #92]	; 0x5c
   160bc:	adds	r6, r6, r9
   160c0:	ldr	r9, [sp, #96]	; 0x60
   160c4:	adc	r7, r7, r9
   160c8:	ldr	r1, [sp, #32]
   160cc:	lsr	fp, r1, #19
   160d0:	ldr	r9, [sp, #16]
   160d4:	orr	fp, fp, r9, lsl #13
   160d8:	lsr	r8, r9, #19
   160dc:	orr	r8, r8, r1, lsl #13
   160e0:	lsl	sl, r9, #3
   160e4:	orr	sl, sl, r1, lsr #29
   160e8:	lsl	r9, r1, #3
   160ec:	ldr	r1, [sp, #16]
   160f0:	orr	r9, r9, r1, lsr #29
   160f4:	eor	r9, r9, fp
   160f8:	eor	r8, r8, sl
   160fc:	ldr	r1, [sp, #32]
   16100:	lsr	fp, r1, #6
   16104:	ldr	sl, [sp, #16]
   16108:	orr	fp, fp, sl, lsl #26
   1610c:	eor	r9, r9, fp
   16110:	eor	r8, r8, sl, lsr #6
   16114:	adds	r6, r6, r9
   16118:	mov	fp, r6
   1611c:	adc	r7, r7, r8
   16120:	ldr	r9, [sp, #40]	; 0x28
   16124:	ldr	r6, [sp, #148]	; 0x94
   16128:	eor	r6, r9, r6
   1612c:	ldr	r1, [sp, #4]
   16130:	mov	r8, r1
   16134:	ldr	sl, [sp, #44]	; 0x2c
   16138:	eor	r8, r8, sl
   1613c:	ldr	sl, [sp, #48]	; 0x30
   16140:	and	r6, r6, sl
   16144:	ldr	sl, [sp, #8]
   16148:	and	r8, r8, sl
   1614c:	eor	r6, r6, r9
   16150:	eor	r8, r8, r1
   16154:	movw	sl, #36802	; 0x8fc2
   16158:	movt	sl, #15784	; 0x3da8
   1615c:	movw	r9, #3059	; 0xbf3
   16160:	movt	r9, #50912	; 0xc6e0
   16164:	str	fp, [sp, #128]	; 0x80
   16168:	adds	sl, fp, sl
   1616c:	str	r7, [sp, #132]	; 0x84
   16170:	adc	r9, r7, r9
   16174:	ldr	r7, [sp, #52]	; 0x34
   16178:	adds	r7, sl, r7
   1617c:	ldr	fp, [sp, #36]	; 0x24
   16180:	adc	r9, r9, fp
   16184:	adds	r7, r6, r7
   16188:	adc	r9, r8, r9
   1618c:	ldr	r1, [sp, #48]	; 0x30
   16190:	lsr	sl, r1, #14
   16194:	ldr	r8, [sp, #8]
   16198:	orr	sl, sl, r8, lsl #18
   1619c:	lsr	r8, r8, #14
   161a0:	orr	fp, r8, r1, lsl #18
   161a4:	lsr	r6, r1, #18
   161a8:	ldr	r8, [sp, #8]
   161ac:	orr	r6, r6, r8, lsl #14
   161b0:	lsr	r8, r8, #18
   161b4:	orr	r8, r8, r1, lsl #14
   161b8:	eor	sl, sl, r6
   161bc:	eor	r8, r8, fp
   161c0:	ldr	r6, [sp, #8]
   161c4:	lsl	fp, r6, #23
   161c8:	orr	fp, fp, r1, lsr #9
   161cc:	lsl	r6, r1, #23
   161d0:	ldr	r1, [sp, #8]
   161d4:	orr	r6, r6, r1, lsr #9
   161d8:	eor	r6, r6, sl
   161dc:	eor	r8, r8, fp
   161e0:	adds	r6, r7, r6
   161e4:	adc	r8, r9, r8
   161e8:	adds	r4, r4, r6
   161ec:	str	r4, [sp, #52]	; 0x34
   161f0:	adc	r5, r5, r8
   161f4:	str	r5, [sp, #164]	; 0xa4
   161f8:	lsr	r7, ip, #28
   161fc:	orr	r9, r7, lr, lsl #4
   16200:	lsr	r5, lr, #28
   16204:	orr	r5, r5, ip, lsl #4
   16208:	lsl	r4, lr, #30
   1620c:	orr	r4, r4, ip, lsr #2
   16210:	lsl	r7, ip, #30
   16214:	orr	r7, r7, lr, lsr #2
   16218:	eor	r7, r7, r9
   1621c:	eor	r5, r5, r4
   16220:	lsl	r4, lr, #25
   16224:	orr	r4, r4, ip, lsr #7
   16228:	lsl	r9, ip, #25
   1622c:	orr	r9, r9, lr, lsr #7
   16230:	eor	r7, r7, r9
   16234:	eor	r5, r5, r4
   16238:	ldr	r1, [sp, #152]	; 0x98
   1623c:	orr	r4, r1, ip
   16240:	orr	r9, r0, lr
   16244:	and	r4, r4, r3
   16248:	and	r9, r9, r2
   1624c:	and	fp, r1, ip
   16250:	and	sl, r0, lr
   16254:	orr	r4, r4, fp
   16258:	orr	r9, r9, sl
   1625c:	adds	r4, r7, r4
   16260:	adc	r5, r5, r9
   16264:	adds	r4, r4, r6
   16268:	adc	r1, r5, r8
   1626c:	str	r1, [sp, #168]	; 0xa8
   16270:	ldr	r5, [sp, #424]	; 0x1a8
   16274:	lsr	r9, r5, #1
   16278:	ldr	r5, [sp, #428]	; 0x1ac
   1627c:	orr	r9, r9, r5, lsl #31
   16280:	lsr	r8, r5, #1
   16284:	ldr	r5, [sp, #424]	; 0x1a8
   16288:	orr	r8, r8, r5, lsl #31
   1628c:	lsr	r7, r5, #8
   16290:	ldr	r5, [sp, #428]	; 0x1ac
   16294:	orr	r7, r7, r5, lsl #24
   16298:	lsr	r6, r5, #8
   1629c:	ldr	r5, [sp, #424]	; 0x1a8
   162a0:	orr	r6, r6, r5, lsl #24
   162a4:	eor	r7, r7, r9
   162a8:	eor	r8, r8, r6
   162ac:	lsr	r6, r5, #7
   162b0:	ldr	r5, [sp, #428]	; 0x1ac
   162b4:	orr	r6, r6, r5, lsl #25
   162b8:	eor	r6, r6, r7
   162bc:	eor	r8, r8, r5, lsr #7
   162c0:	ldr	r5, [sp, #416]	; 0x1a0
   162c4:	adds	r6, r6, r5
   162c8:	ldr	r5, [sp, #420]	; 0x1a4
   162cc:	adc	r7, r8, r5
   162d0:	ldr	r9, [sp, #24]
   162d4:	adds	r6, r6, r9
   162d8:	ldr	r8, [sp, #100]	; 0x64
   162dc:	adc	r7, r7, r8
   162e0:	ldr	r5, [sp, #120]	; 0x78
   162e4:	lsr	fp, r5, #19
   162e8:	ldr	r1, [sp, #124]	; 0x7c
   162ec:	orr	fp, fp, r1, lsl #13
   162f0:	lsr	r8, r1, #19
   162f4:	orr	r8, r8, r5, lsl #13
   162f8:	lsl	sl, r1, #3
   162fc:	orr	sl, sl, r5, lsr #29
   16300:	lsl	r9, r5, #3
   16304:	orr	r9, r9, r1, lsr #29
   16308:	eor	r9, r9, fp
   1630c:	eor	r8, r8, sl
   16310:	lsr	fp, r5, #6
   16314:	orr	fp, fp, r1, lsl #26
   16318:	eor	r9, r9, fp
   1631c:	eor	r8, r8, r1, lsr #6
   16320:	adds	r6, r6, r9
   16324:	mov	r1, r6
   16328:	adc	r6, r7, r8
   1632c:	mov	r7, r6
   16330:	ldr	r9, [sp, #148]	; 0x94
   16334:	ldr	r6, [sp, #48]	; 0x30
   16338:	eor	r6, r9, r6
   1633c:	ldr	fp, [sp, #44]	; 0x2c
   16340:	mov	r8, fp
   16344:	ldr	sl, [sp, #8]
   16348:	eor	r8, r8, sl
   1634c:	ldr	sl, [sp, #52]	; 0x34
   16350:	and	r6, r6, sl
   16354:	ldr	r5, [sp, #164]	; 0xa4
   16358:	and	r8, r8, r5
   1635c:	eor	r6, r6, r9
   16360:	eor	r8, r8, fp
   16364:	movw	sl, #42789	; 0xa725
   16368:	movt	sl, #37642	; 0x930a
   1636c:	movw	r9, #37191	; 0x9147
   16370:	movt	r9, #54695	; 0xd5a7
   16374:	str	r1, [sp, #36]	; 0x24
   16378:	adds	sl, r1, sl
   1637c:	str	r7, [sp, #136]	; 0x88
   16380:	adc	r9, r7, r9
   16384:	ldr	r7, [sp, #40]	; 0x28
   16388:	adds	r7, sl, r7
   1638c:	ldr	r1, [sp, #4]
   16390:	adc	r9, r9, r1
   16394:	adds	r7, r6, r7
   16398:	adc	r9, r8, r9
   1639c:	ldr	r1, [sp, #52]	; 0x34
   163a0:	lsr	sl, r1, #14
   163a4:	orr	sl, sl, r5, lsl #18
   163a8:	lsr	r8, r5, #14
   163ac:	orr	fp, r8, r1, lsl #18
   163b0:	lsr	r6, r1, #18
   163b4:	orr	r6, r6, r5, lsl #14
   163b8:	lsr	r8, r5, #18
   163bc:	orr	r8, r8, r1, lsl #14
   163c0:	eor	sl, sl, r6
   163c4:	eor	r8, r8, fp
   163c8:	lsl	fp, r5, #23
   163cc:	orr	fp, fp, r1, lsr #9
   163d0:	lsl	r6, r1, #23
   163d4:	orr	r6, r6, r5, lsr #9
   163d8:	eor	r6, r6, sl
   163dc:	eor	r8, r8, fp
   163e0:	adds	r6, r7, r6
   163e4:	adc	r8, r9, r8
   163e8:	adds	r3, r3, r6
   163ec:	str	r3, [sp, #4]
   163f0:	adc	r2, r2, r8
   163f4:	str	r2, [sp, #172]	; 0xac
   163f8:	lsr	r7, r4, #28
   163fc:	ldr	r1, [sp, #168]	; 0xa8
   16400:	orr	r9, r7, r1, lsl #4
   16404:	lsr	r2, r1, #28
   16408:	orr	r2, r2, r4, lsl #4
   1640c:	lsl	r3, r1, #30
   16410:	orr	r3, r3, r4, lsr #2
   16414:	lsl	r7, r4, #30
   16418:	orr	r7, r7, r1, lsr #2
   1641c:	eor	r7, r7, r9
   16420:	eor	r2, r2, r3
   16424:	lsl	r3, r1, #25
   16428:	orr	r3, r3, r4, lsr #7
   1642c:	lsl	r9, r4, #25
   16430:	orr	r9, r9, r1, lsr #7
   16434:	eor	r7, r7, r9
   16438:	eor	r2, r2, r3
   1643c:	orr	r3, ip, r4
   16440:	orr	r9, lr, r1
   16444:	ldr	r5, [sp, #152]	; 0x98
   16448:	and	r3, r3, r5
   1644c:	and	r9, r9, r0
   16450:	and	fp, ip, r4
   16454:	and	sl, lr, r1
   16458:	orr	r3, r3, fp
   1645c:	orr	r9, r9, sl
   16460:	adds	r3, r7, r3
   16464:	adc	r2, r2, r9
   16468:	adds	r3, r3, r6
   1646c:	adc	r2, r2, r8
   16470:	ldr	r5, [sp, #432]	; 0x1b0
   16474:	lsr	r9, r5, #1
   16478:	ldr	r5, [sp, #436]	; 0x1b4
   1647c:	orr	r9, r9, r5, lsl #31
   16480:	lsr	r8, r5, #1
   16484:	ldr	r5, [sp, #432]	; 0x1b0
   16488:	orr	r8, r8, r5, lsl #31
   1648c:	lsr	r7, r5, #8
   16490:	ldr	r5, [sp, #436]	; 0x1b4
   16494:	orr	r7, r7, r5, lsl #24
   16498:	lsr	r6, r5, #8
   1649c:	ldr	r5, [sp, #432]	; 0x1b0
   164a0:	orr	r6, r6, r5, lsl #24
   164a4:	eor	r7, r7, r9
   164a8:	eor	r8, r8, r6
   164ac:	lsr	r6, r5, #7
   164b0:	ldr	r5, [sp, #436]	; 0x1b4
   164b4:	orr	r6, r6, r5, lsl #25
   164b8:	eor	r6, r6, r7
   164bc:	eor	r8, r8, r5, lsr #7
   164c0:	ldr	r5, [sp, #424]	; 0x1a8
   164c4:	adds	r6, r6, r5
   164c8:	ldr	r5, [sp, #428]	; 0x1ac
   164cc:	adc	r7, r8, r5
   164d0:	ldr	r8, [sp, #28]
   164d4:	adds	r6, r6, r8
   164d8:	ldr	r9, [sp, #104]	; 0x68
   164dc:	adc	r7, r7, r9
   164e0:	ldr	r5, [sp, #128]	; 0x80
   164e4:	lsr	fp, r5, #19
   164e8:	ldr	r1, [sp, #132]	; 0x84
   164ec:	orr	fp, fp, r1, lsl #13
   164f0:	lsr	r8, r1, #19
   164f4:	orr	r8, r8, r5, lsl #13
   164f8:	lsl	sl, r1, #3
   164fc:	orr	sl, sl, r5, lsr #29
   16500:	lsl	r9, r5, #3
   16504:	orr	r9, r9, r1, lsr #29
   16508:	eor	r9, r9, fp
   1650c:	eor	r8, r8, sl
   16510:	lsr	fp, r5, #6
   16514:	orr	fp, fp, r1, lsl #26
   16518:	eor	r9, r9, fp
   1651c:	eor	r8, r8, r1, lsr #6
   16520:	adds	r6, r6, r9
   16524:	mov	fp, r6
   16528:	adc	r6, r7, r8
   1652c:	mov	r7, r6
   16530:	ldr	r9, [sp, #48]	; 0x30
   16534:	ldr	r6, [sp, #52]	; 0x34
   16538:	eor	r6, r9, r6
   1653c:	ldr	r1, [sp, #8]
   16540:	mov	r8, r1
   16544:	ldr	sl, [sp, #164]	; 0xa4
   16548:	eor	r8, r8, sl
   1654c:	ldr	sl, [sp, #4]
   16550:	and	r6, r6, sl
   16554:	ldr	r5, [sp, #172]	; 0xac
   16558:	and	r8, r8, r5
   1655c:	eor	r6, r6, r9
   16560:	eor	r8, r8, r1
   16564:	movw	sl, #33391	; 0x826f
   16568:	movt	sl, #57347	; 0xe003
   1656c:	movw	r9, #25425	; 0x6351
   16570:	movt	r9, #1738	; 0x6ca
   16574:	str	fp, [sp, #140]	; 0x8c
   16578:	adds	sl, fp, sl
   1657c:	str	r7, [sp, #144]	; 0x90
   16580:	adc	r9, r7, r9
   16584:	ldr	r7, [sp, #148]	; 0x94
   16588:	adds	r7, sl, r7
   1658c:	ldr	fp, [sp, #44]	; 0x2c
   16590:	adc	r9, r9, fp
   16594:	adds	r7, r6, r7
   16598:	adc	r9, r8, r9
   1659c:	ldr	r1, [sp, #4]
   165a0:	lsr	sl, r1, #14
   165a4:	orr	sl, sl, r5, lsl #18
   165a8:	lsr	r8, r5, #14
   165ac:	orr	fp, r8, r1, lsl #18
   165b0:	lsr	r6, r1, #18
   165b4:	orr	r6, r6, r5, lsl #14
   165b8:	lsr	r8, r5, #18
   165bc:	orr	r8, r8, r1, lsl #14
   165c0:	eor	sl, sl, r6
   165c4:	eor	r8, r8, fp
   165c8:	lsl	fp, r5, #23
   165cc:	orr	fp, fp, r1, lsr #9
   165d0:	lsl	r6, r1, #23
   165d4:	orr	r6, r6, r5, lsr #9
   165d8:	eor	r6, r6, sl
   165dc:	eor	r8, r8, fp
   165e0:	adds	r6, r7, r6
   165e4:	adc	r8, r9, r8
   165e8:	ldr	r7, [sp, #152]	; 0x98
   165ec:	adds	r7, r7, r6
   165f0:	str	r7, [sp, #44]	; 0x2c
   165f4:	adc	r0, r0, r8
   165f8:	str	r0, [sp, #176]	; 0xb0
   165fc:	lsr	r7, r3, #28
   16600:	orr	r9, r7, r2, lsl #4
   16604:	lsr	r0, r2, #28
   16608:	orr	r0, r0, r3, lsl #4
   1660c:	lsl	r1, r2, #30
   16610:	orr	r1, r1, r3, lsr #2
   16614:	lsl	r7, r3, #30
   16618:	orr	r7, r7, r2, lsr #2
   1661c:	eor	r7, r7, r9
   16620:	eor	r0, r0, r1
   16624:	lsl	r1, r2, #25
   16628:	orr	r1, r1, r3, lsr #7
   1662c:	lsl	r9, r3, #25
   16630:	orr	r9, r9, r2, lsr #7
   16634:	eor	r7, r7, r9
   16638:	eor	r0, r0, r1
   1663c:	orr	r1, r4, r3
   16640:	ldr	r5, [sp, #168]	; 0xa8
   16644:	orr	r9, r5, r2
   16648:	and	r1, r1, ip
   1664c:	and	r9, r9, lr
   16650:	and	fp, r4, r3
   16654:	and	sl, r5, r2
   16658:	orr	r1, r1, fp
   1665c:	orr	r9, r9, sl
   16660:	adds	r1, r7, r1
   16664:	adc	r0, r0, r9
   16668:	adds	r1, r1, r6
   1666c:	adc	r0, r0, r8
   16670:	str	r0, [sp, #180]	; 0xb4
   16674:	ldr	r0, [sp, #56]	; 0x38
   16678:	lsr	r9, r0, #1
   1667c:	ldr	sl, [sp, #60]	; 0x3c
   16680:	orr	r9, r9, sl, lsl #31
   16684:	lsr	r8, sl, #1
   16688:	orr	r8, r8, r0, lsl #31
   1668c:	lsr	r7, r0, #8
   16690:	orr	r7, r7, sl, lsl #24
   16694:	lsr	r6, sl, #8
   16698:	orr	r6, r6, r0, lsl #24
   1669c:	eor	r7, r7, r9
   166a0:	eor	r8, r8, r6
   166a4:	lsr	r6, r0, #7
   166a8:	orr	r6, r6, sl, lsl #25
   166ac:	eor	r6, r6, r7
   166b0:	eor	r8, r8, sl, lsr #7
   166b4:	ldr	r5, [sp, #432]	; 0x1b0
   166b8:	adds	r6, r6, r5
   166bc:	ldr	r5, [sp, #436]	; 0x1b4
   166c0:	adc	r7, r8, r5
   166c4:	ldr	r0, [sp, #12]
   166c8:	adds	r6, r6, r0
   166cc:	ldr	r9, [sp, #108]	; 0x6c
   166d0:	adc	r7, r7, r9
   166d4:	ldr	r0, [sp, #36]	; 0x24
   166d8:	lsr	fp, r0, #19
   166dc:	ldr	r5, [sp, #136]	; 0x88
   166e0:	orr	fp, fp, r5, lsl #13
   166e4:	lsr	r8, r5, #19
   166e8:	orr	r8, r8, r0, lsl #13
   166ec:	lsl	sl, r5, #3
   166f0:	orr	sl, sl, r0, lsr #29
   166f4:	lsl	r9, r0, #3
   166f8:	orr	r9, r9, r5, lsr #29
   166fc:	eor	r9, r9, fp
   16700:	eor	r8, r8, sl
   16704:	ldr	r0, [sp, #36]	; 0x24
   16708:	lsr	fp, r0, #6
   1670c:	orr	fp, fp, r5, lsl #26
   16710:	eor	r9, r9, fp
   16714:	eor	r8, r8, r5, lsr #6
   16718:	adds	r0, r6, r9
   1671c:	adc	r6, r7, r8
   16720:	mov	r7, r6
   16724:	ldr	r9, [sp, #52]	; 0x34
   16728:	ldr	r6, [sp, #4]
   1672c:	eor	r6, r9, r6
   16730:	ldr	fp, [sp, #164]	; 0xa4
   16734:	mov	r8, fp
   16738:	ldr	sl, [sp, #172]	; 0xac
   1673c:	eor	r8, r8, sl
   16740:	ldr	sl, [sp, #44]	; 0x2c
   16744:	and	r6, r6, sl
   16748:	ldr	r5, [sp, #176]	; 0xb0
   1674c:	and	r8, r8, r5
   16750:	eor	r6, r6, r9
   16754:	eor	r8, r8, fp
   16758:	movw	sl, #28272	; 0x6e70
   1675c:	movt	sl, #2574	; 0xa0e
   16760:	movw	r9, #10599	; 0x2967
   16764:	movt	r9, #5161	; 0x1429
   16768:	str	r0, [sp, #148]	; 0x94
   1676c:	adds	sl, r0, sl
   16770:	str	r7, [sp, #152]	; 0x98
   16774:	adc	r9, r7, r9
   16778:	ldr	r7, [sp, #48]	; 0x30
   1677c:	adds	r7, sl, r7
   16780:	ldr	r0, [sp, #8]
   16784:	adc	r9, r9, r0
   16788:	adds	r7, r6, r7
   1678c:	adc	r9, r8, r9
   16790:	ldr	r0, [sp, #44]	; 0x2c
   16794:	lsr	sl, r0, #14
   16798:	orr	sl, sl, r5, lsl #18
   1679c:	lsr	r8, r5, #14
   167a0:	orr	fp, r8, r0, lsl #18
   167a4:	lsr	r6, r0, #18
   167a8:	orr	r6, r6, r5, lsl #14
   167ac:	lsr	r8, r5, #18
   167b0:	orr	r8, r8, r0, lsl #14
   167b4:	eor	sl, sl, r6
   167b8:	eor	r8, r8, fp
   167bc:	lsl	fp, r5, #23
   167c0:	orr	fp, fp, r0, lsr #9
   167c4:	lsl	r6, r0, #23
   167c8:	orr	r6, r6, r5, lsr #9
   167cc:	eor	r6, r6, sl
   167d0:	eor	r8, r8, fp
   167d4:	adds	r6, r7, r6
   167d8:	adc	r8, r9, r8
   167dc:	adds	r7, ip, r6
   167e0:	str	r7, [sp, #48]	; 0x30
   167e4:	adc	lr, lr, r8
   167e8:	str	lr, [sp, #184]	; 0xb8
   167ec:	lsr	r7, r1, #28
   167f0:	ldr	r0, [sp, #180]	; 0xb4
   167f4:	orr	r9, r7, r0, lsl #4
   167f8:	lsr	lr, r0, #28
   167fc:	orr	lr, lr, r1, lsl #4
   16800:	lsl	ip, r0, #30
   16804:	orr	ip, ip, r1, lsr #2
   16808:	lsl	r7, r1, #30
   1680c:	orr	r7, r7, r0, lsr #2
   16810:	eor	r7, r7, r9
   16814:	eor	lr, lr, ip
   16818:	lsl	ip, r0, #25
   1681c:	orr	ip, ip, r1, lsr #7
   16820:	lsl	r9, r1, #25
   16824:	orr	r9, r9, r0, lsr #7
   16828:	eor	r7, r7, r9
   1682c:	eor	lr, lr, ip
   16830:	orr	ip, r3, r1
   16834:	orr	r9, r2, r0
   16838:	and	ip, ip, r4
   1683c:	ldr	r5, [sp, #168]	; 0xa8
   16840:	and	r9, r9, r5
   16844:	and	fp, r3, r1
   16848:	and	sl, r2, r0
   1684c:	orr	ip, ip, fp
   16850:	orr	r9, r9, sl
   16854:	adds	ip, r7, ip
   16858:	adc	lr, lr, r9
   1685c:	adds	ip, ip, r6
   16860:	adc	lr, lr, r8
   16864:	ldr	r0, [sp, #64]	; 0x40
   16868:	lsr	r9, r0, #1
   1686c:	ldr	fp, [sp, #68]	; 0x44
   16870:	orr	r9, r9, fp, lsl #31
   16874:	lsr	r8, fp, #1
   16878:	orr	r8, r8, r0, lsl #31
   1687c:	lsr	r7, r0, #8
   16880:	orr	r7, r7, fp, lsl #24
   16884:	lsr	r6, fp, #8
   16888:	orr	r6, r6, r0, lsl #24
   1688c:	eor	r7, r7, r9
   16890:	eor	r8, r8, r6
   16894:	lsr	r6, r0, #7
   16898:	orr	r6, r6, fp, lsl #25
   1689c:	eor	r6, r6, r7
   168a0:	eor	r8, r8, fp, lsr #7
   168a4:	ldr	r9, [sp, #56]	; 0x38
   168a8:	adds	r6, r6, r9
   168ac:	ldr	sl, [sp, #60]	; 0x3c
   168b0:	adc	r7, r8, sl
   168b4:	ldr	r9, [sp, #112]	; 0x70
   168b8:	adds	r6, r6, r9
   168bc:	ldr	r8, [sp, #116]	; 0x74
   168c0:	adc	r7, r7, r8
   168c4:	ldr	r5, [sp, #140]	; 0x8c
   168c8:	lsr	fp, r5, #19
   168cc:	ldr	r0, [sp, #144]	; 0x90
   168d0:	orr	fp, fp, r0, lsl #13
   168d4:	lsr	r8, r0, #19
   168d8:	orr	r8, r8, r5, lsl #13
   168dc:	lsl	sl, r0, #3
   168e0:	orr	sl, sl, r5, lsr #29
   168e4:	lsl	r9, r5, #3
   168e8:	orr	r9, r9, r0, lsr #29
   168ec:	eor	r9, r9, fp
   168f0:	eor	r8, r8, sl
   168f4:	lsr	fp, r5, #6
   168f8:	orr	fp, fp, r0, lsl #26
   168fc:	eor	r9, r9, fp
   16900:	eor	r8, r8, r0, lsr #6
   16904:	adds	r6, r6, r9
   16908:	mov	r0, r6
   1690c:	adc	r6, r7, r8
   16910:	mov	r7, r6
   16914:	ldr	r9, [sp, #4]
   16918:	ldr	r6, [sp, #44]	; 0x2c
   1691c:	eor	r6, r9, r6
   16920:	ldr	sl, [sp, #172]	; 0xac
   16924:	mov	r8, sl
   16928:	ldr	fp, [sp, #176]	; 0xb0
   1692c:	eor	r8, r8, fp
   16930:	ldr	fp, [sp, #48]	; 0x30
   16934:	and	r6, r6, fp
   16938:	ldr	r5, [sp, #184]	; 0xb8
   1693c:	and	r8, r8, r5
   16940:	eor	r6, r6, r9
   16944:	eor	r8, r8, sl
   16948:	movw	sl, #12284	; 0x2ffc
   1694c:	movt	sl, #18130	; 0x46d2
   16950:	movw	r9, #2693	; 0xa85
   16954:	movt	r9, #10167	; 0x27b7
   16958:	str	r0, [sp, #156]	; 0x9c
   1695c:	adds	sl, r0, sl
   16960:	str	r7, [sp, #160]	; 0xa0
   16964:	adc	r9, r7, r9
   16968:	ldr	r7, [sp, #52]	; 0x34
   1696c:	adds	r7, sl, r7
   16970:	ldr	sl, [sp, #164]	; 0xa4
   16974:	adc	r9, r9, sl
   16978:	adds	r7, r6, r7
   1697c:	adc	r9, r8, r9
   16980:	lsr	sl, fp, #14
   16984:	orr	sl, sl, r5, lsl #18
   16988:	lsr	r8, r5, #14
   1698c:	mov	r0, fp
   16990:	orr	fp, r8, fp, lsl #18
   16994:	lsr	r6, r0, #18
   16998:	orr	r6, r6, r5, lsl #14
   1699c:	lsr	r8, r5, #18
   169a0:	orr	r8, r8, r0, lsl #14
   169a4:	eor	sl, sl, r6
   169a8:	eor	r8, r8, fp
   169ac:	lsl	fp, r5, #23
   169b0:	orr	fp, fp, r0, lsr #9
   169b4:	lsl	r6, r0, #23
   169b8:	orr	r6, r6, r5, lsr #9
   169bc:	eor	r6, r6, sl
   169c0:	eor	r8, r8, fp
   169c4:	adds	r6, r7, r6
   169c8:	adc	r8, r9, r8
   169cc:	adds	r5, r4, r6
   169d0:	str	r5, [sp, #8]
   169d4:	ldr	r5, [sp, #168]	; 0xa8
   169d8:	adc	r5, r5, r8
   169dc:	str	r5, [sp, #52]	; 0x34
   169e0:	lsr	r7, ip, #28
   169e4:	orr	r9, r7, lr, lsl #4
   169e8:	lsr	r5, lr, #28
   169ec:	orr	r5, r5, ip, lsl #4
   169f0:	lsl	r4, lr, #30
   169f4:	orr	r4, r4, ip, lsr #2
   169f8:	lsl	r7, ip, #30
   169fc:	orr	r7, r7, lr, lsr #2
   16a00:	eor	r7, r7, r9
   16a04:	eor	r5, r5, r4
   16a08:	lsl	r4, lr, #25
   16a0c:	orr	r4, r4, ip, lsr #7
   16a10:	lsl	r9, ip, #25
   16a14:	orr	r9, r9, lr, lsr #7
   16a18:	eor	r7, r7, r9
   16a1c:	eor	r5, r5, r4
   16a20:	orr	r4, r1, ip
   16a24:	ldr	r0, [sp, #180]	; 0xb4
   16a28:	orr	r9, r0, lr
   16a2c:	and	r4, r4, r3
   16a30:	and	r9, r9, r2
   16a34:	and	fp, r1, ip
   16a38:	and	sl, r0, lr
   16a3c:	orr	r4, r4, fp
   16a40:	orr	r9, r9, sl
   16a44:	adds	r4, r7, r4
   16a48:	adc	r5, r5, r9
   16a4c:	adds	r4, r4, r6
   16a50:	str	r4, [sp, #60]	; 0x3c
   16a54:	adc	r5, r5, r8
   16a58:	ldr	r4, [sp, #20]
   16a5c:	lsr	r9, r4, #1
   16a60:	ldr	sl, [sp, #72]	; 0x48
   16a64:	orr	r9, r9, sl, lsl #31
   16a68:	lsr	r8, sl, #1
   16a6c:	orr	r8, r8, r4, lsl #31
   16a70:	lsr	r7, r4, #8
   16a74:	orr	r7, r7, sl, lsl #24
   16a78:	lsr	r6, sl, #8
   16a7c:	orr	r6, r6, r4, lsl #24
   16a80:	eor	r7, r7, r9
   16a84:	eor	r8, r8, r6
   16a88:	lsr	r6, r4, #7
   16a8c:	orr	r6, r6, sl, lsl #25
   16a90:	eor	r6, r6, r7
   16a94:	eor	r8, r8, sl, lsr #7
   16a98:	ldr	r4, [sp, #64]	; 0x40
   16a9c:	adds	r6, r6, r4
   16aa0:	ldr	fp, [sp, #68]	; 0x44
   16aa4:	adc	r7, r8, fp
   16aa8:	ldr	r4, [sp, #32]
   16aac:	adds	r6, r6, r4
   16ab0:	ldr	r9, [sp, #16]
   16ab4:	adc	r7, r7, r9
   16ab8:	ldr	r4, [sp, #148]	; 0x94
   16abc:	lsr	fp, r4, #19
   16ac0:	ldr	r0, [sp, #152]	; 0x98
   16ac4:	orr	fp, fp, r0, lsl #13
   16ac8:	lsr	r8, r0, #19
   16acc:	orr	r8, r8, r4, lsl #13
   16ad0:	lsl	sl, r0, #3
   16ad4:	orr	sl, sl, r4, lsr #29
   16ad8:	lsl	r9, r4, #3
   16adc:	orr	r9, r9, r0, lsr #29
   16ae0:	eor	r9, r9, fp
   16ae4:	eor	r8, r8, sl
   16ae8:	lsr	fp, r4, #6
   16aec:	orr	fp, fp, r0, lsl #26
   16af0:	eor	r9, r9, fp
   16af4:	eor	r8, r8, r0, lsr #6
   16af8:	adds	r4, r6, r9
   16afc:	adc	r6, r7, r8
   16b00:	mov	r7, r6
   16b04:	ldr	r0, [sp, #44]	; 0x2c
   16b08:	ldr	r6, [sp, #48]	; 0x30
   16b0c:	eor	r6, r0, r6
   16b10:	ldr	fp, [sp, #176]	; 0xb0
   16b14:	mov	r8, fp
   16b18:	ldr	r9, [sp, #184]	; 0xb8
   16b1c:	eor	r8, r8, r9
   16b20:	ldr	r9, [sp, #8]
   16b24:	and	r6, r6, r9
   16b28:	ldr	r9, [sp, #52]	; 0x34
   16b2c:	and	r8, r8, r9
   16b30:	eor	r6, r6, r0
   16b34:	eor	r8, r8, fp
   16b38:	movw	sl, #51494	; 0xc926
   16b3c:	movt	sl, #23590	; 0x5c26
   16b40:	movw	r9, #8504	; 0x2138
   16b44:	movt	r9, #11803	; 0x2e1b
   16b48:	str	r4, [sp, #40]	; 0x28
   16b4c:	adds	sl, r4, sl
   16b50:	str	r7, [sp, #64]	; 0x40
   16b54:	adc	r9, r7, r9
   16b58:	ldr	r7, [sp, #4]
   16b5c:	adds	r7, sl, r7
   16b60:	ldr	fp, [sp, #172]	; 0xac
   16b64:	adc	r9, r9, fp
   16b68:	adds	r7, r6, r7
   16b6c:	adc	r9, r8, r9
   16b70:	ldr	r4, [sp, #8]
   16b74:	lsr	sl, r4, #14
   16b78:	ldr	r0, [sp, #52]	; 0x34
   16b7c:	orr	sl, sl, r0, lsl #18
   16b80:	lsr	r8, r0, #14
   16b84:	orr	fp, r8, r4, lsl #18
   16b88:	lsr	r6, r4, #18
   16b8c:	orr	r6, r6, r0, lsl #14
   16b90:	lsr	r8, r0, #18
   16b94:	orr	r8, r8, r4, lsl #14
   16b98:	eor	sl, sl, r6
   16b9c:	eor	r8, r8, fp
   16ba0:	lsl	fp, r0, #23
   16ba4:	orr	fp, fp, r4, lsr #9
   16ba8:	lsl	r6, r4, #23
   16bac:	orr	r6, r6, r0, lsr #9
   16bb0:	eor	r6, r6, sl
   16bb4:	eor	r8, r8, fp
   16bb8:	adds	r6, r7, r6
   16bbc:	adc	r8, r9, r8
   16bc0:	adds	r3, r3, r6
   16bc4:	str	r3, [sp, #4]
   16bc8:	adc	r2, r2, r8
   16bcc:	str	r2, [sp, #164]	; 0xa4
   16bd0:	ldr	r4, [sp, #60]	; 0x3c
   16bd4:	lsr	r7, r4, #28
   16bd8:	orr	r9, r7, r5, lsl #4
   16bdc:	lsr	r2, r5, #28
   16be0:	orr	r2, r2, r4, lsl #4
   16be4:	lsl	r3, r5, #30
   16be8:	orr	r3, r3, r4, lsr #2
   16bec:	lsl	r7, r4, #30
   16bf0:	orr	r7, r7, r5, lsr #2
   16bf4:	eor	r7, r7, r9
   16bf8:	eor	r2, r2, r3
   16bfc:	lsl	r3, r5, #25
   16c00:	orr	r3, r3, r4, lsr #7
   16c04:	lsl	r9, r4, #25
   16c08:	orr	r9, r9, r5, lsr #7
   16c0c:	eor	r7, r7, r9
   16c10:	eor	r2, r2, r3
   16c14:	orr	r3, ip, r4
   16c18:	orr	r9, lr, r5
   16c1c:	and	r3, r3, r1
   16c20:	ldr	r0, [sp, #180]	; 0xb4
   16c24:	and	r9, r9, r0
   16c28:	and	fp, ip, r4
   16c2c:	and	sl, lr, r5
   16c30:	orr	r3, r3, fp
   16c34:	orr	r9, r9, sl
   16c38:	adds	r3, r7, r3
   16c3c:	adc	r2, r2, r9
   16c40:	adds	r3, r3, r6
   16c44:	adc	r2, r2, r8
   16c48:	str	r2, [sp, #168]	; 0xa8
   16c4c:	ldr	r4, [sp, #76]	; 0x4c
   16c50:	lsr	r9, r4, #1
   16c54:	ldr	fp, [sp, #80]	; 0x50
   16c58:	orr	r9, r9, fp, lsl #31
   16c5c:	lsr	r8, fp, #1
   16c60:	orr	r8, r8, r4, lsl #31
   16c64:	lsr	r7, r4, #8
   16c68:	orr	r7, r7, fp, lsl #24
   16c6c:	lsr	r6, fp, #8
   16c70:	orr	r6, r6, r4, lsl #24
   16c74:	eor	r7, r7, r9
   16c78:	eor	r8, r8, r6
   16c7c:	lsr	r6, r4, #7
   16c80:	orr	r6, r6, fp, lsl #25
   16c84:	eor	r6, r6, r7
   16c88:	eor	r8, r8, fp, lsr #7
   16c8c:	ldr	r4, [sp, #20]
   16c90:	adds	r6, r6, r4
   16c94:	ldr	sl, [sp, #72]	; 0x48
   16c98:	adc	r7, r8, sl
   16c9c:	ldr	r4, [sp, #120]	; 0x78
   16ca0:	adds	r6, r6, r4
   16ca4:	ldr	r8, [sp, #124]	; 0x7c
   16ca8:	adc	r7, r7, r8
   16cac:	ldr	r4, [sp, #156]	; 0x9c
   16cb0:	lsr	fp, r4, #19
   16cb4:	ldr	r0, [sp, #160]	; 0xa0
   16cb8:	orr	fp, fp, r0, lsl #13
   16cbc:	lsr	r8, r0, #19
   16cc0:	orr	r8, r8, r4, lsl #13
   16cc4:	lsl	sl, r0, #3
   16cc8:	orr	sl, sl, r4, lsr #29
   16ccc:	lsl	r9, r4, #3
   16cd0:	orr	r9, r9, r0, lsr #29
   16cd4:	eor	r9, r9, fp
   16cd8:	eor	r8, r8, sl
   16cdc:	lsr	fp, r4, #6
   16ce0:	orr	fp, fp, r0, lsl #26
   16ce4:	eor	r9, r9, fp
   16ce8:	eor	r8, r8, r0, lsr #6
   16cec:	adds	r9, r6, r9
   16cf0:	mov	r0, r9
   16cf4:	adc	r4, r7, r8
   16cf8:	ldr	r7, [sp, #48]	; 0x30
   16cfc:	ldr	r8, [sp, #8]
   16d00:	eor	r6, r7, r8
   16d04:	ldr	r9, [sp, #184]	; 0xb8
   16d08:	mov	r8, r9
   16d0c:	ldr	sl, [sp, #52]	; 0x34
   16d10:	eor	r8, r8, sl
   16d14:	ldr	sl, [sp, #4]
   16d18:	and	r6, r6, sl
   16d1c:	ldr	r2, [sp, #164]	; 0xa4
   16d20:	and	r8, r8, r2
   16d24:	eor	r6, r6, r7
   16d28:	eor	r8, r8, r9
   16d2c:	movw	sl, #10989	; 0x2aed
   16d30:	movt	sl, #23236	; 0x5ac4
   16d34:	movw	r9, #28156	; 0x6dfc
   16d38:	movt	r9, #19756	; 0x4d2c
   16d3c:	str	r0, [sp, #68]	; 0x44
   16d40:	adds	sl, r0, sl
   16d44:	str	r4, [sp, #72]	; 0x48
   16d48:	adc	r9, r4, r9
   16d4c:	ldr	r7, [sp, #44]	; 0x2c
   16d50:	adds	r7, sl, r7
   16d54:	ldr	fp, [sp, #176]	; 0xb0
   16d58:	adc	r9, r9, fp
   16d5c:	adds	r7, r6, r7
   16d60:	adc	r9, r8, r9
   16d64:	ldr	r0, [sp, #4]
   16d68:	lsr	sl, r0, #14
   16d6c:	orr	sl, sl, r2, lsl #18
   16d70:	lsr	r8, r2, #14
   16d74:	orr	fp, r8, r0, lsl #18
   16d78:	lsr	r6, r0, #18
   16d7c:	orr	r6, r6, r2, lsl #14
   16d80:	lsr	r8, r2, #18
   16d84:	orr	r8, r8, r0, lsl #14
   16d88:	eor	sl, sl, r6
   16d8c:	eor	r8, r8, fp
   16d90:	lsl	fp, r2, #23
   16d94:	orr	fp, fp, r0, lsr #9
   16d98:	lsl	r6, r0, #23
   16d9c:	orr	r6, r6, r2, lsr #9
   16da0:	eor	r6, r6, sl
   16da4:	eor	r8, r8, fp
   16da8:	adds	r6, r7, r6
   16dac:	adc	r8, r9, r8
   16db0:	adds	r1, r1, r6
   16db4:	str	r1, [sp, #56]	; 0x38
   16db8:	ldr	r0, [sp, #180]	; 0xb4
   16dbc:	adc	r7, r0, r8
   16dc0:	str	r7, [sp, #172]	; 0xac
   16dc4:	lsr	r7, r3, #28
   16dc8:	ldr	r2, [sp, #168]	; 0xa8
   16dcc:	orr	r9, r7, r2, lsl #4
   16dd0:	lsr	r0, r2, #28
   16dd4:	orr	r0, r0, r3, lsl #4
   16dd8:	lsl	r1, r2, #30
   16ddc:	orr	r1, r1, r3, lsr #2
   16de0:	lsl	r7, r3, #30
   16de4:	orr	r7, r7, r2, lsr #2
   16de8:	eor	r7, r7, r9
   16dec:	eor	r0, r0, r1
   16df0:	lsl	r1, r2, #25
   16df4:	orr	r1, r1, r3, lsr #7
   16df8:	lsl	r9, r3, #25
   16dfc:	orr	r9, r9, r2, lsr #7
   16e00:	eor	r7, r7, r9
   16e04:	eor	r0, r0, r1
   16e08:	ldr	r4, [sp, #60]	; 0x3c
   16e0c:	orr	r1, r4, r3
   16e10:	orr	r9, r5, r2
   16e14:	and	r1, r1, ip
   16e18:	and	r9, r9, lr
   16e1c:	and	fp, r4, r3
   16e20:	and	sl, r5, r2
   16e24:	orr	r1, r1, fp
   16e28:	orr	r9, r9, sl
   16e2c:	adds	r1, r7, r1
   16e30:	adc	r0, r0, r9
   16e34:	adds	r1, r1, r6
   16e38:	adc	r0, r0, r8
   16e3c:	ldr	r4, [sp, #84]	; 0x54
   16e40:	lsr	r9, r4, #1
   16e44:	ldr	sl, [sp, #88]	; 0x58
   16e48:	orr	r9, r9, sl, lsl #31
   16e4c:	lsr	r8, sl, #1
   16e50:	orr	r8, r8, r4, lsl #31
   16e54:	lsr	r7, r4, #8
   16e58:	orr	r7, r7, sl, lsl #24
   16e5c:	lsr	r6, sl, #8
   16e60:	orr	r6, r6, r4, lsl #24
   16e64:	eor	r7, r7, r9
   16e68:	eor	r8, r8, r6
   16e6c:	lsr	r6, r4, #7
   16e70:	orr	r6, r6, sl, lsl #25
   16e74:	eor	r6, r6, r7
   16e78:	eor	r8, r8, sl, lsr #7
   16e7c:	ldr	r7, [sp, #76]	; 0x4c
   16e80:	adds	r6, r6, r7
   16e84:	ldr	fp, [sp, #80]	; 0x50
   16e88:	adc	r7, r8, fp
   16e8c:	ldr	r8, [sp, #128]	; 0x80
   16e90:	adds	r6, r6, r8
   16e94:	ldr	r8, [sp, #132]	; 0x84
   16e98:	adc	r7, r7, r8
   16e9c:	ldr	r4, [sp, #40]	; 0x28
   16ea0:	lsr	fp, r4, #19
   16ea4:	ldr	r2, [sp, #64]	; 0x40
   16ea8:	orr	fp, fp, r2, lsl #13
   16eac:	lsr	r8, r2, #19
   16eb0:	orr	r8, r8, r4, lsl #13
   16eb4:	lsl	sl, r2, #3
   16eb8:	orr	sl, sl, r4, lsr #29
   16ebc:	lsl	r9, r4, #3
   16ec0:	orr	r9, r9, r2, lsr #29
   16ec4:	eor	r9, r9, fp
   16ec8:	eor	r8, r8, sl
   16ecc:	ldr	fp, [sp, #40]	; 0x28
   16ed0:	lsr	fp, fp, #6
   16ed4:	orr	fp, fp, r2, lsl #26
   16ed8:	eor	r9, r9, fp
   16edc:	eor	r8, r8, r2, lsr #6
   16ee0:	adds	r9, r6, r9
   16ee4:	mov	fp, r9
   16ee8:	adc	r7, r7, r8
   16eec:	ldr	r9, [sp, #8]
   16ef0:	ldr	r6, [sp, #4]
   16ef4:	eor	r6, r9, r6
   16ef8:	ldr	r4, [sp, #52]	; 0x34
   16efc:	mov	r8, r4
   16f00:	ldr	sl, [sp, #164]	; 0xa4
   16f04:	eor	r8, r8, sl
   16f08:	ldr	sl, [sp, #56]	; 0x38
   16f0c:	and	r6, r6, sl
   16f10:	ldr	r2, [sp, #172]	; 0xac
   16f14:	and	r8, r8, r2
   16f18:	eor	r6, r6, r9
   16f1c:	eor	r8, r8, r4
   16f20:	movw	sl, #46047	; 0xb3df
   16f24:	movt	sl, #40341	; 0x9d95
   16f28:	movw	r9, #3347	; 0xd13
   16f2c:	movt	r9, #21304	; 0x5338
   16f30:	str	fp, [sp, #44]	; 0x2c
   16f34:	adds	sl, fp, sl
   16f38:	str	r7, [sp, #76]	; 0x4c
   16f3c:	adc	r9, r7, r9
   16f40:	ldr	r7, [sp, #48]	; 0x30
   16f44:	adds	r7, sl, r7
   16f48:	ldr	fp, [sp, #184]	; 0xb8
   16f4c:	adc	r9, r9, fp
   16f50:	adds	r7, r6, r7
   16f54:	adc	r9, r8, r9
   16f58:	ldr	r4, [sp, #56]	; 0x38
   16f5c:	lsr	sl, r4, #14
   16f60:	orr	sl, sl, r2, lsl #18
   16f64:	lsr	r8, r2, #14
   16f68:	orr	fp, r8, r4, lsl #18
   16f6c:	lsr	r6, r4, #18
   16f70:	orr	r6, r6, r2, lsl #14
   16f74:	lsr	r8, r2, #18
   16f78:	orr	r8, r8, r4, lsl #14
   16f7c:	eor	sl, sl, r6
   16f80:	eor	r8, r8, fp
   16f84:	lsl	fp, r2, #23
   16f88:	orr	fp, fp, r4, lsr #9
   16f8c:	lsl	r6, r4, #23
   16f90:	orr	r6, r6, r2, lsr #9
   16f94:	eor	r6, r6, sl
   16f98:	eor	r8, r8, fp
   16f9c:	adds	r6, r7, r6
   16fa0:	adc	r8, r9, r8
   16fa4:	adds	r7, ip, r6
   16fa8:	str	r7, [sp, #176]	; 0xb0
   16fac:	adc	lr, lr, r8
   16fb0:	str	lr, [sp, #180]	; 0xb4
   16fb4:	lsr	r7, r1, #28
   16fb8:	orr	r9, r7, r0, lsl #4
   16fbc:	lsr	lr, r0, #28
   16fc0:	orr	lr, lr, r1, lsl #4
   16fc4:	lsl	ip, r0, #30
   16fc8:	orr	ip, ip, r1, lsr #2
   16fcc:	lsl	r7, r1, #30
   16fd0:	orr	r7, r7, r0, lsr #2
   16fd4:	eor	r7, r7, r9
   16fd8:	eor	lr, lr, ip
   16fdc:	lsl	ip, r0, #25
   16fe0:	orr	ip, ip, r1, lsr #7
   16fe4:	lsl	r9, r1, #25
   16fe8:	orr	r9, r9, r0, lsr #7
   16fec:	eor	r7, r7, r9
   16ff0:	eor	lr, lr, ip
   16ff4:	orr	ip, r3, r1
   16ff8:	ldr	r2, [sp, #168]	; 0xa8
   16ffc:	orr	r9, r2, r0
   17000:	ldr	r4, [sp, #60]	; 0x3c
   17004:	and	ip, ip, r4
   17008:	and	r9, r9, r5
   1700c:	and	fp, r3, r1
   17010:	and	sl, r2, r0
   17014:	orr	ip, ip, fp
   17018:	orr	r9, r9, sl
   1701c:	adds	ip, r7, ip
   17020:	adc	lr, lr, r9
   17024:	adds	ip, ip, r6
   17028:	adc	lr, lr, r8
   1702c:	ldr	r4, [sp, #92]	; 0x5c
   17030:	lsr	r9, r4, #1
   17034:	ldr	fp, [sp, #96]	; 0x60
   17038:	orr	r9, r9, fp, lsl #31
   1703c:	lsr	r8, fp, #1
   17040:	orr	r8, r8, r4, lsl #31
   17044:	lsr	r7, r4, #8
   17048:	orr	r7, r7, fp, lsl #24
   1704c:	lsr	r6, fp, #8
   17050:	orr	r6, r6, r4, lsl #24
   17054:	eor	r7, r7, r9
   17058:	eor	r8, r8, r6
   1705c:	lsr	r6, r4, #7
   17060:	orr	r6, r6, fp, lsl #25
   17064:	eor	r6, r6, r7
   17068:	eor	r8, r8, fp, lsr #7
   1706c:	ldr	r7, [sp, #84]	; 0x54
   17070:	adds	r6, r6, r7
   17074:	ldr	sl, [sp, #88]	; 0x58
   17078:	adc	r7, r8, sl
   1707c:	ldr	r8, [sp, #36]	; 0x24
   17080:	adds	r6, r6, r8
   17084:	ldr	r8, [sp, #136]	; 0x88
   17088:	adc	r7, r7, r8
   1708c:	ldr	r2, [sp, #68]	; 0x44
   17090:	lsr	fp, r2, #19
   17094:	ldr	r4, [sp, #72]	; 0x48
   17098:	orr	fp, fp, r4, lsl #13
   1709c:	lsr	r8, r4, #19
   170a0:	orr	r8, r8, r2, lsl #13
   170a4:	lsl	sl, r4, #3
   170a8:	orr	sl, sl, r2, lsr #29
   170ac:	lsl	r9, r2, #3
   170b0:	orr	r9, r9, r4, lsr #29
   170b4:	eor	r9, r9, fp
   170b8:	eor	r8, r8, sl
   170bc:	lsr	fp, r2, #6
   170c0:	orr	fp, fp, r4, lsl #26
   170c4:	eor	r9, r9, fp
   170c8:	eor	r8, r8, r4, lsr #6
   170cc:	adds	r9, r6, r9
   170d0:	mov	r4, r9
   170d4:	adc	r6, r7, r8
   170d8:	mov	r7, r6
   170dc:	ldr	r9, [sp, #4]
   170e0:	ldr	r6, [sp, #56]	; 0x38
   170e4:	eor	r6, r9, r6
   170e8:	ldr	sl, [sp, #164]	; 0xa4
   170ec:	mov	r8, sl
   170f0:	ldr	fp, [sp, #172]	; 0xac
   170f4:	eor	r8, r8, fp
   170f8:	ldr	fp, [sp, #176]	; 0xb0
   170fc:	and	r6, r6, fp
   17100:	ldr	r2, [sp, #180]	; 0xb4
   17104:	and	r8, r8, r2
   17108:	eor	r6, r6, r9
   1710c:	eor	r8, r8, sl
   17110:	movw	sl, #25566	; 0x63de
   17114:	movt	sl, #35759	; 0x8baf
   17118:	movw	r9, #29524	; 0x7354
   1711c:	movt	r9, #25866	; 0x650a
   17120:	str	r4, [sp, #48]	; 0x30
   17124:	adds	sl, r4, sl
   17128:	str	r7, [sp, #80]	; 0x50
   1712c:	adc	r9, r7, r9
   17130:	ldr	r7, [sp, #8]
   17134:	adds	r7, sl, r7
   17138:	ldr	r4, [sp, #52]	; 0x34
   1713c:	adc	r9, r9, r4
   17140:	adds	r7, r6, r7
   17144:	adc	r9, r8, r9
   17148:	lsr	sl, fp, #14
   1714c:	orr	sl, sl, r2, lsl #18
   17150:	lsr	r8, r2, #14
   17154:	mov	r4, fp
   17158:	orr	fp, r8, fp, lsl #18
   1715c:	lsr	r6, r4, #18
   17160:	orr	r6, r6, r2, lsl #14
   17164:	lsr	r8, r2, #18
   17168:	orr	r8, r8, r4, lsl #14
   1716c:	eor	sl, sl, r6
   17170:	eor	r8, r8, fp
   17174:	lsl	fp, r2, #23
   17178:	orr	fp, fp, r4, lsr #9
   1717c:	lsl	r6, r4, #23
   17180:	orr	r6, r6, r2, lsr #9
   17184:	eor	r6, r6, sl
   17188:	eor	r8, r8, fp
   1718c:	adds	r6, r7, r6
   17190:	adc	r8, r9, r8
   17194:	ldr	r4, [sp, #60]	; 0x3c
   17198:	adds	r2, r4, r6
   1719c:	str	r2, [sp, #184]	; 0xb8
   171a0:	adc	r5, r5, r8
   171a4:	str	r5, [sp, #52]	; 0x34
   171a8:	lsr	r7, ip, #28
   171ac:	orr	r9, r7, lr, lsl #4
   171b0:	lsr	r5, lr, #28
   171b4:	orr	r5, r5, ip, lsl #4
   171b8:	lsl	r4, lr, #30
   171bc:	orr	r4, r4, ip, lsr #2
   171c0:	lsl	r7, ip, #30
   171c4:	orr	r7, r7, lr, lsr #2
   171c8:	eor	r7, r7, r9
   171cc:	eor	r5, r5, r4
   171d0:	lsl	r4, lr, #25
   171d4:	orr	r4, r4, ip, lsr #7
   171d8:	lsl	r9, ip, #25
   171dc:	orr	r9, r9, lr, lsr #7
   171e0:	eor	r7, r7, r9
   171e4:	eor	r5, r5, r4
   171e8:	orr	r4, r1, ip
   171ec:	orr	r9, r0, lr
   171f0:	and	r4, r4, r3
   171f4:	ldr	r2, [sp, #168]	; 0xa8
   171f8:	and	r9, r9, r2
   171fc:	and	fp, r1, ip
   17200:	and	sl, r0, lr
   17204:	orr	r4, r4, fp
   17208:	orr	r9, r9, sl
   1720c:	adds	r4, r7, r4
   17210:	adc	r5, r5, r9
   17214:	adds	r4, r4, r6
   17218:	adc	r5, r5, r8
   1721c:	str	r5, [sp, #188]	; 0xbc
   17220:	ldr	r5, [sp, #24]
   17224:	lsr	r9, r5, #1
   17228:	ldr	sl, [sp, #100]	; 0x64
   1722c:	orr	r9, r9, sl, lsl #31
   17230:	lsr	r8, sl, #1
   17234:	orr	r8, r8, r5, lsl #31
   17238:	lsr	r7, r5, #8
   1723c:	orr	r7, r7, sl, lsl #24
   17240:	lsr	r6, sl, #8
   17244:	orr	r6, r6, r5, lsl #24
   17248:	eor	r7, r7, r9
   1724c:	eor	r8, r8, r6
   17250:	lsr	r6, r5, #7
   17254:	orr	r6, r6, sl, lsl #25
   17258:	eor	r6, r6, r7
   1725c:	eor	r8, r8, sl, lsr #7
   17260:	ldr	r5, [sp, #92]	; 0x5c
   17264:	adds	r6, r6, r5
   17268:	ldr	fp, [sp, #96]	; 0x60
   1726c:	adc	r7, r8, fp
   17270:	ldr	r9, [sp, #140]	; 0x8c
   17274:	adds	r6, r6, r9
   17278:	ldr	r8, [sp, #144]	; 0x90
   1727c:	adc	r7, r7, r8
   17280:	ldr	r5, [sp, #44]	; 0x2c
   17284:	lsr	fp, r5, #19
   17288:	ldr	r2, [sp, #76]	; 0x4c
   1728c:	orr	fp, fp, r2, lsl #13
   17290:	lsr	r8, r2, #19
   17294:	orr	r8, r8, r5, lsl #13
   17298:	lsl	sl, r2, #3
   1729c:	orr	sl, sl, r5, lsr #29
   172a0:	lsl	r9, r5, #3
   172a4:	orr	r9, r9, r2, lsr #29
   172a8:	eor	r9, r9, fp
   172ac:	eor	r8, r8, sl
   172b0:	ldr	r5, [sp, #44]	; 0x2c
   172b4:	lsr	fp, r5, #6
   172b8:	orr	fp, fp, r2, lsl #26
   172bc:	eor	r9, r9, fp
   172c0:	eor	r8, r8, r2, lsr #6
   172c4:	adds	r9, r6, r9
   172c8:	mov	r5, r9
   172cc:	adc	r6, r7, r8
   172d0:	mov	r7, r6
   172d4:	ldr	r9, [sp, #56]	; 0x38
   172d8:	ldr	r6, [sp, #176]	; 0xb0
   172dc:	eor	r6, r9, r6
   172e0:	ldr	fp, [sp, #172]	; 0xac
   172e4:	mov	r8, fp
   172e8:	ldr	r2, [sp, #180]	; 0xb4
   172ec:	eor	r8, r8, r2
   172f0:	ldr	r2, [sp, #184]	; 0xb8
   172f4:	and	r6, r6, r2
   172f8:	ldr	sl, [sp, #52]	; 0x34
   172fc:	and	r8, r8, sl
   17300:	eor	r6, r6, r9
   17304:	eor	r8, r8, fp
   17308:	movw	sl, #45736	; 0xb2a8
   1730c:	movt	sl, #15479	; 0x3c77
   17310:	movw	r9, #2747	; 0xabb
   17314:	movt	r9, #30314	; 0x766a
   17318:	str	r5, [sp, #20]
   1731c:	adds	sl, r5, sl
   17320:	str	r7, [sp, #84]	; 0x54
   17324:	adc	r9, r7, r9
   17328:	ldr	r7, [sp, #4]
   1732c:	adds	r7, sl, r7
   17330:	ldr	fp, [sp, #164]	; 0xa4
   17334:	adc	r9, r9, fp
   17338:	adds	r7, r6, r7
   1733c:	adc	r9, r8, r9
   17340:	lsr	sl, r2, #14
   17344:	ldr	r5, [sp, #52]	; 0x34
   17348:	orr	sl, sl, r5, lsl #18
   1734c:	lsr	r8, r5, #14
   17350:	orr	fp, r8, r2, lsl #18
   17354:	lsr	r6, r2, #18
   17358:	orr	r6, r6, r5, lsl #14
   1735c:	lsr	r8, r5, #18
   17360:	orr	r8, r8, r2, lsl #14
   17364:	eor	sl, sl, r6
   17368:	eor	r8, r8, fp
   1736c:	lsl	fp, r5, #23
   17370:	orr	fp, fp, r2, lsr #9
   17374:	lsl	r6, r2, #23
   17378:	orr	r6, r6, r5, lsr #9
   1737c:	eor	r6, r6, sl
   17380:	eor	r8, r8, fp
   17384:	adds	r6, r7, r6
   17388:	adc	r8, r9, r8
   1738c:	adds	r3, r3, r6
   17390:	str	r3, [sp, #60]	; 0x3c
   17394:	ldr	r2, [sp, #168]	; 0xa8
   17398:	adc	r3, r2, r8
   1739c:	str	r3, [sp, #4]
   173a0:	lsr	r7, r4, #28
   173a4:	ldr	r5, [sp, #188]	; 0xbc
   173a8:	orr	r9, r7, r5, lsl #4
   173ac:	lsr	r2, r5, #28
   173b0:	orr	r2, r2, r4, lsl #4
   173b4:	lsl	r3, r5, #30
   173b8:	orr	r3, r3, r4, lsr #2
   173bc:	lsl	r7, r4, #30
   173c0:	orr	r7, r7, r5, lsr #2
   173c4:	eor	r7, r7, r9
   173c8:	eor	r2, r2, r3
   173cc:	lsl	r3, r5, #25
   173d0:	orr	r3, r3, r4, lsr #7
   173d4:	lsl	r9, r4, #25
   173d8:	orr	r9, r9, r5, lsr #7
   173dc:	eor	r7, r7, r9
   173e0:	eor	r2, r2, r3
   173e4:	orr	r3, ip, r4
   173e8:	orr	r9, lr, r5
   173ec:	and	r3, r3, r1
   173f0:	and	r9, r9, r0
   173f4:	and	fp, ip, r4
   173f8:	and	sl, lr, r5
   173fc:	orr	r3, r3, fp
   17400:	orr	r9, r9, sl
   17404:	adds	r3, r7, r3
   17408:	adc	r2, r2, r9
   1740c:	adds	r3, r3, r6
   17410:	adc	r2, r2, r8
   17414:	ldr	r5, [sp, #28]
   17418:	lsr	r9, r5, #1
   1741c:	ldr	fp, [sp, #104]	; 0x68
   17420:	orr	r9, r9, fp, lsl #31
   17424:	lsr	r8, fp, #1
   17428:	orr	r8, r8, r5, lsl #31
   1742c:	lsr	r7, r5, #8
   17430:	orr	r7, r7, fp, lsl #24
   17434:	lsr	r6, fp, #8
   17438:	orr	r6, r6, r5, lsl #24
   1743c:	eor	r7, r7, r9
   17440:	eor	r8, r8, r6
   17444:	lsr	r6, r5, #7
   17448:	orr	r6, r6, fp, lsl #25
   1744c:	eor	r6, r6, r7
   17450:	eor	r8, r8, fp, lsr #7
   17454:	ldr	r5, [sp, #24]
   17458:	adds	r6, r6, r5
   1745c:	ldr	sl, [sp, #100]	; 0x64
   17460:	adc	r7, r8, sl
   17464:	ldr	r8, [sp, #148]	; 0x94
   17468:	adds	r6, r6, r8
   1746c:	ldr	r8, [sp, #152]	; 0x98
   17470:	adc	r7, r7, r8
   17474:	ldr	r9, [sp, #48]	; 0x30
   17478:	lsr	fp, r9, #19
   1747c:	ldr	r5, [sp, #80]	; 0x50
   17480:	orr	fp, fp, r5, lsl #13
   17484:	lsr	r8, r5, #19
   17488:	orr	r8, r8, r9, lsl #13
   1748c:	lsl	sl, r5, #3
   17490:	orr	sl, sl, r9, lsr #29
   17494:	lsl	r9, r9, #3
   17498:	orr	r9, r9, r5, lsr #29
   1749c:	eor	r9, r9, fp
   174a0:	eor	r8, r8, sl
   174a4:	ldr	fp, [sp, #48]	; 0x30
   174a8:	lsr	fp, fp, #6
   174ac:	orr	fp, fp, r5, lsl #26
   174b0:	eor	r9, r9, fp
   174b4:	eor	r8, r8, r5, lsr #6
   174b8:	adds	r9, r6, r9
   174bc:	mov	r5, r9
   174c0:	adc	r6, r7, r8
   174c4:	mov	r7, r6
   174c8:	ldr	r9, [sp, #176]	; 0xb0
   174cc:	ldr	r6, [sp, #184]	; 0xb8
   174d0:	eor	r6, r9, r6
   174d4:	ldr	sl, [sp, #180]	; 0xb4
   174d8:	mov	r8, sl
   174dc:	ldr	fp, [sp, #52]	; 0x34
   174e0:	eor	r8, r8, fp
   174e4:	ldr	fp, [sp, #60]	; 0x3c
   174e8:	and	r6, r6, fp
   174ec:	ldr	fp, [sp, #4]
   174f0:	and	r8, r8, fp
   174f4:	eor	r6, r6, r9
   174f8:	eor	r8, r8, sl
   174fc:	movw	sl, #44774	; 0xaee6
   17500:	movt	sl, #18413	; 0x47ed
   17504:	movw	r9, #51502	; 0xc92e
   17508:	movt	r9, #33218	; 0x81c2
   1750c:	str	r5, [sp, #88]	; 0x58
   17510:	adds	sl, r5, sl
   17514:	str	r7, [sp, #92]	; 0x5c
   17518:	adc	r9, r7, r9
   1751c:	ldr	r7, [sp, #56]	; 0x38
   17520:	adds	r7, sl, r7
   17524:	ldr	fp, [sp, #172]	; 0xac
   17528:	adc	r9, r9, fp
   1752c:	adds	r7, r6, r7
   17530:	adc	r9, r8, r9
   17534:	ldr	r5, [sp, #60]	; 0x3c
   17538:	lsr	sl, r5, #14
   1753c:	ldr	r8, [sp, #4]
   17540:	orr	sl, sl, r8, lsl #18
   17544:	lsr	r8, r8, #14
   17548:	orr	fp, r8, r5, lsl #18
   1754c:	lsr	r6, r5, #18
   17550:	ldr	r8, [sp, #4]
   17554:	orr	r6, r6, r8, lsl #14
   17558:	lsr	r8, r8, #18
   1755c:	orr	r8, r8, r5, lsl #14
   17560:	eor	sl, sl, r6
   17564:	eor	r8, r8, fp
   17568:	ldr	r6, [sp, #4]
   1756c:	lsl	fp, r6, #23
   17570:	orr	fp, fp, r5, lsr #9
   17574:	lsl	r6, r5, #23
   17578:	ldr	r5, [sp, #4]
   1757c:	orr	r6, r6, r5, lsr #9
   17580:	eor	r6, r6, sl
   17584:	eor	r8, r8, fp
   17588:	adds	r6, r7, r6
   1758c:	adc	r8, r9, r8
   17590:	adds	r1, r1, r6
   17594:	str	r1, [sp, #24]
   17598:	adc	r1, r0, r8
   1759c:	str	r1, [sp, #8]
   175a0:	lsr	r7, r3, #28
   175a4:	orr	r9, r7, r2, lsl #4
   175a8:	lsr	r0, r2, #28
   175ac:	orr	r0, r0, r3, lsl #4
   175b0:	lsl	r1, r2, #30
   175b4:	orr	r1, r1, r3, lsr #2
   175b8:	lsl	r7, r3, #30
   175bc:	orr	r7, r7, r2, lsr #2
   175c0:	eor	r7, r7, r9
   175c4:	eor	r0, r0, r1
   175c8:	lsl	r1, r2, #25
   175cc:	orr	r1, r1, r3, lsr #7
   175d0:	lsl	r9, r3, #25
   175d4:	orr	r9, r9, r2, lsr #7
   175d8:	eor	r7, r7, r9
   175dc:	eor	r0, r0, r1
   175e0:	orr	r1, r4, r3
   175e4:	ldr	r5, [sp, #188]	; 0xbc
   175e8:	orr	r9, r5, r2
   175ec:	and	r1, r1, ip
   175f0:	and	r9, r9, lr
   175f4:	and	fp, r4, r3
   175f8:	and	sl, r5, r2
   175fc:	orr	r1, r1, fp
   17600:	orr	r9, r9, sl
   17604:	adds	r1, r7, r1
   17608:	adc	r0, r0, r9
   1760c:	adds	r1, r1, r6
   17610:	adc	r0, r0, r8
   17614:	ldr	r5, [sp, #12]
   17618:	lsr	r9, r5, #1
   1761c:	ldr	sl, [sp, #108]	; 0x6c
   17620:	orr	r9, r9, sl, lsl #31
   17624:	lsr	r8, sl, #1
   17628:	orr	r8, r8, r5, lsl #31
   1762c:	lsr	r7, r5, #8
   17630:	orr	r7, r7, sl, lsl #24
   17634:	lsr	r6, sl, #8
   17638:	orr	r6, r6, r5, lsl #24
   1763c:	eor	r7, r7, r9
   17640:	eor	r8, r8, r6
   17644:	lsr	r6, r5, #7
   17648:	orr	r6, r6, sl, lsl #25
   1764c:	eor	r6, r6, r7
   17650:	eor	r8, r8, sl, lsr #7
   17654:	ldr	r5, [sp, #28]
   17658:	adds	r6, r6, r5
   1765c:	ldr	fp, [sp, #104]	; 0x68
   17660:	adc	r7, r8, fp
   17664:	ldr	r8, [sp, #156]	; 0x9c
   17668:	adds	r6, r6, r8
   1766c:	ldr	r8, [sp, #160]	; 0xa0
   17670:	adc	r7, r7, r8
   17674:	ldr	r5, [sp, #20]
   17678:	lsr	fp, r5, #19
   1767c:	ldr	r9, [sp, #84]	; 0x54
   17680:	orr	fp, fp, r9, lsl #13
   17684:	lsr	r8, r9, #19
   17688:	orr	r8, r8, r5, lsl #13
   1768c:	mov	r5, r9
   17690:	lsl	sl, r9, #3
   17694:	ldr	r9, [sp, #20]
   17698:	orr	sl, sl, r9, lsr #29
   1769c:	lsl	r9, r9, #3
   176a0:	orr	r9, r9, r5, lsr #29
   176a4:	eor	r9, r9, fp
   176a8:	eor	r8, r8, sl
   176ac:	ldr	fp, [sp, #20]
   176b0:	lsr	fp, fp, #6
   176b4:	orr	fp, fp, r5, lsl #26
   176b8:	eor	r9, r9, fp
   176bc:	eor	r8, r8, r5, lsr #6
   176c0:	adds	r6, r6, r9
   176c4:	mov	fp, r6
   176c8:	adc	r6, r7, r8
   176cc:	mov	r7, r6
   176d0:	ldr	r9, [sp, #184]	; 0xb8
   176d4:	ldr	r6, [sp, #60]	; 0x3c
   176d8:	eor	r6, r9, r6
   176dc:	ldr	r5, [sp, #52]	; 0x34
   176e0:	mov	r8, r5
   176e4:	ldr	sl, [sp, #4]
   176e8:	eor	r8, r8, sl
   176ec:	ldr	sl, [sp, #24]
   176f0:	and	r6, r6, sl
   176f4:	ldr	sl, [sp, #8]
   176f8:	and	r8, r8, sl
   176fc:	eor	r6, r6, r9
   17700:	eor	r8, r8, r5
   17704:	movw	sl, #13627	; 0x353b
   17708:	movt	sl, #5250	; 0x1482
   1770c:	movw	r9, #11397	; 0x2c85
   17710:	movt	r9, #37490	; 0x9272
   17714:	str	fp, [sp, #28]
   17718:	adds	sl, fp, sl
   1771c:	str	r7, [sp, #56]	; 0x38
   17720:	adc	r9, r7, r9
   17724:	ldr	r7, [sp, #176]	; 0xb0
   17728:	adds	r7, sl, r7
   1772c:	ldr	r5, [sp, #180]	; 0xb4
   17730:	adc	r9, r9, r5
   17734:	adds	r7, r6, r7
   17738:	adc	r9, r8, r9
   1773c:	ldr	r5, [sp, #24]
   17740:	lsr	sl, r5, #14
   17744:	ldr	r8, [sp, #8]
   17748:	orr	sl, sl, r8, lsl #18
   1774c:	lsr	r8, r8, #14
   17750:	orr	fp, r8, r5, lsl #18
   17754:	lsr	r6, r5, #18
   17758:	ldr	r8, [sp, #8]
   1775c:	orr	r6, r6, r8, lsl #14
   17760:	lsr	r8, r8, #18
   17764:	orr	r8, r8, r5, lsl #14
   17768:	eor	sl, sl, r6
   1776c:	eor	r8, r8, fp
   17770:	ldr	r6, [sp, #8]
   17774:	lsl	fp, r6, #23
   17778:	orr	fp, fp, r5, lsr #9
   1777c:	lsl	r6, r5, #23
   17780:	ldr	r5, [sp, #8]
   17784:	orr	r6, r6, r5, lsr #9
   17788:	eor	r6, r6, sl
   1778c:	eor	r8, r8, fp
   17790:	adds	r6, r7, r6
   17794:	adc	r8, r9, r8
   17798:	adds	r7, ip, r6
   1779c:	str	r7, [sp, #164]	; 0xa4
   177a0:	adc	lr, lr, r8
   177a4:	str	lr, [sp, #168]	; 0xa8
   177a8:	lsr	r7, r1, #28
   177ac:	orr	r9, r7, r0, lsl #4
   177b0:	lsr	lr, r0, #28
   177b4:	orr	lr, lr, r1, lsl #4
   177b8:	lsl	ip, r0, #30
   177bc:	orr	ip, ip, r1, lsr #2
   177c0:	lsl	r7, r1, #30
   177c4:	orr	r7, r7, r0, lsr #2
   177c8:	eor	r7, r7, r9
   177cc:	eor	lr, lr, ip
   177d0:	lsl	ip, r0, #25
   177d4:	orr	ip, ip, r1, lsr #7
   177d8:	lsl	r9, r1, #25
   177dc:	orr	r9, r9, r0, lsr #7
   177e0:	eor	r7, r7, r9
   177e4:	eor	lr, lr, ip
   177e8:	orr	ip, r3, r1
   177ec:	orr	r9, r2, r0
   177f0:	and	ip, ip, r4
   177f4:	ldr	r5, [sp, #188]	; 0xbc
   177f8:	and	r9, r9, r5
   177fc:	and	fp, r3, r1
   17800:	and	sl, r2, r0
   17804:	orr	ip, ip, fp
   17808:	orr	r9, r9, sl
   1780c:	adds	ip, r7, ip
   17810:	adc	lr, lr, r9
   17814:	adds	ip, ip, r6
   17818:	str	ip, [sp, #172]	; 0xac
   1781c:	adc	ip, lr, r8
   17820:	str	ip, [sp, #176]	; 0xb0
   17824:	ldr	ip, [sp, #112]	; 0x70
   17828:	lsr	r9, ip, #1
   1782c:	ldr	fp, [sp, #116]	; 0x74
   17830:	orr	r9, r9, fp, lsl #31
   17834:	lsr	r8, fp, #1
   17838:	orr	r8, r8, ip, lsl #31
   1783c:	lsr	r7, ip, #8
   17840:	orr	r7, r7, fp, lsl #24
   17844:	lsr	r6, fp, #8
   17848:	orr	r6, r6, ip, lsl #24
   1784c:	eor	r7, r7, r9
   17850:	eor	r8, r8, r6
   17854:	lsr	r6, ip, #7
   17858:	orr	r6, r6, fp, lsl #25
   1785c:	eor	r6, r6, r7
   17860:	eor	r8, r8, fp, lsr #7
   17864:	ldr	ip, [sp, #12]
   17868:	adds	r6, r6, ip
   1786c:	ldr	sl, [sp, #108]	; 0x6c
   17870:	adc	r7, r8, sl
   17874:	ldr	ip, [sp, #40]	; 0x28
   17878:	adds	r6, r6, ip
   1787c:	ldr	r8, [sp, #64]	; 0x40
   17880:	adc	r7, r7, r8
   17884:	ldr	ip, [sp, #88]	; 0x58
   17888:	lsr	fp, ip, #19
   1788c:	ldr	r5, [sp, #92]	; 0x5c
   17890:	orr	fp, fp, r5, lsl #13
   17894:	lsr	r8, r5, #19
   17898:	orr	r8, r8, ip, lsl #13
   1789c:	lsl	sl, r5, #3
   178a0:	orr	sl, sl, ip, lsr #29
   178a4:	lsl	r9, ip, #3
   178a8:	orr	r9, r9, r5, lsr #29
   178ac:	eor	r9, r9, fp
   178b0:	eor	r8, r8, sl
   178b4:	lsr	fp, ip, #6
   178b8:	orr	fp, fp, r5, lsl #26
   178bc:	eor	r9, r9, fp
   178c0:	eor	r8, r8, r5, lsr #6
   178c4:	adds	ip, r6, r9
   178c8:	mov	r5, ip
   178cc:	adc	ip, r7, r8
   178d0:	ldr	r7, [sp, #60]	; 0x3c
   178d4:	ldr	r8, [sp, #24]
   178d8:	eor	r6, r7, r8
   178dc:	ldr	r9, [sp, #4]
   178e0:	mov	r8, r9
   178e4:	ldr	sl, [sp, #8]
   178e8:	eor	r8, r8, sl
   178ec:	ldr	fp, [sp, #164]	; 0xa4
   178f0:	and	r6, r6, fp
   178f4:	ldr	lr, [sp, #168]	; 0xa8
   178f8:	and	r8, r8, lr
   178fc:	eor	r6, r6, r7
   17900:	eor	r8, r8, r9
   17904:	mov	sl, #868	; 0x364
   17908:	movt	sl, #19697	; 0x4cf1
   1790c:	movw	r9, #59553	; 0xe8a1
   17910:	movt	r9, #41663	; 0xa2bf
   17914:	str	r5, [sp, #96]	; 0x60
   17918:	adds	sl, r5, sl
   1791c:	str	ip, [sp, #100]	; 0x64
   17920:	adc	r9, ip, r9
   17924:	ldr	r7, [sp, #184]	; 0xb8
   17928:	adds	r7, sl, r7
   1792c:	ldr	ip, [sp, #52]	; 0x34
   17930:	adc	r9, r9, ip
   17934:	adds	r7, r6, r7
   17938:	adc	r9, r8, r9
   1793c:	lsr	sl, fp, #14
   17940:	orr	sl, sl, lr, lsl #18
   17944:	lsr	r8, lr, #14
   17948:	mov	ip, fp
   1794c:	orr	fp, r8, fp, lsl #18
   17950:	lsr	r6, ip, #18
   17954:	orr	r6, r6, lr, lsl #14
   17958:	lsr	r8, lr, #18
   1795c:	orr	r8, r8, ip, lsl #14
   17960:	eor	sl, sl, r6
   17964:	eor	r8, r8, fp
   17968:	lsl	fp, lr, #23
   1796c:	orr	fp, fp, ip, lsr #9
   17970:	lsl	r6, ip, #23
   17974:	orr	r6, r6, lr, lsr #9
   17978:	eor	r6, r6, sl
   1797c:	eor	r8, r8, fp
   17980:	adds	r6, r7, r6
   17984:	adc	r8, r9, r8
   17988:	adds	r7, r4, r6
   1798c:	str	r7, [sp, #52]	; 0x34
   17990:	ldr	r5, [sp, #188]	; 0xbc
   17994:	adc	r7, r5, r8
   17998:	str	r7, [sp, #180]	; 0xb4
   1799c:	ldr	lr, [sp, #172]	; 0xac
   179a0:	lsr	r7, lr, #28
   179a4:	ldr	ip, [sp, #176]	; 0xb0
   179a8:	orr	r9, r7, ip, lsl #4
   179ac:	lsr	r5, ip, #28
   179b0:	orr	r5, r5, lr, lsl #4
   179b4:	lsl	r4, ip, #30
   179b8:	orr	r4, r4, lr, lsr #2
   179bc:	lsl	r7, lr, #30
   179c0:	orr	r7, r7, ip, lsr #2
   179c4:	eor	r7, r7, r9
   179c8:	eor	r5, r5, r4
   179cc:	lsl	r4, ip, #25
   179d0:	orr	r4, r4, lr, lsr #7
   179d4:	lsl	r9, lr, #25
   179d8:	orr	r9, r9, ip, lsr #7
   179dc:	eor	r7, r7, r9
   179e0:	eor	r5, r5, r4
   179e4:	orr	r4, r1, lr
   179e8:	orr	r9, r0, ip
   179ec:	and	r4, r4, r3
   179f0:	and	r9, r9, r2
   179f4:	and	fp, r1, lr
   179f8:	and	sl, r0, ip
   179fc:	orr	r4, r4, fp
   17a00:	orr	r9, r9, sl
   17a04:	adds	r4, r7, r4
   17a08:	adc	r5, r5, r9
   17a0c:	adds	r4, r4, r6
   17a10:	adc	r5, r5, r8
   17a14:	ldr	ip, [sp, #32]
   17a18:	lsr	r9, ip, #1
   17a1c:	ldr	sl, [sp, #16]
   17a20:	orr	r9, r9, sl, lsl #31
   17a24:	lsr	r8, sl, #1
   17a28:	orr	r8, r8, ip, lsl #31
   17a2c:	lsr	r7, ip, #8
   17a30:	orr	r7, r7, sl, lsl #24
   17a34:	lsr	r6, sl, #8
   17a38:	orr	r6, r6, ip, lsl #24
   17a3c:	eor	r7, r7, r9
   17a40:	eor	r8, r8, r6
   17a44:	lsr	r6, ip, #7
   17a48:	orr	r6, r6, sl, lsl #25
   17a4c:	eor	r6, r6, r7
   17a50:	eor	r8, r8, sl, lsr #7
   17a54:	ldr	r9, [sp, #112]	; 0x70
   17a58:	adds	r6, r6, r9
   17a5c:	ldr	fp, [sp, #116]	; 0x74
   17a60:	adc	r7, r8, fp
   17a64:	ldr	r9, [sp, #68]	; 0x44
   17a68:	adds	r6, r6, r9
   17a6c:	ldr	r9, [sp, #72]	; 0x48
   17a70:	adc	r7, r7, r9
   17a74:	ldr	ip, [sp, #28]
   17a78:	lsr	fp, ip, #19
   17a7c:	ldr	lr, [sp, #56]	; 0x38
   17a80:	orr	fp, fp, lr, lsl #13
   17a84:	lsr	r8, lr, #19
   17a88:	orr	r8, r8, ip, lsl #13
   17a8c:	lsl	sl, lr, #3
   17a90:	orr	sl, sl, ip, lsr #29
   17a94:	lsl	r9, ip, #3
   17a98:	orr	r9, r9, lr, lsr #29
   17a9c:	eor	r9, r9, fp
   17aa0:	eor	r8, r8, sl
   17aa4:	ldr	ip, [sp, #28]
   17aa8:	lsr	fp, ip, #6
   17aac:	orr	fp, fp, lr, lsl #26
   17ab0:	eor	r9, r9, fp
   17ab4:	eor	r8, r8, lr, lsr #6
   17ab8:	adds	r9, r6, r9
   17abc:	mov	fp, r9
   17ac0:	adc	r7, r7, r8
   17ac4:	ldr	r9, [sp, #24]
   17ac8:	ldr	r6, [sp, #164]	; 0xa4
   17acc:	eor	r6, r9, r6
   17ad0:	ldr	ip, [sp, #8]
   17ad4:	mov	r8, ip
   17ad8:	ldr	sl, [sp, #168]	; 0xa8
   17adc:	eor	r8, r8, sl
   17ae0:	ldr	sl, [sp, #52]	; 0x34
   17ae4:	and	r6, r6, sl
   17ae8:	ldr	lr, [sp, #180]	; 0xb4
   17aec:	and	r8, r8, lr
   17af0:	eor	r6, r6, r9
   17af4:	eor	r8, r8, ip
   17af8:	movw	sl, #12289	; 0x3001
   17afc:	movt	sl, #48194	; 0xbc42
   17b00:	movw	r9, #26187	; 0x664b
   17b04:	movt	r9, #43034	; 0xa81a
   17b08:	str	fp, [sp, #104]	; 0x68
   17b0c:	adds	sl, fp, sl
   17b10:	str	r7, [sp, #108]	; 0x6c
   17b14:	adc	r9, r7, r9
   17b18:	ldr	r7, [sp, #60]	; 0x3c
   17b1c:	adds	r7, sl, r7
   17b20:	ldr	fp, [sp, #4]
   17b24:	adc	r9, r9, fp
   17b28:	adds	r7, r6, r7
   17b2c:	adc	r9, r8, r9
   17b30:	ldr	ip, [sp, #52]	; 0x34
   17b34:	lsr	sl, ip, #14
   17b38:	orr	sl, sl, lr, lsl #18
   17b3c:	lsr	r8, lr, #14
   17b40:	orr	fp, r8, ip, lsl #18
   17b44:	lsr	r6, ip, #18
   17b48:	orr	r6, r6, lr, lsl #14
   17b4c:	lsr	r8, lr, #18
   17b50:	orr	r8, r8, ip, lsl #14
   17b54:	eor	sl, sl, r6
   17b58:	eor	r8, r8, fp
   17b5c:	lsl	fp, lr, #23
   17b60:	orr	fp, fp, ip, lsr #9
   17b64:	lsl	r6, ip, #23
   17b68:	orr	r6, r6, lr, lsr #9
   17b6c:	eor	r6, r6, sl
   17b70:	eor	r8, r8, fp
   17b74:	adds	r6, r7, r6
   17b78:	adc	r8, r9, r8
   17b7c:	adds	r3, r3, r6
   17b80:	str	r3, [sp, #184]	; 0xb8
   17b84:	adc	r2, r2, r8
   17b88:	str	r2, [sp, #188]	; 0xbc
   17b8c:	lsr	r7, r4, #28
   17b90:	orr	r9, r7, r5, lsl #4
   17b94:	lsr	r2, r5, #28
   17b98:	orr	r2, r2, r4, lsl #4
   17b9c:	lsl	r3, r5, #30
   17ba0:	orr	r3, r3, r4, lsr #2
   17ba4:	lsl	r7, r4, #30
   17ba8:	orr	r7, r7, r5, lsr #2
   17bac:	eor	r7, r7, r9
   17bb0:	eor	r2, r2, r3
   17bb4:	lsl	r3, r5, #25
   17bb8:	orr	r3, r3, r4, lsr #7
   17bbc:	lsl	r9, r4, #25
   17bc0:	orr	r9, r9, r5, lsr #7
   17bc4:	eor	r7, r7, r9
   17bc8:	eor	r2, r2, r3
   17bcc:	ldr	lr, [sp, #172]	; 0xac
   17bd0:	orr	r3, lr, r4
   17bd4:	ldr	ip, [sp, #176]	; 0xb0
   17bd8:	orr	r9, ip, r5
   17bdc:	and	r3, r3, r1
   17be0:	and	r9, r9, r0
   17be4:	and	fp, lr, r4
   17be8:	and	sl, ip, r5
   17bec:	orr	r3, r3, fp
   17bf0:	orr	r9, r9, sl
   17bf4:	adds	r3, r7, r3
   17bf8:	adc	r2, r2, r9
   17bfc:	adds	r3, r3, r6
   17c00:	adc	r2, r2, r8
   17c04:	ldr	ip, [sp, #120]	; 0x78
   17c08:	lsr	r9, ip, #1
   17c0c:	ldr	fp, [sp, #124]	; 0x7c
   17c10:	orr	r9, r9, fp, lsl #31
   17c14:	lsr	r8, fp, #1
   17c18:	orr	r8, r8, ip, lsl #31
   17c1c:	lsr	r7, ip, #8
   17c20:	orr	r7, r7, fp, lsl #24
   17c24:	lsr	r6, fp, #8
   17c28:	orr	r6, r6, ip, lsl #24
   17c2c:	eor	r7, r7, r9
   17c30:	eor	r8, r8, r6
   17c34:	lsr	r6, ip, #7
   17c38:	orr	r6, r6, fp, lsl #25
   17c3c:	eor	r6, r6, r7
   17c40:	eor	r8, r8, fp, lsr #7
   17c44:	ldr	r9, [sp, #32]
   17c48:	adds	r6, r6, r9
   17c4c:	ldr	sl, [sp, #16]
   17c50:	adc	r7, r8, sl
   17c54:	ldr	r9, [sp, #44]	; 0x2c
   17c58:	adds	r6, r6, r9
   17c5c:	ldr	r9, [sp, #76]	; 0x4c
   17c60:	adc	r7, r7, r9
   17c64:	ldr	lr, [sp, #96]	; 0x60
   17c68:	lsr	fp, lr, #19
   17c6c:	ldr	ip, [sp, #100]	; 0x64
   17c70:	orr	fp, fp, ip, lsl #13
   17c74:	lsr	r8, ip, #19
   17c78:	orr	r8, r8, lr, lsl #13
   17c7c:	lsl	sl, ip, #3
   17c80:	orr	sl, sl, lr, lsr #29
   17c84:	lsl	r9, lr, #3
   17c88:	orr	r9, r9, ip, lsr #29
   17c8c:	eor	r9, r9, fp
   17c90:	eor	r8, r8, sl
   17c94:	lsr	fp, lr, #6
   17c98:	orr	fp, fp, ip, lsl #26
   17c9c:	eor	r9, r9, fp
   17ca0:	eor	r8, r8, ip, lsr #6
   17ca4:	adds	r6, r6, r9
   17ca8:	mov	ip, r6
   17cac:	adc	r6, r7, r8
   17cb0:	mov	r7, r6
   17cb4:	ldr	sl, [sp, #164]	; 0xa4
   17cb8:	ldr	r6, [sp, #52]	; 0x34
   17cbc:	eor	r6, sl, r6
   17cc0:	ldr	r9, [sp, #168]	; 0xa8
   17cc4:	mov	r8, r9
   17cc8:	ldr	fp, [sp, #180]	; 0xb4
   17ccc:	eor	r8, r8, fp
   17cd0:	ldr	fp, [sp, #184]	; 0xb8
   17cd4:	and	r6, r6, fp
   17cd8:	ldr	lr, [sp, #188]	; 0xbc
   17cdc:	and	r8, r8, lr
   17ce0:	eor	r6, r6, sl
   17ce4:	eor	r8, r8, r9
   17ce8:	movw	sl, #38801	; 0x9791
   17cec:	movt	sl, #53496	; 0xd0f8
   17cf0:	movw	r9, #35696	; 0x8b70
   17cf4:	movt	r9, #49739	; 0xc24b
   17cf8:	str	ip, [sp, #12]
   17cfc:	adds	sl, ip, sl
   17d00:	str	r7, [sp, #60]	; 0x3c
   17d04:	adc	r9, r7, r9
   17d08:	ldr	r7, [sp, #24]
   17d0c:	adds	r7, sl, r7
   17d10:	ldr	sl, [sp, #8]
   17d14:	adc	r9, r9, sl
   17d18:	adds	r7, r6, r7
   17d1c:	adc	r9, r8, r9
   17d20:	lsr	sl, fp, #14
   17d24:	orr	sl, sl, lr, lsl #18
   17d28:	lsr	r8, lr, #14
   17d2c:	mov	ip, fp
   17d30:	orr	fp, r8, fp, lsl #18
   17d34:	lsr	r6, ip, #18
   17d38:	orr	r6, r6, lr, lsl #14
   17d3c:	lsr	r8, lr, #18
   17d40:	orr	r8, r8, ip, lsl #14
   17d44:	eor	sl, sl, r6
   17d48:	eor	r8, r8, fp
   17d4c:	lsl	fp, lr, #23
   17d50:	orr	fp, fp, ip, lsr #9
   17d54:	lsl	r6, ip, #23
   17d58:	orr	r6, r6, lr, lsr #9
   17d5c:	eor	r6, r6, sl
   17d60:	eor	r8, r8, fp
   17d64:	adds	r6, r7, r6
   17d68:	adc	r8, r9, r8
   17d6c:	adds	r1, r1, r6
   17d70:	str	r1, [sp, #16]
   17d74:	adc	r1, r0, r8
   17d78:	str	r1, [sp, #24]
   17d7c:	lsr	r7, r3, #28
   17d80:	orr	r9, r7, r2, lsl #4
   17d84:	lsr	r0, r2, #28
   17d88:	orr	r0, r0, r3, lsl #4
   17d8c:	lsl	r1, r2, #30
   17d90:	orr	r1, r1, r3, lsr #2
   17d94:	lsl	r7, r3, #30
   17d98:	orr	r7, r7, r2, lsr #2
   17d9c:	eor	r7, r7, r9
   17da0:	eor	r0, r0, r1
   17da4:	lsl	r1, r2, #25
   17da8:	orr	r1, r1, r3, lsr #7
   17dac:	lsl	r9, r3, #25
   17db0:	orr	r9, r9, r2, lsr #7
   17db4:	eor	r7, r7, r9
   17db8:	eor	r0, r0, r1
   17dbc:	orr	r1, r4, r3
   17dc0:	orr	r9, r5, r2
   17dc4:	ldr	sl, [sp, #172]	; 0xac
   17dc8:	and	r1, r1, sl
   17dcc:	ldr	ip, [sp, #176]	; 0xb0
   17dd0:	and	r9, r9, ip
   17dd4:	and	fp, r4, r3
   17dd8:	str	r2, [sp, #8]
   17ddc:	and	sl, r5, r2
   17de0:	orr	r1, r1, fp
   17de4:	orr	r9, r9, sl
   17de8:	adds	r1, r7, r1
   17dec:	adc	r0, r0, r9
   17df0:	adds	r1, r1, r6
   17df4:	adc	r0, r0, r8
   17df8:	ldr	ip, [sp, #128]	; 0x80
   17dfc:	lsr	r9, ip, #1
   17e00:	ldr	sl, [sp, #132]	; 0x84
   17e04:	orr	r9, r9, sl, lsl #31
   17e08:	lsr	r8, sl, #1
   17e0c:	orr	r8, r8, ip, lsl #31
   17e10:	lsr	r7, ip, #8
   17e14:	orr	r7, r7, sl, lsl #24
   17e18:	lsr	r6, sl, #8
   17e1c:	orr	r6, r6, ip, lsl #24
   17e20:	eor	r7, r7, r9
   17e24:	eor	r8, r8, r6
   17e28:	lsr	r6, ip, #7
   17e2c:	orr	r6, r6, sl, lsl #25
   17e30:	eor	r6, r6, r7
   17e34:	eor	r8, r8, sl, lsr #7
   17e38:	ldr	ip, [sp, #120]	; 0x78
   17e3c:	adds	r6, r6, ip
   17e40:	ldr	fp, [sp, #124]	; 0x7c
   17e44:	adc	r7, r8, fp
   17e48:	ldr	r8, [sp, #48]	; 0x30
   17e4c:	adds	r6, r6, r8
   17e50:	ldr	r9, [sp, #80]	; 0x50
   17e54:	adc	r7, r7, r9
   17e58:	ldr	r2, [sp, #104]	; 0x68
   17e5c:	lsr	fp, r2, #19
   17e60:	ldr	r9, [sp, #108]	; 0x6c
   17e64:	orr	fp, fp, r9, lsl #13
   17e68:	lsr	r8, r9, #19
   17e6c:	orr	r8, r8, r2, lsl #13
   17e70:	mov	ip, r9
   17e74:	lsl	sl, r9, #3
   17e78:	orr	sl, sl, r2, lsr #29
   17e7c:	lsl	r9, r2, #3
   17e80:	orr	r9, r9, ip, lsr #29
   17e84:	eor	r9, r9, fp
   17e88:	eor	r8, r8, sl
   17e8c:	lsr	fp, r2, #6
   17e90:	orr	fp, fp, ip, lsl #26
   17e94:	eor	r9, r9, fp
   17e98:	eor	r8, r8, ip, lsr #6
   17e9c:	adds	r6, r6, r9
   17ea0:	mov	fp, r6
   17ea4:	adc	r6, r7, r8
   17ea8:	mov	r7, r6
   17eac:	ldr	r9, [sp, #52]	; 0x34
   17eb0:	ldr	r6, [sp, #184]	; 0xb8
   17eb4:	eor	r6, r9, r6
   17eb8:	ldr	ip, [sp, #180]	; 0xb4
   17ebc:	mov	r8, ip
   17ec0:	eor	r8, r8, lr
   17ec4:	ldr	lr, [sp, #16]
   17ec8:	and	r6, r6, lr
   17ecc:	ldr	r2, [sp, #24]
   17ed0:	and	r8, r8, r2
   17ed4:	eor	r6, r6, r9
   17ed8:	eor	r8, r8, ip
   17edc:	movw	sl, #48688	; 0xbe30
   17ee0:	movt	sl, #1620	; 0x654
   17ee4:	movw	r9, #20899	; 0x51a3
   17ee8:	movt	r9, #51052	; 0xc76c
   17eec:	str	fp, [sp, #112]	; 0x70
   17ef0:	adds	sl, fp, sl
   17ef4:	str	r7, [sp, #116]	; 0x74
   17ef8:	adc	r9, r7, r9
   17efc:	ldr	r7, [sp, #164]	; 0xa4
   17f00:	adds	r7, sl, r7
   17f04:	ldr	fp, [sp, #168]	; 0xa8
   17f08:	adc	r9, r9, fp
   17f0c:	adds	r7, r6, r7
   17f10:	adc	r9, r8, r9
   17f14:	lsr	sl, lr, #14
   17f18:	orr	sl, sl, r2, lsl #18
   17f1c:	lsr	r8, r2, #14
   17f20:	orr	fp, r8, lr, lsl #18
   17f24:	lsr	r6, lr, #18
   17f28:	orr	r6, r6, r2, lsl #14
   17f2c:	lsr	r8, r2, #18
   17f30:	orr	r8, r8, lr, lsl #14
   17f34:	eor	sl, sl, r6
   17f38:	eor	r8, r8, fp
   17f3c:	lsl	fp, r2, #23
   17f40:	orr	fp, fp, lr, lsr #9
   17f44:	lsl	r6, lr, #23
   17f48:	orr	r6, r6, r2, lsr #9
   17f4c:	eor	r6, r6, sl
   17f50:	eor	r8, r8, fp
   17f54:	adds	r6, r7, r6
   17f58:	adc	r8, r9, r8
   17f5c:	ldr	lr, [sp, #172]	; 0xac
   17f60:	adds	r7, lr, r6
   17f64:	str	r7, [sp, #32]
   17f68:	ldr	ip, [sp, #176]	; 0xb0
   17f6c:	adc	r7, ip, r8
   17f70:	str	r7, [sp, #164]	; 0xa4
   17f74:	lsr	r7, r1, #28
   17f78:	orr	r9, r7, r0, lsl #4
   17f7c:	lsr	lr, r0, #28
   17f80:	orr	lr, lr, r1, lsl #4
   17f84:	lsl	ip, r0, #30
   17f88:	orr	ip, ip, r1, lsr #2
   17f8c:	lsl	r7, r1, #30
   17f90:	orr	r7, r7, r0, lsr #2
   17f94:	eor	r7, r7, r9
   17f98:	eor	lr, lr, ip
   17f9c:	lsl	ip, r0, #25
   17fa0:	orr	ip, ip, r1, lsr #7
   17fa4:	lsl	r9, r1, #25
   17fa8:	orr	r9, r9, r0, lsr #7
   17fac:	eor	r7, r7, r9
   17fb0:	eor	lr, lr, ip
   17fb4:	orr	ip, r3, r1
   17fb8:	ldr	r2, [sp, #8]
   17fbc:	orr	r9, r2, r0
   17fc0:	and	ip, ip, r4
   17fc4:	and	r9, r9, r5
   17fc8:	and	fp, r3, r1
   17fcc:	and	sl, r2, r0
   17fd0:	orr	ip, ip, fp
   17fd4:	orr	r9, r9, sl
   17fd8:	adds	ip, r7, ip
   17fdc:	adc	lr, lr, r9
   17fe0:	adds	ip, ip, r6
   17fe4:	adc	r2, lr, r8
   17fe8:	str	r2, [sp, #168]	; 0xa8
   17fec:	ldr	lr, [sp, #36]	; 0x24
   17ff0:	lsr	r9, lr, #1
   17ff4:	ldr	fp, [sp, #136]	; 0x88
   17ff8:	orr	r9, r9, fp, lsl #31
   17ffc:	lsr	r8, fp, #1
   18000:	orr	r8, r8, lr, lsl #31
   18004:	lsr	r7, lr, #8
   18008:	orr	r7, r7, fp, lsl #24
   1800c:	lsr	r6, fp, #8
   18010:	orr	r6, r6, lr, lsl #24
   18014:	eor	r7, r7, r9
   18018:	eor	r8, r8, r6
   1801c:	lsr	r6, lr, #7
   18020:	orr	r6, r6, fp, lsl #25
   18024:	eor	r6, r6, r7
   18028:	eor	r8, r8, fp, lsr #7
   1802c:	ldr	lr, [sp, #128]	; 0x80
   18030:	adds	r6, r6, lr
   18034:	ldr	sl, [sp, #132]	; 0x84
   18038:	adc	r7, r8, sl
   1803c:	ldr	r8, [sp, #20]
   18040:	adds	r6, r6, r8
   18044:	ldr	r8, [sp, #84]	; 0x54
   18048:	adc	r7, r7, r8
   1804c:	ldr	lr, [sp, #12]
   18050:	lsr	fp, lr, #19
   18054:	ldr	r2, [sp, #60]	; 0x3c
   18058:	orr	fp, fp, r2, lsl #13
   1805c:	lsr	r8, r2, #19
   18060:	orr	r8, r8, lr, lsl #13
   18064:	lsl	sl, r2, #3
   18068:	orr	sl, sl, lr, lsr #29
   1806c:	lsl	r9, lr, #3
   18070:	orr	r9, r9, r2, lsr #29
   18074:	eor	r9, r9, fp
   18078:	eor	r8, r8, sl
   1807c:	ldr	lr, [sp, #12]
   18080:	lsr	fp, lr, #6
   18084:	orr	fp, fp, r2, lsl #26
   18088:	eor	r9, r9, fp
   1808c:	eor	r8, r8, r2, lsr #6
   18090:	adds	lr, r6, r9
   18094:	adc	r6, r7, r8
   18098:	mov	r7, r6
   1809c:	ldr	r9, [sp, #184]	; 0xb8
   180a0:	ldr	r6, [sp, #16]
   180a4:	eor	r6, r9, r6
   180a8:	ldr	sl, [sp, #188]	; 0xbc
   180ac:	mov	r8, sl
   180b0:	ldr	fp, [sp, #24]
   180b4:	eor	r8, r8, fp
   180b8:	ldr	fp, [sp, #32]
   180bc:	and	r6, r6, fp
   180c0:	ldr	r2, [sp, #164]	; 0xa4
   180c4:	and	r8, r8, r2
   180c8:	eor	r6, r6, r9
   180cc:	eor	r8, r8, sl
   180d0:	movw	sl, #21016	; 0x5218
   180d4:	movt	sl, #55023	; 0xd6ef
   180d8:	movw	r9, #59417	; 0xe819
   180dc:	movt	r9, #53650	; 0xd192
   180e0:	str	lr, [sp, #120]	; 0x78
   180e4:	adds	sl, lr, sl
   180e8:	str	r7, [sp, #124]	; 0x7c
   180ec:	adc	r9, r7, r9
   180f0:	ldr	r7, [sp, #52]	; 0x34
   180f4:	adds	r7, sl, r7
   180f8:	ldr	lr, [sp, #180]	; 0xb4
   180fc:	adc	r9, r9, lr
   18100:	adds	r7, r6, r7
   18104:	adc	r9, r8, r9
   18108:	lsr	sl, fp, #14
   1810c:	orr	sl, sl, r2, lsl #18
   18110:	lsr	r8, r2, #14
   18114:	mov	lr, fp
   18118:	orr	fp, r8, fp, lsl #18
   1811c:	lsr	r6, lr, #18
   18120:	orr	r6, r6, r2, lsl #14
   18124:	lsr	r8, r2, #18
   18128:	orr	r8, r8, lr, lsl #14
   1812c:	eor	sl, sl, r6
   18130:	eor	r8, r8, fp
   18134:	lsl	fp, r2, #23
   18138:	orr	fp, fp, lr, lsr #9
   1813c:	lsl	r6, lr, #23
   18140:	orr	r6, r6, r2, lsr #9
   18144:	eor	r6, r6, sl
   18148:	eor	r8, r8, fp
   1814c:	adds	r6, r7, r6
   18150:	adc	r8, r9, r8
   18154:	adds	r2, r4, r6
   18158:	str	r2, [sp, #172]	; 0xac
   1815c:	adc	r4, r5, r8
   18160:	str	r4, [sp, #4]
   18164:	lsr	r7, ip, #28
   18168:	ldr	r2, [sp, #168]	; 0xa8
   1816c:	orr	r9, r7, r2, lsl #4
   18170:	lsr	r5, r2, #28
   18174:	orr	r5, r5, ip, lsl #4
   18178:	lsl	r4, r2, #30
   1817c:	orr	r4, r4, ip, lsr #2
   18180:	lsl	r7, ip, #30
   18184:	orr	r7, r7, r2, lsr #2
   18188:	eor	r7, r7, r9
   1818c:	eor	r5, r5, r4
   18190:	lsl	r4, r2, #25
   18194:	orr	r4, r4, ip, lsr #7
   18198:	lsl	r9, ip, #25
   1819c:	orr	r9, r9, r2, lsr #7
   181a0:	eor	r7, r7, r9
   181a4:	eor	r5, r5, r4
   181a8:	orr	r4, r1, ip
   181ac:	orr	r9, r0, r2
   181b0:	and	r4, r4, r3
   181b4:	ldr	lr, [sp, #8]
   181b8:	and	r9, r9, lr
   181bc:	and	fp, r1, ip
   181c0:	and	sl, r0, r2
   181c4:	orr	r4, r4, fp
   181c8:	orr	r9, r9, sl
   181cc:	adds	r4, r7, r4
   181d0:	adc	r5, r5, r9
   181d4:	adds	r4, r4, r6
   181d8:	adc	r5, r5, r8
   181dc:	ldr	lr, [sp, #140]	; 0x8c
   181e0:	lsr	r9, lr, #1
   181e4:	ldr	sl, [sp, #144]	; 0x90
   181e8:	orr	r9, r9, sl, lsl #31
   181ec:	lsr	r8, sl, #1
   181f0:	orr	r8, r8, lr, lsl #31
   181f4:	lsr	r7, lr, #8
   181f8:	orr	r7, r7, sl, lsl #24
   181fc:	lsr	r6, sl, #8
   18200:	orr	r6, r6, lr, lsl #24
   18204:	eor	r7, r7, r9
   18208:	eor	r8, r8, r6
   1820c:	lsr	r6, lr, #7
   18210:	orr	r6, r6, sl, lsl #25
   18214:	eor	r6, r6, r7
   18218:	eor	r8, r8, sl, lsr #7
   1821c:	ldr	lr, [sp, #36]	; 0x24
   18220:	adds	r6, r6, lr
   18224:	ldr	fp, [sp, #136]	; 0x88
   18228:	adc	r7, r8, fp
   1822c:	ldr	r8, [sp, #88]	; 0x58
   18230:	adds	r6, r6, r8
   18234:	ldr	r8, [sp, #92]	; 0x5c
   18238:	adc	r7, r7, r8
   1823c:	ldr	r2, [sp, #112]	; 0x70
   18240:	lsr	fp, r2, #19
   18244:	ldr	lr, [sp, #116]	; 0x74
   18248:	orr	fp, fp, lr, lsl #13
   1824c:	lsr	r8, lr, #19
   18250:	orr	r8, r8, r2, lsl #13
   18254:	lsl	sl, lr, #3
   18258:	orr	sl, sl, r2, lsr #29
   1825c:	lsl	r9, r2, #3
   18260:	orr	r9, r9, lr, lsr #29
   18264:	eor	r9, r9, fp
   18268:	eor	r8, r8, sl
   1826c:	lsr	fp, r2, #6
   18270:	orr	fp, fp, lr, lsl #26
   18274:	eor	r9, r9, fp
   18278:	eor	r8, r8, lr, lsr #6
   1827c:	adds	r6, r6, r9
   18280:	mov	lr, r6
   18284:	adc	r6, r7, r8
   18288:	mov	r7, r6
   1828c:	ldr	fp, [sp, #16]
   18290:	ldr	r6, [sp, #32]
   18294:	eor	r6, fp, r6
   18298:	ldr	r9, [sp, #24]
   1829c:	mov	r8, r9
   182a0:	ldr	r2, [sp, #164]	; 0xa4
   182a4:	eor	r8, r8, r2
   182a8:	ldr	r2, [sp, #172]	; 0xac
   182ac:	and	r6, r6, r2
   182b0:	ldr	sl, [sp, #4]
   182b4:	and	r8, r8, sl
   182b8:	eor	r6, r6, fp
   182bc:	eor	r8, r8, r9
   182c0:	movw	sl, #43280	; 0xa910
   182c4:	movt	sl, #21861	; 0x5565
   182c8:	movw	r9, #1572	; 0x624
   182cc:	movt	r9, #54937	; 0xd699
   182d0:	str	lr, [sp, #128]	; 0x80
   182d4:	adds	sl, lr, sl
   182d8:	str	r7, [sp, #132]	; 0x84
   182dc:	adc	r9, r7, r9
   182e0:	ldr	r7, [sp, #184]	; 0xb8
   182e4:	adds	r7, sl, r7
   182e8:	ldr	fp, [sp, #188]	; 0xbc
   182ec:	adc	r9, r9, fp
   182f0:	adds	r7, r6, r7
   182f4:	adc	r9, r8, r9
   182f8:	lsr	sl, r2, #14
   182fc:	ldr	lr, [sp, #4]
   18300:	orr	sl, sl, lr, lsl #18
   18304:	lsr	r8, lr, #14
   18308:	orr	fp, r8, r2, lsl #18
   1830c:	lsr	r6, r2, #18
   18310:	orr	r6, r6, lr, lsl #14
   18314:	lsr	r8, lr, #18
   18318:	orr	r8, r8, r2, lsl #14
   1831c:	eor	sl, sl, r6
   18320:	eor	r8, r8, fp
   18324:	lsl	fp, lr, #23
   18328:	orr	fp, fp, r2, lsr #9
   1832c:	lsl	r6, r2, #23
   18330:	orr	r6, r6, lr, lsr #9
   18334:	eor	r6, r6, sl
   18338:	eor	r8, r8, fp
   1833c:	adds	r6, r7, r6
   18340:	adc	r8, r9, r8
   18344:	adds	r3, r3, r6
   18348:	str	r3, [sp, #176]	; 0xb0
   1834c:	ldr	r3, [sp, #8]
   18350:	adc	r2, r3, r8
   18354:	str	r2, [sp, #8]
   18358:	lsr	r7, r4, #28
   1835c:	orr	r9, r7, r5, lsl #4
   18360:	lsr	r2, r5, #28
   18364:	orr	r2, r2, r4, lsl #4
   18368:	lsl	r3, r5, #30
   1836c:	orr	r3, r3, r4, lsr #2
   18370:	lsl	r7, r4, #30
   18374:	orr	r7, r7, r5, lsr #2
   18378:	eor	r7, r7, r9
   1837c:	eor	r2, r2, r3
   18380:	lsl	r3, r5, #25
   18384:	orr	r3, r3, r4, lsr #7
   18388:	lsl	r9, r4, #25
   1838c:	orr	r9, r9, r5, lsr #7
   18390:	eor	r7, r7, r9
   18394:	eor	r2, r2, r3
   18398:	orr	r3, ip, r4
   1839c:	ldr	lr, [sp, #168]	; 0xa8
   183a0:	orr	r9, lr, r5
   183a4:	and	r3, r3, r1
   183a8:	and	r9, r9, r0
   183ac:	and	fp, ip, r4
   183b0:	and	sl, lr, r5
   183b4:	orr	r3, r3, fp
   183b8:	orr	r9, r9, sl
   183bc:	adds	r3, r7, r3
   183c0:	adc	r2, r2, r9
   183c4:	adds	r3, r3, r6
   183c8:	str	r3, [sp, #180]	; 0xb4
   183cc:	adc	r2, r2, r8
   183d0:	ldr	r3, [sp, #148]	; 0x94
   183d4:	lsr	r9, r3, #1
   183d8:	ldr	fp, [sp, #152]	; 0x98
   183dc:	orr	r9, r9, fp, lsl #31
   183e0:	lsr	r8, fp, #1
   183e4:	orr	r8, r8, r3, lsl #31
   183e8:	lsr	r7, r3, #8
   183ec:	orr	r7, r7, fp, lsl #24
   183f0:	lsr	r6, fp, #8
   183f4:	orr	r6, r6, r3, lsl #24
   183f8:	eor	r7, r7, r9
   183fc:	eor	r8, r8, r6
   18400:	lsr	r6, r3, #7
   18404:	orr	r6, r6, fp, lsl #25
   18408:	eor	r6, r6, r7
   1840c:	eor	r8, r8, fp, lsr #7
   18410:	ldr	r3, [sp, #140]	; 0x8c
   18414:	adds	r6, r6, r3
   18418:	ldr	sl, [sp, #144]	; 0x90
   1841c:	adc	r7, r8, sl
   18420:	ldr	r8, [sp, #28]
   18424:	adds	r6, r6, r8
   18428:	ldr	r8, [sp, #56]	; 0x38
   1842c:	adc	r7, r7, r8
   18430:	ldr	r3, [sp, #120]	; 0x78
   18434:	lsr	fp, r3, #19
   18438:	ldr	lr, [sp, #124]	; 0x7c
   1843c:	orr	fp, fp, lr, lsl #13
   18440:	lsr	r8, lr, #19
   18444:	orr	r8, r8, r3, lsl #13
   18448:	lsl	sl, lr, #3
   1844c:	orr	sl, sl, r3, lsr #29
   18450:	lsl	r9, r3, #3
   18454:	orr	r9, r9, lr, lsr #29
   18458:	eor	r9, r9, fp
   1845c:	eor	r8, r8, sl
   18460:	lsr	fp, r3, #6
   18464:	orr	fp, fp, lr, lsl #26
   18468:	eor	r9, r9, fp
   1846c:	eor	r8, r8, lr, lsr #6
   18470:	adds	r3, r6, r9
   18474:	adc	r6, r7, r8
   18478:	mov	r7, r6
   1847c:	ldr	lr, [sp, #32]
   18480:	ldr	r6, [sp, #172]	; 0xac
   18484:	eor	r6, lr, r6
   18488:	ldr	r9, [sp, #164]	; 0xa4
   1848c:	mov	r8, r9
   18490:	ldr	sl, [sp, #4]
   18494:	eor	r8, r8, sl
   18498:	ldr	fp, [sp, #176]	; 0xb0
   1849c:	and	r6, r6, fp
   184a0:	ldr	sl, [sp, #8]
   184a4:	and	r8, r8, sl
   184a8:	eor	r6, r6, lr
   184ac:	eor	r8, r8, r9
   184b0:	movw	sl, #8234	; 0x202a
   184b4:	movt	sl, #22385	; 0x5771
   184b8:	movw	r9, #13701	; 0x3585
   184bc:	movt	r9, #62478	; 0xf40e
   184c0:	str	r3, [sp, #36]	; 0x24
   184c4:	adds	sl, r3, sl
   184c8:	str	r7, [sp, #136]	; 0x88
   184cc:	adc	r9, r7, r9
   184d0:	ldr	r7, [sp, #16]
   184d4:	adds	r7, sl, r7
   184d8:	ldr	r3, [sp, #24]
   184dc:	adc	r9, r9, r3
   184e0:	adds	r7, r6, r7
   184e4:	adc	r9, r8, r9
   184e8:	lsr	sl, fp, #14
   184ec:	ldr	lr, [sp, #8]
   184f0:	orr	sl, sl, lr, lsl #18
   184f4:	lsr	r8, lr, #14
   184f8:	mov	r3, fp
   184fc:	orr	fp, r8, fp, lsl #18
   18500:	lsr	r6, r3, #18
   18504:	orr	r6, r6, lr, lsl #14
   18508:	lsr	r8, lr, #18
   1850c:	orr	r8, r8, r3, lsl #14
   18510:	eor	sl, sl, r6
   18514:	eor	r8, r8, fp
   18518:	lsl	fp, lr, #23
   1851c:	orr	fp, fp, r3, lsr #9
   18520:	lsl	r6, r3, #23
   18524:	orr	r6, r6, lr, lsr #9
   18528:	eor	r6, r6, sl
   1852c:	eor	r8, r8, fp
   18530:	adds	r6, r7, r6
   18534:	adc	r8, r9, r8
   18538:	adds	r1, r1, r6
   1853c:	str	r1, [sp, #24]
   18540:	adc	r0, r0, r8
   18544:	str	r0, [sp, #184]	; 0xb8
   18548:	ldr	r3, [sp, #180]	; 0xb4
   1854c:	lsr	r7, r3, #28
   18550:	orr	r9, r7, r2, lsl #4
   18554:	lsr	r0, r2, #28
   18558:	orr	r0, r0, r3, lsl #4
   1855c:	lsl	r1, r2, #30
   18560:	orr	r1, r1, r3, lsr #2
   18564:	lsl	r7, r3, #30
   18568:	orr	r7, r7, r2, lsr #2
   1856c:	eor	r7, r7, r9
   18570:	eor	r0, r0, r1
   18574:	lsl	r1, r2, #25
   18578:	orr	r1, r1, r3, lsr #7
   1857c:	lsl	r9, r3, #25
   18580:	orr	r9, r9, r2, lsr #7
   18584:	eor	r7, r7, r9
   18588:	eor	r0, r0, r1
   1858c:	orr	r1, r4, r3
   18590:	orr	r9, r5, r2
   18594:	and	r1, r1, ip
   18598:	ldr	lr, [sp, #168]	; 0xa8
   1859c:	and	r9, r9, lr
   185a0:	and	fp, r4, r3
   185a4:	and	sl, r5, r2
   185a8:	orr	r1, r1, fp
   185ac:	orr	r9, r9, sl
   185b0:	adds	r1, r7, r1
   185b4:	adc	r0, r0, r9
   185b8:	adds	r1, r1, r6
   185bc:	adc	r3, r0, r8
   185c0:	str	r3, [sp, #188]	; 0xbc
   185c4:	ldr	r3, [sp, #156]	; 0x9c
   185c8:	lsr	r9, r3, #1
   185cc:	ldr	sl, [sp, #160]	; 0xa0
   185d0:	orr	r9, r9, sl, lsl #31
   185d4:	lsr	r8, sl, #1
   185d8:	orr	r8, r8, r3, lsl #31
   185dc:	lsr	r7, r3, #8
   185e0:	orr	r7, r7, sl, lsl #24
   185e4:	lsr	r6, sl, #8
   185e8:	orr	r6, r6, r3, lsl #24
   185ec:	eor	r7, r7, r9
   185f0:	eor	r8, r8, r6
   185f4:	lsr	r6, r3, #7
   185f8:	orr	r6, r6, sl, lsl #25
   185fc:	eor	r6, r6, r7
   18600:	eor	r8, r8, sl, lsr #7
   18604:	ldr	r3, [sp, #148]	; 0x94
   18608:	adds	r6, r6, r3
   1860c:	ldr	fp, [sp, #152]	; 0x98
   18610:	adc	r7, r8, fp
   18614:	ldr	r3, [sp, #96]	; 0x60
   18618:	adds	r6, r6, r3
   1861c:	ldr	r9, [sp, #100]	; 0x64
   18620:	adc	r7, r7, r9
   18624:	ldr	r3, [sp, #128]	; 0x80
   18628:	lsr	fp, r3, #19
   1862c:	ldr	lr, [sp, #132]	; 0x84
   18630:	orr	fp, fp, lr, lsl #13
   18634:	lsr	r8, lr, #19
   18638:	orr	r8, r8, r3, lsl #13
   1863c:	lsl	sl, lr, #3
   18640:	orr	sl, sl, r3, lsr #29
   18644:	lsl	r9, r3, #3
   18648:	orr	r9, r9, lr, lsr #29
   1864c:	eor	r9, r9, fp
   18650:	eor	r8, r8, sl
   18654:	lsr	fp, r3, #6
   18658:	orr	fp, fp, lr, lsl #26
   1865c:	eor	r9, r9, fp
   18660:	eor	r8, r8, lr, lsr #6
   18664:	adds	r9, r6, r9
   18668:	mov	lr, r9
   1866c:	adc	r3, r7, r8
   18670:	ldr	r7, [sp, #172]	; 0xac
   18674:	ldr	r8, [sp, #176]	; 0xb0
   18678:	eor	r6, r7, r8
   1867c:	ldr	r9, [sp, #4]
   18680:	mov	r8, r9
   18684:	ldr	fp, [sp, #8]
   18688:	eor	r8, r8, fp
   1868c:	ldr	fp, [sp, #24]
   18690:	and	r6, r6, fp
   18694:	ldr	r0, [sp, #184]	; 0xb8
   18698:	and	r8, r8, r0
   1869c:	eor	r6, r6, r7
   186a0:	eor	r8, r8, r9
   186a4:	movw	sl, #53688	; 0xd1b8
   186a8:	movt	sl, #12987	; 0x32bb
   186ac:	movw	r9, #41072	; 0xa070
   186b0:	movt	r9, #4202	; 0x106a
   186b4:	str	lr, [sp, #140]	; 0x8c
   186b8:	adds	sl, lr, sl
   186bc:	str	r3, [sp, #144]	; 0x90
   186c0:	adc	r9, r3, r9
   186c4:	ldr	r7, [sp, #32]
   186c8:	adds	r7, sl, r7
   186cc:	ldr	fp, [sp, #164]	; 0xa4
   186d0:	adc	r9, r9, fp
   186d4:	adds	r7, r6, r7
   186d8:	adc	r9, r8, r9
   186dc:	ldr	lr, [sp, #24]
   186e0:	lsr	sl, lr, #14
   186e4:	orr	sl, sl, r0, lsl #18
   186e8:	lsr	r8, r0, #14
   186ec:	orr	fp, r8, lr, lsl #18
   186f0:	lsr	r6, lr, #18
   186f4:	orr	r6, r6, r0, lsl #14
   186f8:	lsr	r8, r0, #18
   186fc:	orr	r8, r8, lr, lsl #14
   18700:	eor	sl, sl, r6
   18704:	eor	r8, r8, fp
   18708:	lsl	fp, r0, #23
   1870c:	orr	fp, fp, lr, lsr #9
   18710:	lsl	r6, lr, #23
   18714:	orr	r6, r6, r0, lsr #9
   18718:	eor	r6, r6, sl
   1871c:	eor	r8, r8, fp
   18720:	adds	r6, r7, r6
   18724:	adc	r8, r9, r8
   18728:	adds	ip, ip, r6
   1872c:	str	ip, [sp, #192]	; 0xc0
   18730:	ldr	lr, [sp, #168]	; 0xa8
   18734:	adc	r7, lr, r8
   18738:	str	r7, [sp, #196]	; 0xc4
   1873c:	lsr	r7, r1, #28
   18740:	ldr	r3, [sp, #188]	; 0xbc
   18744:	orr	r9, r7, r3, lsl #4
   18748:	lsr	lr, r3, #28
   1874c:	orr	lr, lr, r1, lsl #4
   18750:	lsl	ip, r3, #30
   18754:	orr	ip, ip, r1, lsr #2
   18758:	lsl	r7, r1, #30
   1875c:	orr	r7, r7, r3, lsr #2
   18760:	eor	r7, r7, r9
   18764:	eor	lr, lr, ip
   18768:	lsl	ip, r3, #25
   1876c:	orr	ip, ip, r1, lsr #7
   18770:	lsl	r9, r1, #25
   18774:	orr	r9, r9, r3, lsr #7
   18778:	eor	r7, r7, r9
   1877c:	eor	lr, lr, ip
   18780:	ldr	r0, [sp, #180]	; 0xb4
   18784:	orr	ip, r0, r1
   18788:	orr	r9, r2, r3
   1878c:	and	ip, ip, r4
   18790:	and	r9, r9, r5
   18794:	and	fp, r0, r1
   18798:	and	sl, r2, r3
   1879c:	orr	ip, ip, fp
   187a0:	orr	r9, r9, sl
   187a4:	adds	ip, r7, ip
   187a8:	adc	lr, lr, r9
   187ac:	adds	ip, ip, r6
   187b0:	adc	lr, lr, r8
   187b4:	ldr	r3, [sp, #40]	; 0x28
   187b8:	lsr	r9, r3, #1
   187bc:	ldr	fp, [sp, #64]	; 0x40
   187c0:	orr	r9, r9, fp, lsl #31
   187c4:	lsr	r8, fp, #1
   187c8:	orr	r8, r8, r3, lsl #31
   187cc:	lsr	r7, r3, #8
   187d0:	orr	r7, r7, fp, lsl #24
   187d4:	lsr	r6, fp, #8
   187d8:	orr	r6, r6, r3, lsl #24
   187dc:	eor	r7, r7, r9
   187e0:	eor	r8, r8, r6
   187e4:	lsr	r6, r3, #7
   187e8:	orr	r6, r6, fp, lsl #25
   187ec:	eor	r6, r6, r7
   187f0:	eor	r8, r8, fp, lsr #7
   187f4:	ldr	r7, [sp, #156]	; 0x9c
   187f8:	adds	r6, r6, r7
   187fc:	ldr	sl, [sp, #160]	; 0xa0
   18800:	adc	r7, r8, sl
   18804:	ldr	r8, [sp, #104]	; 0x68
   18808:	adds	r6, r6, r8
   1880c:	ldr	r8, [sp, #108]	; 0x6c
   18810:	adc	r7, r7, r8
   18814:	ldr	r3, [sp, #36]	; 0x24
   18818:	lsr	fp, r3, #19
   1881c:	ldr	r0, [sp, #136]	; 0x88
   18820:	orr	fp, fp, r0, lsl #13
   18824:	lsr	r8, r0, #19
   18828:	orr	r8, r8, r3, lsl #13
   1882c:	lsl	sl, r0, #3
   18830:	orr	sl, sl, r3, lsr #29
   18834:	lsl	r9, r3, #3
   18838:	orr	r9, r9, r0, lsr #29
   1883c:	eor	r9, r9, fp
   18840:	eor	r8, r8, sl
   18844:	ldr	sl, [sp, #36]	; 0x24
   18848:	lsr	fp, sl, #6
   1884c:	orr	fp, fp, r0, lsl #26
   18850:	eor	r9, r9, fp
   18854:	eor	r8, r8, r0, lsr #6
   18858:	adds	r9, r6, r9
   1885c:	mov	r3, r9
   18860:	adc	r7, r7, r8
   18864:	ldr	r9, [sp, #176]	; 0xb0
   18868:	ldr	r6, [sp, #24]
   1886c:	eor	r6, r9, r6
   18870:	ldr	sl, [sp, #8]
   18874:	mov	r8, sl
   18878:	ldr	fp, [sp, #184]	; 0xb8
   1887c:	eor	r8, r8, fp
   18880:	ldr	fp, [sp, #192]	; 0xc0
   18884:	and	r6, r6, fp
   18888:	ldr	r0, [sp, #196]	; 0xc4
   1888c:	and	r8, r8, r0
   18890:	eor	r6, r6, r9
   18894:	eor	r8, r8, sl
   18898:	movw	sl, #53448	; 0xd0c8
   1889c:	movt	sl, #47314	; 0xb8d2
   188a0:	movw	r9, #49430	; 0xc116
   188a4:	movt	r9, #6564	; 0x19a4
   188a8:	str	r3, [sp, #52]	; 0x34
   188ac:	adds	sl, r3, sl
   188b0:	str	r7, [sp, #16]
   188b4:	adc	r9, r7, r9
   188b8:	ldr	r7, [sp, #172]	; 0xac
   188bc:	adds	r7, sl, r7
   188c0:	ldr	sl, [sp, #4]
   188c4:	adc	r9, r9, sl
   188c8:	adds	r7, r6, r7
   188cc:	adc	r9, r8, r9
   188d0:	lsr	sl, fp, #14
   188d4:	orr	sl, sl, r0, lsl #18
   188d8:	lsr	r8, r0, #14
   188dc:	mov	r3, fp
   188e0:	orr	fp, r8, fp, lsl #18
   188e4:	lsr	r6, r3, #18
   188e8:	orr	r6, r6, r0, lsl #14
   188ec:	lsr	r8, r0, #18
   188f0:	orr	r8, r8, r3, lsl #14
   188f4:	eor	sl, sl, r6
   188f8:	eor	r8, r8, fp
   188fc:	lsl	fp, r0, #23
   18900:	orr	fp, fp, r3, lsr #9
   18904:	lsl	r6, r3, #23
   18908:	orr	r6, r6, r0, lsr #9
   1890c:	eor	r6, r6, sl
   18910:	eor	r8, r8, fp
   18914:	adds	r6, r7, r6
   18918:	adc	r8, r9, r8
   1891c:	adds	r0, r4, r6
   18920:	str	r0, [sp, #200]	; 0xc8
   18924:	adc	r4, r5, r8
   18928:	str	r4, [sp, #4]
   1892c:	lsr	r7, ip, #28
   18930:	orr	r9, r7, lr, lsl #4
   18934:	lsr	r5, lr, #28
   18938:	orr	r5, r5, ip, lsl #4
   1893c:	lsl	r4, lr, #30
   18940:	orr	r4, r4, ip, lsr #2
   18944:	lsl	r7, ip, #30
   18948:	orr	r7, r7, lr, lsr #2
   1894c:	eor	r7, r7, r9
   18950:	eor	r5, r5, r4
   18954:	lsl	r4, lr, #25
   18958:	orr	r4, r4, ip, lsr #7
   1895c:	lsl	r9, ip, #25
   18960:	orr	r9, r9, lr, lsr #7
   18964:	eor	r7, r7, r9
   18968:	eor	r5, r5, r4
   1896c:	orr	r4, r1, ip
   18970:	ldr	r3, [sp, #188]	; 0xbc
   18974:	orr	r9, r3, lr
   18978:	ldr	r0, [sp, #180]	; 0xb4
   1897c:	and	r4, r4, r0
   18980:	and	r9, r9, r2
   18984:	and	fp, r1, ip
   18988:	and	sl, r3, lr
   1898c:	orr	r4, r4, fp
   18990:	orr	r9, r9, sl
   18994:	adds	r4, r7, r4
   18998:	adc	r5, r5, r9
   1899c:	adds	r4, r4, r6
   189a0:	adc	r5, r5, r8
   189a4:	ldr	r3, [sp, #68]	; 0x44
   189a8:	lsr	r9, r3, #1
   189ac:	ldr	sl, [sp, #72]	; 0x48
   189b0:	orr	r9, r9, sl, lsl #31
   189b4:	lsr	r8, sl, #1
   189b8:	orr	r8, r8, r3, lsl #31
   189bc:	lsr	r7, r3, #8
   189c0:	orr	r7, r7, sl, lsl #24
   189c4:	lsr	r6, sl, #8
   189c8:	orr	r6, r6, r3, lsl #24
   189cc:	eor	r7, r7, r9
   189d0:	eor	r8, r8, r6
   189d4:	lsr	r6, r3, #7
   189d8:	orr	r6, r6, sl, lsl #25
   189dc:	eor	r6, r6, r7
   189e0:	eor	r8, r8, sl, lsr #7
   189e4:	ldr	r7, [sp, #40]	; 0x28
   189e8:	adds	r6, r6, r7
   189ec:	ldr	fp, [sp, #64]	; 0x40
   189f0:	adc	r7, r8, fp
   189f4:	ldr	r9, [sp, #12]
   189f8:	adds	r6, r6, r9
   189fc:	ldr	r8, [sp, #60]	; 0x3c
   18a00:	adc	r7, r7, r8
   18a04:	ldr	r0, [sp, #140]	; 0x8c
   18a08:	lsr	fp, r0, #19
   18a0c:	ldr	r3, [sp, #144]	; 0x90
   18a10:	orr	fp, fp, r3, lsl #13
   18a14:	lsr	r8, r3, #19
   18a18:	orr	r8, r8, r0, lsl #13
   18a1c:	lsl	sl, r3, #3
   18a20:	orr	sl, sl, r0, lsr #29
   18a24:	lsl	r9, r0, #3
   18a28:	orr	r9, r9, r3, lsr #29
   18a2c:	eor	r9, r9, fp
   18a30:	eor	r8, r8, sl
   18a34:	lsr	fp, r0, #6
   18a38:	orr	fp, fp, r3, lsl #26
   18a3c:	eor	r9, r9, fp
   18a40:	eor	r8, r8, r3, lsr #6
   18a44:	adds	r9, r6, r9
   18a48:	mov	fp, r9
   18a4c:	adc	r6, r7, r8
   18a50:	mov	r7, r6
   18a54:	ldr	r9, [sp, #24]
   18a58:	ldr	r6, [sp, #192]	; 0xc0
   18a5c:	eor	r6, r9, r6
   18a60:	ldr	r3, [sp, #184]	; 0xb8
   18a64:	mov	r8, r3
   18a68:	ldr	r0, [sp, #196]	; 0xc4
   18a6c:	eor	r8, r8, r0
   18a70:	ldr	r0, [sp, #200]	; 0xc8
   18a74:	and	r6, r6, r0
   18a78:	ldr	sl, [sp, #4]
   18a7c:	and	r8, r8, sl
   18a80:	eor	r6, r6, r9
   18a84:	eor	r8, r8, r3
   18a88:	movw	sl, #43859	; 0xab53
   18a8c:	movt	sl, #20801	; 0x5141
   18a90:	movw	r9, #27656	; 0x6c08
   18a94:	movt	r9, #7735	; 0x1e37
   18a98:	str	fp, [sp, #148]	; 0x94
   18a9c:	adds	sl, fp, sl
   18aa0:	str	r7, [sp, #152]	; 0x98
   18aa4:	adc	r9, r7, r9
   18aa8:	ldr	r7, [sp, #176]	; 0xb0
   18aac:	adds	r7, sl, r7
   18ab0:	ldr	r3, [sp, #8]
   18ab4:	adc	r9, r9, r3
   18ab8:	adds	r7, r6, r7
   18abc:	adc	r9, r8, r9
   18ac0:	lsr	sl, r0, #14
   18ac4:	ldr	r3, [sp, #4]
   18ac8:	orr	sl, sl, r3, lsl #18
   18acc:	lsr	r8, r3, #14
   18ad0:	orr	fp, r8, r0, lsl #18
   18ad4:	lsr	r6, r0, #18
   18ad8:	orr	r6, r6, r3, lsl #14
   18adc:	lsr	r8, r3, #18
   18ae0:	orr	r8, r8, r0, lsl #14
   18ae4:	eor	sl, sl, r6
   18ae8:	eor	r8, r8, fp
   18aec:	lsl	fp, r3, #23
   18af0:	orr	fp, fp, r0, lsr #9
   18af4:	lsl	r6, r0, #23
   18af8:	orr	r6, r6, r3, lsr #9
   18afc:	eor	r6, r6, sl
   18b00:	eor	r8, r8, fp
   18b04:	adds	r6, r7, r6
   18b08:	adc	r8, r9, r8
   18b0c:	ldr	r7, [sp, #180]	; 0xb4
   18b10:	adds	r7, r7, r6
   18b14:	str	r7, [sp, #64]	; 0x40
   18b18:	adc	r2, r2, r8
   18b1c:	str	r2, [sp, #8]
   18b20:	lsr	r7, r4, #28
   18b24:	orr	r9, r7, r5, lsl #4
   18b28:	lsr	r2, r5, #28
   18b2c:	orr	r2, r2, r4, lsl #4
   18b30:	lsl	r3, r5, #30
   18b34:	orr	r3, r3, r4, lsr #2
   18b38:	lsl	r7, r4, #30
   18b3c:	orr	r7, r7, r5, lsr #2
   18b40:	eor	r7, r7, r9
   18b44:	eor	r2, r2, r3
   18b48:	lsl	r3, r5, #25
   18b4c:	orr	r3, r3, r4, lsr #7
   18b50:	lsl	r9, r4, #25
   18b54:	orr	r9, r9, r5, lsr #7
   18b58:	eor	r7, r7, r9
   18b5c:	eor	r2, r2, r3
   18b60:	orr	r3, ip, r4
   18b64:	orr	r9, lr, r5
   18b68:	and	r3, r3, r1
   18b6c:	ldr	sl, [sp, #188]	; 0xbc
   18b70:	and	r9, r9, sl
   18b74:	and	fp, ip, r4
   18b78:	and	sl, lr, r5
   18b7c:	orr	r3, r3, fp
   18b80:	orr	r9, r9, sl
   18b84:	adds	r3, r7, r3
   18b88:	adc	r2, r2, r9
   18b8c:	adds	r3, r3, r6
   18b90:	adc	r2, r2, r8
   18b94:	str	r2, [sp, #172]	; 0xac
   18b98:	ldr	r2, [sp, #44]	; 0x2c
   18b9c:	lsr	r9, r2, #1
   18ba0:	ldr	fp, [sp, #76]	; 0x4c
   18ba4:	orr	r9, r9, fp, lsl #31
   18ba8:	lsr	r8, fp, #1
   18bac:	orr	r8, r8, r2, lsl #31
   18bb0:	lsr	r7, r2, #8
   18bb4:	orr	r7, r7, fp, lsl #24
   18bb8:	lsr	r6, fp, #8
   18bbc:	orr	r6, r6, r2, lsl #24
   18bc0:	eor	r7, r7, r9
   18bc4:	eor	r8, r8, r6
   18bc8:	lsr	r6, r2, #7
   18bcc:	orr	r6, r6, fp, lsl #25
   18bd0:	eor	r6, r6, r7
   18bd4:	eor	r8, r8, fp, lsr #7
   18bd8:	ldr	r9, [sp, #68]	; 0x44
   18bdc:	adds	r6, r6, r9
   18be0:	ldr	sl, [sp, #72]	; 0x48
   18be4:	adc	r7, r8, sl
   18be8:	ldr	r9, [sp, #112]	; 0x70
   18bec:	adds	r6, r6, r9
   18bf0:	ldr	r9, [sp, #116]	; 0x74
   18bf4:	adc	r7, r7, r9
   18bf8:	ldr	r2, [sp, #52]	; 0x34
   18bfc:	lsr	fp, r2, #19
   18c00:	ldr	r9, [sp, #16]
   18c04:	orr	fp, fp, r9, lsl #13
   18c08:	lsr	r8, r9, #19
   18c0c:	orr	r8, r8, r2, lsl #13
   18c10:	lsl	sl, r9, #3
   18c14:	orr	sl, sl, r2, lsr #29
   18c18:	lsl	r9, r2, #3
   18c1c:	ldr	r2, [sp, #16]
   18c20:	orr	r9, r9, r2, lsr #29
   18c24:	eor	r9, r9, fp
   18c28:	eor	r8, r8, sl
   18c2c:	ldr	r2, [sp, #52]	; 0x34
   18c30:	lsr	fp, r2, #6
   18c34:	ldr	sl, [sp, #16]
   18c38:	orr	fp, fp, sl, lsl #26
   18c3c:	eor	r9, r9, fp
   18c40:	eor	r8, r8, sl, lsr #6
   18c44:	adds	r9, r6, r9
   18c48:	mov	r2, r9
   18c4c:	adc	r6, r7, r8
   18c50:	mov	r7, r6
   18c54:	ldr	r9, [sp, #192]	; 0xc0
   18c58:	eor	r6, r9, r0
   18c5c:	ldr	sl, [sp, #196]	; 0xc4
   18c60:	mov	r8, sl
   18c64:	ldr	r0, [sp, #4]
   18c68:	eor	r8, r8, r0
   18c6c:	ldr	fp, [sp, #64]	; 0x40
   18c70:	and	r6, r6, fp
   18c74:	ldr	r0, [sp, #8]
   18c78:	and	r8, r8, r0
   18c7c:	eor	r6, r6, r9
   18c80:	eor	r8, r8, sl
   18c84:	movw	sl, #60313	; 0xeb99
   18c88:	movt	sl, #57230	; 0xdf8e
   18c8c:	movw	r9, #30540	; 0x774c
   18c90:	movt	r9, #10056	; 0x2748
   18c94:	str	r2, [sp, #156]	; 0x9c
   18c98:	adds	sl, r2, sl
   18c9c:	str	r7, [sp, #160]	; 0xa0
   18ca0:	adc	r9, r7, r9
   18ca4:	ldr	r7, [sp, #24]
   18ca8:	adds	r7, sl, r7
   18cac:	ldr	r2, [sp, #184]	; 0xb8
   18cb0:	adc	r9, r9, r2
   18cb4:	adds	r7, r6, r7
   18cb8:	adc	r9, r8, r9
   18cbc:	mov	r0, fp
   18cc0:	lsr	sl, fp, #14
   18cc4:	ldr	r2, [sp, #8]
   18cc8:	orr	sl, sl, r2, lsl #18
   18ccc:	lsr	r8, r2, #14
   18cd0:	orr	fp, r8, fp, lsl #18
   18cd4:	lsr	r6, r0, #18
   18cd8:	orr	r6, r6, r2, lsl #14
   18cdc:	lsr	r8, r2, #18
   18ce0:	orr	r8, r8, r0, lsl #14
   18ce4:	eor	sl, sl, r6
   18ce8:	eor	r8, r8, fp
   18cec:	lsl	fp, r2, #23
   18cf0:	orr	fp, fp, r0, lsr #9
   18cf4:	lsl	r6, r0, #23
   18cf8:	orr	r6, r6, r2, lsr #9
   18cfc:	eor	r6, r6, sl
   18d00:	eor	r8, r8, fp
   18d04:	adds	r6, r7, r6
   18d08:	adc	r8, r9, r8
   18d0c:	adds	r1, r1, r6
   18d10:	str	r1, [sp, #32]
   18d14:	ldr	r1, [sp, #188]	; 0xbc
   18d18:	adc	r1, r1, r8
   18d1c:	str	r1, [sp, #68]	; 0x44
   18d20:	lsr	r7, r3, #28
   18d24:	ldr	r2, [sp, #172]	; 0xac
   18d28:	orr	r9, r7, r2, lsl #4
   18d2c:	lsr	r0, r2, #28
   18d30:	orr	r0, r0, r3, lsl #4
   18d34:	lsl	r1, r2, #30
   18d38:	orr	r1, r1, r3, lsr #2
   18d3c:	lsl	r7, r3, #30
   18d40:	orr	r7, r7, r2, lsr #2
   18d44:	eor	r7, r7, r9
   18d48:	eor	r0, r0, r1
   18d4c:	lsl	r1, r2, #25
   18d50:	orr	r1, r1, r3, lsr #7
   18d54:	lsl	r9, r3, #25
   18d58:	orr	r9, r9, r2, lsr #7
   18d5c:	eor	r7, r7, r9
   18d60:	eor	r0, r0, r1
   18d64:	orr	r1, r4, r3
   18d68:	orr	r9, r5, r2
   18d6c:	and	r1, r1, ip
   18d70:	and	r9, r9, lr
   18d74:	and	fp, r4, r3
   18d78:	and	sl, r5, r2
   18d7c:	orr	r1, r1, fp
   18d80:	orr	r9, r9, sl
   18d84:	adds	r1, r7, r1
   18d88:	adc	r0, r0, r9
   18d8c:	adds	r1, r1, r6
   18d90:	adc	r2, r0, r8
   18d94:	str	r2, [sp, #72]	; 0x48
   18d98:	ldr	r2, [sp, #48]	; 0x30
   18d9c:	lsr	r9, r2, #1
   18da0:	ldr	sl, [sp, #80]	; 0x50
   18da4:	orr	r9, r9, sl, lsl #31
   18da8:	lsr	r8, sl, #1
   18dac:	orr	r8, r8, r2, lsl #31
   18db0:	lsr	r7, r2, #8
   18db4:	orr	r7, r7, sl, lsl #24
   18db8:	lsr	r6, sl, #8
   18dbc:	orr	r6, r6, r2, lsl #24
   18dc0:	eor	r7, r7, r9
   18dc4:	eor	r8, r8, r6
   18dc8:	lsr	r6, r2, #7
   18dcc:	orr	r6, r6, sl, lsl #25
   18dd0:	eor	r6, r6, r7
   18dd4:	eor	r8, r8, sl, lsr #7
   18dd8:	ldr	r9, [sp, #44]	; 0x2c
   18ddc:	adds	r6, r6, r9
   18de0:	ldr	fp, [sp, #76]	; 0x4c
   18de4:	adc	r7, r8, fp
   18de8:	ldr	r9, [sp, #120]	; 0x78
   18dec:	adds	r6, r6, r9
   18df0:	ldr	r9, [sp, #124]	; 0x7c
   18df4:	adc	r7, r7, r9
   18df8:	ldr	r0, [sp, #148]	; 0x94
   18dfc:	lsr	fp, r0, #19
   18e00:	ldr	r2, [sp, #152]	; 0x98
   18e04:	orr	fp, fp, r2, lsl #13
   18e08:	lsr	r8, r2, #19
   18e0c:	orr	r8, r8, r0, lsl #13
   18e10:	lsl	sl, r2, #3
   18e14:	orr	sl, sl, r0, lsr #29
   18e18:	lsl	r9, r0, #3
   18e1c:	orr	r9, r9, r2, lsr #29
   18e20:	eor	r9, r9, fp
   18e24:	eor	r8, r8, sl
   18e28:	lsr	fp, r0, #6
   18e2c:	orr	fp, fp, r2, lsl #26
   18e30:	eor	r9, r9, fp
   18e34:	eor	r8, r8, r2, lsr #6
   18e38:	adds	r9, r6, r9
   18e3c:	mov	fp, r9
   18e40:	adc	r6, r7, r8
   18e44:	mov	r7, r6
   18e48:	ldr	r9, [sp, #200]	; 0xc8
   18e4c:	ldr	r6, [sp, #64]	; 0x40
   18e50:	eor	r6, r9, r6
   18e54:	ldr	r2, [sp, #4]
   18e58:	mov	r8, r2
   18e5c:	ldr	sl, [sp, #8]
   18e60:	eor	r8, r8, sl
   18e64:	ldr	sl, [sp, #32]
   18e68:	and	r6, r6, sl
   18e6c:	ldr	r0, [sp, #68]	; 0x44
   18e70:	and	r8, r8, r0
   18e74:	eor	r6, r6, r9
   18e78:	eor	r8, r8, r2
   18e7c:	movw	sl, #18600	; 0x48a8
   18e80:	movt	sl, #57755	; 0xe19b
   18e84:	movw	r9, #48309	; 0xbcb5
   18e88:	movt	r9, #13488	; 0x34b0
   18e8c:	str	fp, [sp, #164]	; 0xa4
   18e90:	adds	sl, fp, sl
   18e94:	str	r7, [sp, #168]	; 0xa8
   18e98:	adc	r9, r7, r9
   18e9c:	ldr	r7, [sp, #192]	; 0xc0
   18ea0:	adds	r7, sl, r7
   18ea4:	ldr	r2, [sp, #196]	; 0xc4
   18ea8:	adc	r9, r9, r2
   18eac:	adds	r7, r6, r7
   18eb0:	adc	r9, r8, r9
   18eb4:	ldr	r2, [sp, #32]
   18eb8:	lsr	sl, r2, #14
   18ebc:	orr	sl, sl, r0, lsl #18
   18ec0:	lsr	r8, r0, #14
   18ec4:	orr	fp, r8, r2, lsl #18
   18ec8:	lsr	r6, r2, #18
   18ecc:	orr	r6, r6, r0, lsl #14
   18ed0:	lsr	r8, r0, #18
   18ed4:	orr	r8, r8, r2, lsl #14
   18ed8:	eor	sl, sl, r6
   18edc:	eor	r8, r8, fp
   18ee0:	lsl	fp, r0, #23
   18ee4:	orr	fp, fp, r2, lsr #9
   18ee8:	lsl	r6, r2, #23
   18eec:	orr	r6, r6, r0, lsr #9
   18ef0:	eor	r6, r6, sl
   18ef4:	eor	r8, r8, fp
   18ef8:	adds	r6, r7, r6
   18efc:	adc	r8, r9, r8
   18f00:	adds	ip, ip, r6
   18f04:	str	ip, [sp, #76]	; 0x4c
   18f08:	adc	ip, lr, r8
   18f0c:	str	ip, [sp, #176]	; 0xb0
   18f10:	lsr	r7, r1, #28
   18f14:	ldr	r2, [sp, #72]	; 0x48
   18f18:	orr	r9, r7, r2, lsl #4
   18f1c:	lsr	lr, r2, #28
   18f20:	orr	lr, lr, r1, lsl #4
   18f24:	lsl	ip, r2, #30
   18f28:	orr	ip, ip, r1, lsr #2
   18f2c:	lsl	r7, r1, #30
   18f30:	orr	r7, r7, r2, lsr #2
   18f34:	eor	r7, r7, r9
   18f38:	eor	lr, lr, ip
   18f3c:	lsl	ip, r2, #25
   18f40:	orr	ip, ip, r1, lsr #7
   18f44:	lsl	r9, r1, #25
   18f48:	orr	r9, r9, r2, lsr #7
   18f4c:	eor	r7, r7, r9
   18f50:	eor	lr, lr, ip
   18f54:	orr	ip, r3, r1
   18f58:	ldr	r0, [sp, #172]	; 0xac
   18f5c:	orr	r9, r0, r2
   18f60:	and	ip, ip, r4
   18f64:	and	r9, r9, r5
   18f68:	and	fp, r3, r1
   18f6c:	and	sl, r0, r2
   18f70:	orr	ip, ip, fp
   18f74:	orr	r9, r9, sl
   18f78:	adds	ip, r7, ip
   18f7c:	adc	lr, lr, r9
   18f80:	adds	ip, ip, r6
   18f84:	adc	lr, lr, r8
   18f88:	ldr	r2, [sp, #20]
   18f8c:	lsr	r9, r2, #1
   18f90:	ldr	fp, [sp, #84]	; 0x54
   18f94:	orr	r9, r9, fp, lsl #31
   18f98:	lsr	r8, fp, #1
   18f9c:	orr	r8, r8, r2, lsl #31
   18fa0:	lsr	r7, r2, #8
   18fa4:	orr	r7, r7, fp, lsl #24
   18fa8:	lsr	r6, fp, #8
   18fac:	orr	r6, r6, r2, lsl #24
   18fb0:	eor	r7, r7, r9
   18fb4:	eor	r8, r8, r6
   18fb8:	lsr	r6, r2, #7
   18fbc:	orr	r6, r6, fp, lsl #25
   18fc0:	eor	r6, r6, r7
   18fc4:	eor	r8, r8, fp, lsr #7
   18fc8:	ldr	r2, [sp, #48]	; 0x30
   18fcc:	adds	r6, r6, r2
   18fd0:	ldr	sl, [sp, #80]	; 0x50
   18fd4:	adc	r7, r8, sl
   18fd8:	ldr	r8, [sp, #128]	; 0x80
   18fdc:	adds	r6, r6, r8
   18fe0:	ldr	r9, [sp, #132]	; 0x84
   18fe4:	adc	r7, r7, r9
   18fe8:	ldr	r0, [sp, #156]	; 0x9c
   18fec:	lsr	fp, r0, #19
   18ff0:	ldr	r9, [sp, #160]	; 0xa0
   18ff4:	orr	fp, fp, r9, lsl #13
   18ff8:	lsr	r8, r9, #19
   18ffc:	orr	r8, r8, r0, lsl #13
   19000:	mov	r2, r9
   19004:	lsl	sl, r9, #3
   19008:	orr	sl, sl, r0, lsr #29
   1900c:	lsl	r9, r0, #3
   19010:	orr	r9, r9, r2, lsr #29
   19014:	eor	r9, r9, fp
   19018:	eor	r8, r8, sl
   1901c:	lsr	fp, r0, #6
   19020:	orr	fp, fp, r2, lsl #26
   19024:	eor	r9, r9, fp
   19028:	eor	r8, r8, r2, lsr #6
   1902c:	adds	r6, r6, r9
   19030:	mov	r2, r6
   19034:	adc	r6, r7, r8
   19038:	mov	r7, r6
   1903c:	ldr	r9, [sp, #64]	; 0x40
   19040:	ldr	r6, [sp, #32]
   19044:	eor	r6, r9, r6
   19048:	ldr	sl, [sp, #8]
   1904c:	mov	r8, sl
   19050:	ldr	fp, [sp, #68]	; 0x44
   19054:	eor	r8, r8, fp
   19058:	ldr	fp, [sp, #76]	; 0x4c
   1905c:	and	r6, r6, fp
   19060:	ldr	r0, [sp, #176]	; 0xb0
   19064:	and	r8, r8, r0
   19068:	eor	r6, r6, r9
   1906c:	eor	r8, r8, sl
   19070:	movw	sl, #23139	; 0x5a63
   19074:	movt	sl, #50633	; 0xc5c9
   19078:	movw	r9, #3251	; 0xcb3
   1907c:	movt	r9, #14620	; 0x391c
   19080:	str	r2, [sp, #40]	; 0x28
   19084:	adds	sl, r2, sl
   19088:	str	r7, [sp, #24]
   1908c:	adc	r9, r7, r9
   19090:	ldr	r7, [sp, #200]	; 0xc8
   19094:	adds	r7, sl, r7
   19098:	ldr	r2, [sp, #4]
   1909c:	adc	r9, r9, r2
   190a0:	adds	r7, r6, r7
   190a4:	adc	r9, r8, r9
   190a8:	lsr	sl, fp, #14
   190ac:	orr	sl, sl, r0, lsl #18
   190b0:	lsr	r8, r0, #14
   190b4:	mov	r2, fp
   190b8:	orr	fp, r8, fp, lsl #18
   190bc:	lsr	r6, r2, #18
   190c0:	orr	r6, r6, r0, lsl #14
   190c4:	lsr	r8, r0, #18
   190c8:	orr	r8, r8, r2, lsl #14
   190cc:	eor	sl, sl, r6
   190d0:	eor	r8, r8, fp
   190d4:	lsl	fp, r0, #23
   190d8:	orr	fp, fp, r2, lsr #9
   190dc:	lsl	r6, r2, #23
   190e0:	orr	r6, r6, r0, lsr #9
   190e4:	eor	r6, r6, sl
   190e8:	eor	r8, r8, fp
   190ec:	adds	r6, r7, r6
   190f0:	adc	r8, r9, r8
   190f4:	adds	r0, r4, r6
   190f8:	str	r0, [sp, #188]	; 0xbc
   190fc:	adc	r5, r5, r8
   19100:	str	r5, [sp, #180]	; 0xb4
   19104:	lsr	r7, ip, #28
   19108:	orr	r9, r7, lr, lsl #4
   1910c:	lsr	r5, lr, #28
   19110:	orr	r5, r5, ip, lsl #4
   19114:	lsl	r4, lr, #30
   19118:	orr	r4, r4, ip, lsr #2
   1911c:	lsl	r7, ip, #30
   19120:	orr	r7, r7, lr, lsr #2
   19124:	eor	r7, r7, r9
   19128:	eor	r5, r5, r4
   1912c:	lsl	r4, lr, #25
   19130:	orr	r4, r4, ip, lsr #7
   19134:	lsl	r9, ip, #25
   19138:	orr	r9, r9, lr, lsr #7
   1913c:	eor	r7, r7, r9
   19140:	eor	r5, r5, r4
   19144:	orr	r4, r1, ip
   19148:	ldr	r2, [sp, #72]	; 0x48
   1914c:	orr	r9, r2, lr
   19150:	and	r4, r4, r3
   19154:	ldr	r0, [sp, #172]	; 0xac
   19158:	and	r9, r9, r0
   1915c:	and	fp, r1, ip
   19160:	and	sl, r2, lr
   19164:	orr	r4, r4, fp
   19168:	orr	r9, r9, sl
   1916c:	adds	r4, r7, r4
   19170:	adc	r5, r5, r9
   19174:	adds	r4, r4, r6
   19178:	str	r4, [sp, #184]	; 0xb8
   1917c:	adc	r5, r5, r8
   19180:	ldr	r4, [sp, #88]	; 0x58
   19184:	lsr	r9, r4, #1
   19188:	ldr	sl, [sp, #92]	; 0x5c
   1918c:	orr	r9, r9, sl, lsl #31
   19190:	lsr	r8, sl, #1
   19194:	orr	r8, r8, r4, lsl #31
   19198:	lsr	r7, r4, #8
   1919c:	orr	r7, r7, sl, lsl #24
   191a0:	lsr	r6, sl, #8
   191a4:	orr	r6, r6, r4, lsl #24
   191a8:	eor	r7, r7, r9
   191ac:	eor	r8, r8, r6
   191b0:	lsr	r6, r4, #7
   191b4:	orr	r6, r6, sl, lsl #25
   191b8:	eor	r6, r6, r7
   191bc:	eor	r8, r8, sl, lsr #7
   191c0:	ldr	r4, [sp, #20]
   191c4:	adds	r6, r6, r4
   191c8:	ldr	fp, [sp, #84]	; 0x54
   191cc:	adc	r7, r8, fp
   191d0:	ldr	r4, [sp, #36]	; 0x24
   191d4:	adds	r6, r6, r4
   191d8:	ldr	r9, [sp, #136]	; 0x88
   191dc:	adc	r7, r7, r9
   191e0:	ldr	r4, [sp, #164]	; 0xa4
   191e4:	lsr	fp, r4, #19
   191e8:	ldr	r2, [sp, #168]	; 0xa8
   191ec:	orr	fp, fp, r2, lsl #13
   191f0:	lsr	r8, r2, #19
   191f4:	orr	r8, r8, r4, lsl #13
   191f8:	lsl	sl, r2, #3
   191fc:	orr	sl, sl, r4, lsr #29
   19200:	lsl	r9, r4, #3
   19204:	orr	r9, r9, r2, lsr #29
   19208:	eor	r9, r9, fp
   1920c:	eor	r8, r8, sl
   19210:	lsr	fp, r4, #6
   19214:	orr	fp, fp, r2, lsl #26
   19218:	eor	r9, r9, fp
   1921c:	eor	r8, r8, r2, lsr #6
   19220:	adds	r4, r6, r9
   19224:	mov	fp, r4
   19228:	adc	r4, r7, r8
   1922c:	ldr	r7, [sp, #32]
   19230:	ldr	r8, [sp, #76]	; 0x4c
   19234:	eor	r6, r7, r8
   19238:	ldr	r9, [sp, #68]	; 0x44
   1923c:	mov	r8, r9
   19240:	ldr	r0, [sp, #176]	; 0xb0
   19244:	eor	r8, r8, r0
   19248:	ldr	r0, [sp, #188]	; 0xbc
   1924c:	and	r6, r6, r0
   19250:	ldr	r2, [sp, #180]	; 0xb4
   19254:	and	r8, r8, r2
   19258:	eor	r6, r6, r7
   1925c:	eor	r8, r8, r9
   19260:	movw	sl, #35531	; 0x8acb
   19264:	movt	sl, #58177	; 0xe341
   19268:	movw	r9, #43594	; 0xaa4a
   1926c:	movt	r9, #20184	; 0x4ed8
   19270:	str	fp, [sp, #44]	; 0x2c
   19274:	adds	sl, fp, sl
   19278:	str	r4, [sp, #80]	; 0x50
   1927c:	adc	r9, r4, r9
   19280:	ldr	r7, [sp, #64]	; 0x40
   19284:	adds	r7, sl, r7
   19288:	ldr	r4, [sp, #8]
   1928c:	adc	r9, r9, r4
   19290:	adds	r7, r6, r7
   19294:	adc	r9, r8, r9
   19298:	lsr	sl, r0, #14
   1929c:	orr	sl, sl, r2, lsl #18
   192a0:	lsr	r8, r2, #14
   192a4:	orr	fp, r8, r0, lsl #18
   192a8:	lsr	r6, r0, #18
   192ac:	orr	r6, r6, r2, lsl #14
   192b0:	lsr	r8, r2, #18
   192b4:	orr	r8, r8, r0, lsl #14
   192b8:	eor	sl, sl, r6
   192bc:	eor	r8, r8, fp
   192c0:	lsl	fp, r2, #23
   192c4:	orr	fp, fp, r0, lsr #9
   192c8:	lsl	r6, r0, #23
   192cc:	orr	r6, r6, r2, lsr #9
   192d0:	eor	r6, r6, sl
   192d4:	eor	r8, r8, fp
   192d8:	adds	r6, r7, r6
   192dc:	adc	r8, r9, r8
   192e0:	adds	r3, r3, r6
   192e4:	str	r3, [sp, #64]	; 0x40
   192e8:	ldr	r3, [sp, #172]	; 0xac
   192ec:	adc	r3, r3, r8
   192f0:	str	r3, [sp, #8]
   192f4:	ldr	r4, [sp, #184]	; 0xb8
   192f8:	lsr	r7, r4, #28
   192fc:	orr	r9, r7, r5, lsl #4
   19300:	lsr	r2, r5, #28
   19304:	orr	r2, r2, r4, lsl #4
   19308:	lsl	r3, r5, #30
   1930c:	orr	r3, r3, r4, lsr #2
   19310:	lsl	r7, r4, #30
   19314:	orr	r7, r7, r5, lsr #2
   19318:	eor	r7, r7, r9
   1931c:	eor	r2, r2, r3
   19320:	lsl	r3, r5, #25
   19324:	orr	r3, r3, r4, lsr #7
   19328:	lsl	r9, r4, #25
   1932c:	orr	r9, r9, r5, lsr #7
   19330:	eor	r7, r7, r9
   19334:	eor	r2, r2, r3
   19338:	orr	r3, ip, r4
   1933c:	orr	r9, lr, r5
   19340:	and	r3, r3, r1
   19344:	ldr	sl, [sp, #72]	; 0x48
   19348:	and	r9, r9, sl
   1934c:	and	fp, ip, r4
   19350:	and	sl, lr, r5
   19354:	orr	r3, r3, fp
   19358:	orr	r9, r9, sl
   1935c:	adds	r3, r7, r3
   19360:	adc	r2, r2, r9
   19364:	adds	r3, r3, r6
   19368:	adc	r2, r2, r8
   1936c:	ldr	r4, [sp, #28]
   19370:	lsr	r9, r4, #1
   19374:	ldr	fp, [sp, #56]	; 0x38
   19378:	orr	r9, r9, fp, lsl #31
   1937c:	lsr	r8, fp, #1
   19380:	orr	r8, r8, r4, lsl #31
   19384:	lsr	r7, r4, #8
   19388:	orr	r7, r7, fp, lsl #24
   1938c:	lsr	r6, fp, #8
   19390:	orr	r6, r6, r4, lsl #24
   19394:	eor	r7, r7, r9
   19398:	eor	r8, r8, r6
   1939c:	lsr	r6, r4, #7
   193a0:	orr	r6, r6, fp, lsl #25
   193a4:	eor	r6, r6, r7
   193a8:	eor	r8, r8, fp, lsr #7
   193ac:	ldr	r7, [sp, #88]	; 0x58
   193b0:	adds	r6, r6, r7
   193b4:	ldr	sl, [sp, #92]	; 0x5c
   193b8:	adc	r7, r8, sl
   193bc:	ldr	r8, [sp, #140]	; 0x8c
   193c0:	adds	r6, r6, r8
   193c4:	ldr	r8, [sp, #144]	; 0x90
   193c8:	adc	r7, r7, r8
   193cc:	ldr	r4, [sp, #40]	; 0x28
   193d0:	lsr	fp, r4, #19
   193d4:	ldr	r9, [sp, #24]
   193d8:	orr	fp, fp, r9, lsl #13
   193dc:	lsr	r8, r9, #19
   193e0:	orr	r8, r8, r4, lsl #13
   193e4:	lsl	sl, r9, #3
   193e8:	orr	sl, sl, r4, lsr #29
   193ec:	lsl	r9, r4, #3
   193f0:	ldr	r4, [sp, #24]
   193f4:	orr	r9, r9, r4, lsr #29
   193f8:	eor	r9, r9, fp
   193fc:	eor	r8, r8, sl
   19400:	ldr	r4, [sp, #40]	; 0x28
   19404:	lsr	fp, r4, #6
   19408:	ldr	sl, [sp, #24]
   1940c:	orr	fp, fp, sl, lsl #26
   19410:	eor	r9, r9, fp
   19414:	eor	r8, r8, sl, lsr #6
   19418:	adds	r9, r6, r9
   1941c:	mov	r4, r9
   19420:	adc	r7, r7, r8
   19424:	ldr	r9, [sp, #76]	; 0x4c
   19428:	eor	r6, r9, r0
   1942c:	ldr	sl, [sp, #176]	; 0xb0
   19430:	mov	r8, sl
   19434:	ldr	r0, [sp, #180]	; 0xb4
   19438:	eor	r8, r8, r0
   1943c:	ldr	fp, [sp, #64]	; 0x40
   19440:	and	r6, r6, fp
   19444:	ldr	r0, [sp, #8]
   19448:	and	r8, r8, r0
   1944c:	eor	r6, r6, r9
   19450:	eor	r8, r8, sl
   19454:	movw	sl, #58227	; 0xe373
   19458:	movt	sl, #30563	; 0x7763
   1945c:	movw	r9, #51791	; 0xca4f
   19460:	movt	r9, #23452	; 0x5b9c
   19464:	str	r4, [sp, #84]	; 0x54
   19468:	adds	sl, r4, sl
   1946c:	str	r7, [sp, #88]	; 0x58
   19470:	adc	r9, r7, r9
   19474:	ldr	r7, [sp, #32]
   19478:	adds	r7, sl, r7
   1947c:	ldr	sl, [sp, #68]	; 0x44
   19480:	adc	r9, r9, sl
   19484:	adds	r7, r6, r7
   19488:	adc	r9, r8, r9
   1948c:	mov	r0, fp
   19490:	lsr	sl, fp, #14
   19494:	ldr	r4, [sp, #8]
   19498:	orr	sl, sl, r4, lsl #18
   1949c:	lsr	r8, r4, #14
   194a0:	orr	fp, r8, fp, lsl #18
   194a4:	lsr	r6, r0, #18
   194a8:	orr	r6, r6, r4, lsl #14
   194ac:	lsr	r8, r4, #18
   194b0:	orr	r8, r8, r0, lsl #14
   194b4:	eor	sl, sl, r6
   194b8:	eor	r8, r8, fp
   194bc:	lsl	fp, r4, #23
   194c0:	orr	fp, fp, r0, lsr #9
   194c4:	lsl	r6, r0, #23
   194c8:	orr	r6, r6, r4, lsr #9
   194cc:	eor	r6, r6, sl
   194d0:	eor	r8, r8, fp
   194d4:	adds	r6, r7, r6
   194d8:	adc	r8, r9, r8
   194dc:	adds	r1, r1, r6
   194e0:	str	r1, [sp, #20]
   194e4:	ldr	r1, [sp, #72]	; 0x48
   194e8:	adc	r1, r1, r8
   194ec:	str	r1, [sp, #4]
   194f0:	lsr	r7, r3, #28
   194f4:	orr	r9, r7, r2, lsl #4
   194f8:	lsr	r0, r2, #28
   194fc:	orr	r0, r0, r3, lsl #4
   19500:	lsl	r1, r2, #30
   19504:	orr	r1, r1, r3, lsr #2
   19508:	lsl	r7, r3, #30
   1950c:	orr	r7, r7, r2, lsr #2
   19510:	eor	r7, r7, r9
   19514:	eor	r0, r0, r1
   19518:	lsl	r1, r2, #25
   1951c:	orr	r1, r1, r3, lsr #7
   19520:	lsl	r9, r3, #25
   19524:	orr	r9, r9, r2, lsr #7
   19528:	eor	r7, r7, r9
   1952c:	eor	r0, r0, r1
   19530:	ldr	r4, [sp, #184]	; 0xb8
   19534:	orr	r1, r4, r3
   19538:	orr	r9, r5, r2
   1953c:	and	r1, r1, ip
   19540:	and	r9, r9, lr
   19544:	and	fp, r4, r3
   19548:	and	sl, r5, r2
   1954c:	orr	r1, r1, fp
   19550:	orr	r9, r9, sl
   19554:	adds	r1, r7, r1
   19558:	adc	r0, r0, r9
   1955c:	adds	r1, r1, r6
   19560:	adc	r0, r0, r8
   19564:	ldr	r4, [sp, #96]	; 0x60
   19568:	lsr	r9, r4, #1
   1956c:	ldr	sl, [sp, #100]	; 0x64
   19570:	orr	r9, r9, sl, lsl #31
   19574:	lsr	r8, sl, #1
   19578:	orr	r8, r8, r4, lsl #31
   1957c:	lsr	r7, r4, #8
   19580:	orr	r7, r7, sl, lsl #24
   19584:	lsr	r6, sl, #8
   19588:	orr	r6, r6, r4, lsl #24
   1958c:	eor	r7, r7, r9
   19590:	eor	r8, r8, r6
   19594:	lsr	r6, r4, #7
   19598:	orr	r6, r6, sl, lsl #25
   1959c:	eor	r6, r6, r7
   195a0:	eor	r8, r8, sl, lsr #7
   195a4:	ldr	r7, [sp, #28]
   195a8:	adds	r6, r6, r7
   195ac:	ldr	fp, [sp, #56]	; 0x38
   195b0:	adc	r7, r8, fp
   195b4:	ldr	r8, [sp, #52]	; 0x34
   195b8:	adds	r6, r6, r8
   195bc:	ldr	r8, [sp, #16]
   195c0:	adc	r7, r7, r8
   195c4:	ldr	r9, [sp, #44]	; 0x2c
   195c8:	lsr	fp, r9, #19
   195cc:	ldr	r4, [sp, #80]	; 0x50
   195d0:	orr	fp, fp, r4, lsl #13
   195d4:	lsr	r8, r4, #19
   195d8:	orr	r8, r8, r9, lsl #13
   195dc:	lsl	sl, r4, #3
   195e0:	orr	sl, sl, r9, lsr #29
   195e4:	lsl	r9, r9, #3
   195e8:	orr	r9, r9, r4, lsr #29
   195ec:	eor	r9, r9, fp
   195f0:	eor	r8, r8, sl
   195f4:	ldr	fp, [sp, #44]	; 0x2c
   195f8:	lsr	fp, fp, #6
   195fc:	orr	fp, fp, r4, lsl #26
   19600:	eor	r9, r9, fp
   19604:	eor	r8, r8, r4, lsr #6
   19608:	adds	r9, r6, r9
   1960c:	mov	fp, r9
   19610:	adc	r6, r7, r8
   19614:	mov	r7, r6
   19618:	ldr	r9, [sp, #188]	; 0xbc
   1961c:	ldr	r6, [sp, #64]	; 0x40
   19620:	eor	r6, r9, r6
   19624:	ldr	r4, [sp, #180]	; 0xb4
   19628:	mov	r8, r4
   1962c:	ldr	sl, [sp, #8]
   19630:	eor	r8, r8, sl
   19634:	ldr	sl, [sp, #20]
   19638:	and	r6, r6, sl
   1963c:	ldr	sl, [sp, #4]
   19640:	and	r8, r8, sl
   19644:	eor	r6, r6, r9
   19648:	eor	r8, r8, r4
   1964c:	movw	sl, #47267	; 0xb8a3
   19650:	movt	sl, #54962	; 0xd6b2
   19654:	movw	r9, #28659	; 0x6ff3
   19658:	movt	r9, #26670	; 0x682e
   1965c:	str	fp, [sp, #48]	; 0x30
   19660:	adds	sl, fp, sl
   19664:	str	r7, [sp, #92]	; 0x5c
   19668:	adc	r9, r7, r9
   1966c:	ldr	r7, [sp, #76]	; 0x4c
   19670:	adds	r7, sl, r7
   19674:	ldr	fp, [sp, #176]	; 0xb0
   19678:	adc	r9, r9, fp
   1967c:	adds	r7, r6, r7
   19680:	adc	r9, r8, r9
   19684:	ldr	r4, [sp, #20]
   19688:	lsr	sl, r4, #14
   1968c:	ldr	r8, [sp, #4]
   19690:	orr	sl, sl, r8, lsl #18
   19694:	lsr	r8, r8, #14
   19698:	orr	fp, r8, r4, lsl #18
   1969c:	lsr	r6, r4, #18
   196a0:	ldr	r8, [sp, #4]
   196a4:	orr	r6, r6, r8, lsl #14
   196a8:	lsr	r8, r8, #18
   196ac:	orr	r8, r8, r4, lsl #14
   196b0:	eor	sl, sl, r6
   196b4:	eor	r8, r8, fp
   196b8:	ldr	r6, [sp, #4]
   196bc:	lsl	fp, r6, #23
   196c0:	orr	fp, fp, r4, lsr #9
   196c4:	lsl	r6, r4, #23
   196c8:	ldr	r4, [sp, #4]
   196cc:	orr	r6, r6, r4, lsr #9
   196d0:	eor	r6, r6, sl
   196d4:	eor	r8, r8, fp
   196d8:	adds	r6, r7, r6
   196dc:	adc	r8, r9, r8
   196e0:	adds	ip, ip, r6
   196e4:	str	ip, [sp, #68]	; 0x44
   196e8:	adc	ip, lr, r8
   196ec:	str	ip, [sp, #76]	; 0x4c
   196f0:	lsr	r7, r1, #28
   196f4:	orr	r9, r7, r0, lsl #4
   196f8:	lsr	lr, r0, #28
   196fc:	orr	lr, lr, r1, lsl #4
   19700:	lsl	ip, r0, #30
   19704:	orr	ip, ip, r1, lsr #2
   19708:	lsl	r7, r1, #30
   1970c:	orr	r7, r7, r0, lsr #2
   19710:	eor	r7, r7, r9
   19714:	eor	lr, lr, ip
   19718:	lsl	ip, r0, #25
   1971c:	orr	ip, ip, r1, lsr #7
   19720:	lsl	r9, r1, #25
   19724:	orr	r9, r9, r0, lsr #7
   19728:	eor	r7, r7, r9
   1972c:	eor	lr, lr, ip
   19730:	orr	ip, r3, r1
   19734:	orr	r9, r2, r0
   19738:	ldr	r4, [sp, #184]	; 0xb8
   1973c:	and	ip, ip, r4
   19740:	and	r9, r9, r5
   19744:	and	fp, r3, r1
   19748:	and	sl, r2, r0
   1974c:	orr	ip, ip, fp
   19750:	orr	r9, r9, sl
   19754:	adds	ip, r7, ip
   19758:	adc	lr, lr, r9
   1975c:	adds	sl, ip, r6
   19760:	str	sl, [sp, #176]	; 0xb0
   19764:	adc	lr, lr, r8
   19768:	ldr	r4, [sp, #104]	; 0x68
   1976c:	lsr	r9, r4, #1
   19770:	ldr	fp, [sp, #108]	; 0x6c
   19774:	orr	r9, r9, fp, lsl #31
   19778:	lsr	r8, fp, #1
   1977c:	orr	r8, r8, r4, lsl #31
   19780:	lsr	r7, r4, #8
   19784:	orr	r7, r7, fp, lsl #24
   19788:	lsr	r6, fp, #8
   1978c:	orr	r6, r6, r4, lsl #24
   19790:	eor	r7, r7, r9
   19794:	eor	r8, r8, r6
   19798:	lsr	r6, r4, #7
   1979c:	orr	r6, r6, fp, lsl #25
   197a0:	eor	r6, r6, r7
   197a4:	eor	r8, r8, fp, lsr #7
   197a8:	ldr	r4, [sp, #96]	; 0x60
   197ac:	adds	r6, r6, r4
   197b0:	ldr	sl, [sp, #100]	; 0x64
   197b4:	adc	r7, r8, sl
   197b8:	ldr	r8, [sp, #148]	; 0x94
   197bc:	adds	r6, r6, r8
   197c0:	ldr	r9, [sp, #152]	; 0x98
   197c4:	adc	r7, r7, r9
   197c8:	ldr	ip, [sp, #84]	; 0x54
   197cc:	lsr	fp, ip, #19
   197d0:	ldr	r9, [sp, #88]	; 0x58
   197d4:	orr	fp, fp, r9, lsl #13
   197d8:	lsr	r8, r9, #19
   197dc:	orr	r8, r8, ip, lsl #13
   197e0:	mov	r4, r9
   197e4:	lsl	sl, r9, #3
   197e8:	orr	sl, sl, ip, lsr #29
   197ec:	lsl	r9, ip, #3
   197f0:	orr	r9, r9, r4, lsr #29
   197f4:	eor	r9, r9, fp
   197f8:	eor	r8, r8, sl
   197fc:	lsr	fp, ip, #6
   19800:	orr	fp, fp, r4, lsl #26
   19804:	eor	r9, r9, fp
   19808:	eor	r8, r8, r4, lsr #6
   1980c:	adds	r6, r6, r9
   19810:	mov	r4, r6
   19814:	adc	r6, r7, r8
   19818:	mov	r7, r6
   1981c:	ldr	r9, [sp, #64]	; 0x40
   19820:	ldr	r6, [sp, #20]
   19824:	eor	r6, r9, r6
   19828:	ldr	sl, [sp, #8]
   1982c:	mov	r8, sl
   19830:	ldr	fp, [sp, #4]
   19834:	eor	r8, r8, fp
   19838:	ldr	fp, [sp, #68]	; 0x44
   1983c:	and	r6, r6, fp
   19840:	ldr	ip, [sp, #76]	; 0x4c
   19844:	and	r8, r8, ip
   19848:	eor	r6, r6, r9
   1984c:	eor	r8, r8, sl
   19850:	movw	sl, #45820	; 0xb2fc
   19854:	movt	sl, #24047	; 0x5def
   19858:	movw	r9, #33518	; 0x82ee
   1985c:	movt	r9, #29839	; 0x748f
   19860:	str	r4, [sp, #56]	; 0x38
   19864:	adds	sl, r4, sl
   19868:	str	r7, [sp, #96]	; 0x60
   1986c:	adc	r9, r7, r9
   19870:	ldr	r7, [sp, #188]	; 0xbc
   19874:	adds	r7, sl, r7
   19878:	ldr	sl, [sp, #180]	; 0xb4
   1987c:	adc	r9, r9, sl
   19880:	adds	r7, r6, r7
   19884:	adc	r9, r8, r9
   19888:	lsr	sl, fp, #14
   1988c:	orr	sl, sl, ip, lsl #18
   19890:	lsr	r8, ip, #14
   19894:	mov	r4, fp
   19898:	orr	fp, r8, fp, lsl #18
   1989c:	lsr	r6, r4, #18
   198a0:	orr	r6, r6, ip, lsl #14
   198a4:	lsr	r8, ip, #18
   198a8:	orr	r8, r8, r4, lsl #14
   198ac:	eor	sl, sl, r6
   198b0:	eor	r8, r8, fp
   198b4:	lsl	fp, ip, #23
   198b8:	orr	fp, fp, r4, lsr #9
   198bc:	lsl	r6, r4, #23
   198c0:	orr	r6, r6, ip, lsr #9
   198c4:	eor	r6, r6, sl
   198c8:	eor	r8, r8, fp
   198cc:	adds	r6, r7, r6
   198d0:	adc	r8, r9, r8
   198d4:	ldr	r4, [sp, #184]	; 0xb8
   198d8:	adds	ip, r4, r6
   198dc:	str	ip, [sp, #192]	; 0xc0
   198e0:	adc	r5, r5, r8
   198e4:	str	r5, [sp, #28]
   198e8:	ldr	sl, [sp, #176]	; 0xb0
   198ec:	lsr	r7, sl, #28
   198f0:	orr	r9, r7, lr, lsl #4
   198f4:	lsr	r5, lr, #28
   198f8:	orr	r5, r5, sl, lsl #4
   198fc:	lsl	r4, lr, #30
   19900:	orr	r4, r4, sl, lsr #2
   19904:	lsl	r7, sl, #30
   19908:	orr	r7, r7, lr, lsr #2
   1990c:	eor	r7, r7, r9
   19910:	eor	r5, r5, r4
   19914:	lsl	r4, lr, #25
   19918:	orr	r4, r4, sl, lsr #7
   1991c:	lsl	r9, sl, #25
   19920:	orr	r9, r9, lr, lsr #7
   19924:	eor	r7, r7, r9
   19928:	eor	r5, r5, r4
   1992c:	orr	r4, r1, sl
   19930:	orr	r9, r0, lr
   19934:	and	r4, r4, r3
   19938:	and	r9, r9, r2
   1993c:	and	fp, r1, sl
   19940:	and	sl, r0, lr
   19944:	orr	r4, r4, fp
   19948:	orr	r9, r9, sl
   1994c:	adds	r4, r7, r4
   19950:	adc	r5, r5, r9
   19954:	adds	r4, r4, r6
   19958:	adc	r5, r5, r8
   1995c:	str	r5, [sp, #180]	; 0xb4
   19960:	ldr	r5, [sp, #12]
   19964:	lsr	r9, r5, #1
   19968:	ldr	sl, [sp, #60]	; 0x3c
   1996c:	orr	r9, r9, sl, lsl #31
   19970:	lsr	r8, sl, #1
   19974:	orr	r8, r8, r5, lsl #31
   19978:	lsr	r7, r5, #8
   1997c:	orr	r7, r7, sl, lsl #24
   19980:	lsr	r6, sl, #8
   19984:	orr	r6, r6, r5, lsl #24
   19988:	eor	r7, r7, r9
   1998c:	eor	r8, r8, r6
   19990:	lsr	r6, r5, #7
   19994:	orr	r6, r6, sl, lsl #25
   19998:	eor	r6, r6, r7
   1999c:	eor	r8, r8, sl, lsr #7
   199a0:	ldr	r5, [sp, #104]	; 0x68
   199a4:	adds	r6, r6, r5
   199a8:	ldr	fp, [sp, #108]	; 0x6c
   199ac:	adc	r7, r8, fp
   199b0:	ldr	r8, [sp, #156]	; 0x9c
   199b4:	adds	r6, r6, r8
   199b8:	ldr	r8, [sp, #160]	; 0xa0
   199bc:	adc	r7, r7, r8
   199c0:	ldr	r5, [sp, #48]	; 0x30
   199c4:	lsr	fp, r5, #19
   199c8:	ldr	ip, [sp, #92]	; 0x5c
   199cc:	orr	fp, fp, ip, lsl #13
   199d0:	lsr	r8, ip, #19
   199d4:	orr	r8, r8, r5, lsl #13
   199d8:	lsl	sl, ip, #3
   199dc:	orr	sl, sl, r5, lsr #29
   199e0:	lsl	r9, r5, #3
   199e4:	orr	r9, r9, ip, lsr #29
   199e8:	eor	r9, r9, fp
   199ec:	eor	r8, r8, sl
   199f0:	ldr	r5, [sp, #48]	; 0x30
   199f4:	lsr	fp, r5, #6
   199f8:	orr	fp, fp, ip, lsl #26
   199fc:	eor	r9, r9, fp
   19a00:	eor	r8, r8, ip, lsr #6
   19a04:	adds	r9, r6, r9
   19a08:	mov	r5, r9
   19a0c:	adc	r6, r7, r8
   19a10:	mov	r7, r6
   19a14:	ldr	r9, [sp, #20]
   19a18:	ldr	r6, [sp, #68]	; 0x44
   19a1c:	eor	r6, r9, r6
   19a20:	ldr	fp, [sp, #4]
   19a24:	mov	r8, fp
   19a28:	ldr	ip, [sp, #76]	; 0x4c
   19a2c:	eor	r8, r8, ip
   19a30:	ldr	ip, [sp, #192]	; 0xc0
   19a34:	and	r6, r6, ip
   19a38:	ldr	sl, [sp, #28]
   19a3c:	and	r8, r8, sl
   19a40:	eor	r6, r6, r9
   19a44:	eor	r8, r8, fp
   19a48:	movw	sl, #12128	; 0x2f60
   19a4c:	movt	sl, #17175	; 0x4317
   19a50:	movw	r9, #25455	; 0x636f
   19a54:	movt	r9, #30885	; 0x78a5
   19a58:	str	r5, [sp, #100]	; 0x64
   19a5c:	adds	sl, r5, sl
   19a60:	str	r7, [sp, #104]	; 0x68
   19a64:	adc	r9, r7, r9
   19a68:	ldr	r7, [sp, #64]	; 0x40
   19a6c:	adds	r7, sl, r7
   19a70:	ldr	fp, [sp, #8]
   19a74:	adc	r9, r9, fp
   19a78:	adds	r7, r6, r7
   19a7c:	adc	r9, r8, r9
   19a80:	lsr	sl, ip, #14
   19a84:	ldr	r5, [sp, #28]
   19a88:	orr	sl, sl, r5, lsl #18
   19a8c:	lsr	r8, r5, #14
   19a90:	orr	fp, r8, ip, lsl #18
   19a94:	lsr	r6, ip, #18
   19a98:	orr	r6, r6, r5, lsl #14
   19a9c:	lsr	r8, r5, #18
   19aa0:	orr	r8, r8, ip, lsl #14
   19aa4:	eor	sl, sl, r6
   19aa8:	eor	r8, r8, fp
   19aac:	lsl	fp, r5, #23
   19ab0:	orr	fp, fp, ip, lsr #9
   19ab4:	lsl	r6, ip, #23
   19ab8:	orr	r6, r6, r5, lsr #9
   19abc:	eor	r6, r6, sl
   19ac0:	eor	r8, r8, fp
   19ac4:	adds	r6, r7, r6
   19ac8:	adc	r8, r9, r8
   19acc:	adds	r3, r3, r6
   19ad0:	str	r3, [sp, #8]
   19ad4:	adc	r7, r2, r8
   19ad8:	str	r7, [sp, #72]	; 0x48
   19adc:	lsr	r7, r4, #28
   19ae0:	ldr	r5, [sp, #180]	; 0xb4
   19ae4:	orr	r9, r7, r5, lsl #4
   19ae8:	lsr	r2, r5, #28
   19aec:	orr	r2, r2, r4, lsl #4
   19af0:	lsl	r3, r5, #30
   19af4:	orr	r3, r3, r4, lsr #2
   19af8:	lsl	r7, r4, #30
   19afc:	orr	r7, r7, r5, lsr #2
   19b00:	eor	r7, r7, r9
   19b04:	eor	r2, r2, r3
   19b08:	lsl	r3, r5, #25
   19b0c:	orr	r3, r3, r4, lsr #7
   19b10:	lsl	r9, r4, #25
   19b14:	orr	r9, r9, r5, lsr #7
   19b18:	eor	r7, r7, r9
   19b1c:	eor	r2, r2, r3
   19b20:	ldr	sl, [sp, #176]	; 0xb0
   19b24:	orr	r3, sl, r4
   19b28:	orr	r9, lr, r5
   19b2c:	and	r3, r3, r1
   19b30:	and	r9, r9, r0
   19b34:	and	fp, sl, r4
   19b38:	and	sl, lr, r5
   19b3c:	orr	r3, r3, fp
   19b40:	orr	r9, r9, sl
   19b44:	adds	r3, r7, r3
   19b48:	adc	r2, r2, r9
   19b4c:	adds	r3, r3, r6
   19b50:	adc	r2, r2, r8
   19b54:	ldr	r5, [sp, #112]	; 0x70
   19b58:	lsr	r9, r5, #1
   19b5c:	ldr	fp, [sp, #116]	; 0x74
   19b60:	orr	r9, r9, fp, lsl #31
   19b64:	lsr	r8, fp, #1
   19b68:	orr	r8, r8, r5, lsl #31
   19b6c:	lsr	r7, r5, #8
   19b70:	orr	r7, r7, fp, lsl #24
   19b74:	lsr	r6, fp, #8
   19b78:	orr	r6, r6, r5, lsl #24
   19b7c:	eor	r7, r7, r9
   19b80:	eor	r8, r8, r6
   19b84:	lsr	r6, r5, #7
   19b88:	orr	r6, r6, fp, lsl #25
   19b8c:	eor	r6, r6, r7
   19b90:	eor	r8, r8, fp, lsr #7
   19b94:	ldr	r5, [sp, #12]
   19b98:	adds	r6, r6, r5
   19b9c:	ldr	sl, [sp, #60]	; 0x3c
   19ba0:	adc	r7, r8, sl
   19ba4:	ldr	r9, [sp, #164]	; 0xa4
   19ba8:	adds	r6, r6, r9
   19bac:	ldr	r8, [sp, #168]	; 0xa8
   19bb0:	adc	r7, r7, r8
   19bb4:	ldr	r9, [sp, #56]	; 0x38
   19bb8:	lsr	fp, r9, #19
   19bbc:	ldr	r5, [sp, #96]	; 0x60
   19bc0:	orr	fp, fp, r5, lsl #13
   19bc4:	lsr	r8, r5, #19
   19bc8:	orr	r8, r8, r9, lsl #13
   19bcc:	lsl	sl, r5, #3
   19bd0:	orr	sl, sl, r9, lsr #29
   19bd4:	lsl	r9, r9, #3
   19bd8:	orr	r9, r9, r5, lsr #29
   19bdc:	eor	r9, r9, fp
   19be0:	eor	r8, r8, sl
   19be4:	ldr	fp, [sp, #56]	; 0x38
   19be8:	lsr	fp, fp, #6
   19bec:	orr	fp, fp, r5, lsl #26
   19bf0:	eor	r9, r9, fp
   19bf4:	eor	r8, r8, r5, lsr #6
   19bf8:	adds	r9, r6, r9
   19bfc:	mov	r5, r9
   19c00:	adc	r6, r7, r8
   19c04:	mov	r7, r6
   19c08:	ldr	r9, [sp, #68]	; 0x44
   19c0c:	eor	r6, r9, ip
   19c10:	ldr	sl, [sp, #76]	; 0x4c
   19c14:	mov	r8, sl
   19c18:	ldr	ip, [sp, #28]
   19c1c:	eor	r8, r8, ip
   19c20:	ldr	ip, [sp, #8]
   19c24:	and	r6, r6, ip
   19c28:	ldr	ip, [sp, #72]	; 0x48
   19c2c:	and	r8, r8, ip
   19c30:	eor	r6, r6, r9
   19c34:	eor	r8, r8, sl
   19c38:	movw	sl, #43890	; 0xab72
   19c3c:	movt	sl, #41456	; 0xa1f0
   19c40:	movw	r9, #30740	; 0x7814
   19c44:	movt	r9, #33992	; 0x84c8
   19c48:	str	r5, [sp, #108]	; 0x6c
   19c4c:	adds	sl, r5, sl
   19c50:	str	r7, [sp, #172]	; 0xac
   19c54:	adc	r9, r7, r9
   19c58:	ldr	r7, [sp, #20]
   19c5c:	adds	r7, sl, r7
   19c60:	ldr	fp, [sp, #4]
   19c64:	adc	r9, r9, fp
   19c68:	adds	r7, r6, r7
   19c6c:	adc	r9, r8, r9
   19c70:	ldr	ip, [sp, #8]
   19c74:	lsr	sl, ip, #14
   19c78:	ldr	r5, [sp, #72]	; 0x48
   19c7c:	orr	sl, sl, r5, lsl #18
   19c80:	lsr	r8, r5, #14
   19c84:	orr	fp, r8, ip, lsl #18
   19c88:	lsr	r6, ip, #18
   19c8c:	orr	r6, r6, r5, lsl #14
   19c90:	lsr	r8, r5, #18
   19c94:	orr	r8, r8, ip, lsl #14
   19c98:	eor	sl, sl, r6
   19c9c:	eor	r8, r8, fp
   19ca0:	lsl	fp, r5, #23
   19ca4:	orr	fp, fp, ip, lsr #9
   19ca8:	lsl	r6, ip, #23
   19cac:	orr	r6, r6, r5, lsr #9
   19cb0:	eor	r6, r6, sl
   19cb4:	eor	r8, r8, fp
   19cb8:	adds	r6, r7, r6
   19cbc:	adc	r8, r9, r8
   19cc0:	adds	r1, r1, r6
   19cc4:	str	r1, [sp, #184]	; 0xb8
   19cc8:	adc	r0, r0, r8
   19ccc:	str	r0, [sp, #12]
   19cd0:	lsr	r7, r3, #28
   19cd4:	orr	r9, r7, r2, lsl #4
   19cd8:	lsr	r0, r2, #28
   19cdc:	orr	r0, r0, r3, lsl #4
   19ce0:	lsl	r1, r2, #30
   19ce4:	orr	r1, r1, r3, lsr #2
   19ce8:	lsl	r7, r3, #30
   19cec:	orr	r7, r7, r2, lsr #2
   19cf0:	eor	r7, r7, r9
   19cf4:	eor	r0, r0, r1
   19cf8:	lsl	r1, r2, #25
   19cfc:	orr	r1, r1, r3, lsr #7
   19d00:	lsl	r9, r3, #25
   19d04:	orr	r9, r9, r2, lsr #7
   19d08:	eor	r7, r7, r9
   19d0c:	eor	r0, r0, r1
   19d10:	orr	r1, r4, r3
   19d14:	ldr	r5, [sp, #180]	; 0xb4
   19d18:	orr	r9, r5, r2
   19d1c:	ldr	sl, [sp, #176]	; 0xb0
   19d20:	and	r1, r1, sl
   19d24:	and	r9, r9, lr
   19d28:	and	fp, r4, r3
   19d2c:	and	sl, r5, r2
   19d30:	orr	r1, r1, fp
   19d34:	orr	r9, r9, sl
   19d38:	adds	r1, r7, r1
   19d3c:	adc	r0, r0, r9
   19d40:	adds	r1, r1, r6
   19d44:	str	r1, [sp, #188]	; 0xbc
   19d48:	adc	r0, r0, r8
   19d4c:	ldr	r1, [sp, #120]	; 0x78
   19d50:	lsr	r9, r1, #1
   19d54:	ldr	sl, [sp, #124]	; 0x7c
   19d58:	orr	r9, r9, sl, lsl #31
   19d5c:	lsr	r8, sl, #1
   19d60:	orr	r8, r8, r1, lsl #31
   19d64:	lsr	r7, r1, #8
   19d68:	orr	r7, r7, sl, lsl #24
   19d6c:	lsr	r6, sl, #8
   19d70:	orr	r6, r6, r1, lsl #24
   19d74:	eor	r7, r7, r9
   19d78:	eor	r8, r8, r6
   19d7c:	lsr	r6, r1, #7
   19d80:	orr	r6, r6, sl, lsl #25
   19d84:	eor	r6, r6, r7
   19d88:	eor	r8, r8, sl, lsr #7
   19d8c:	ldr	r1, [sp, #112]	; 0x70
   19d90:	adds	r6, r6, r1
   19d94:	ldr	fp, [sp, #116]	; 0x74
   19d98:	adc	r7, r8, fp
   19d9c:	ldr	r1, [sp, #40]	; 0x28
   19da0:	adds	r6, r6, r1
   19da4:	ldr	r8, [sp, #24]
   19da8:	adc	r7, r7, r8
   19dac:	ldr	r1, [sp, #100]	; 0x64
   19db0:	lsr	fp, r1, #19
   19db4:	ldr	r5, [sp, #104]	; 0x68
   19db8:	orr	fp, fp, r5, lsl #13
   19dbc:	lsr	r8, r5, #19
   19dc0:	orr	r8, r8, r1, lsl #13
   19dc4:	lsl	sl, r5, #3
   19dc8:	orr	sl, sl, r1, lsr #29
   19dcc:	lsl	r9, r1, #3
   19dd0:	orr	r9, r9, r5, lsr #29
   19dd4:	eor	r9, r9, fp
   19dd8:	eor	r8, r8, sl
   19ddc:	lsr	fp, r1, #6
   19de0:	orr	fp, fp, r5, lsl #26
   19de4:	eor	r9, r9, fp
   19de8:	eor	r8, r8, r5, lsr #6
   19dec:	adds	r6, r6, r9
   19df0:	mov	r1, r6
   19df4:	adc	r6, r7, r8
   19df8:	mov	r7, r6
   19dfc:	ldr	ip, [sp, #192]	; 0xc0
   19e00:	ldr	r6, [sp, #8]
   19e04:	eor	r6, ip, r6
   19e08:	ldr	fp, [sp, #28]
   19e0c:	mov	r8, fp
   19e10:	ldr	r9, [sp, #72]	; 0x48
   19e14:	eor	r8, r8, r9
   19e18:	ldr	r5, [sp, #184]	; 0xb8
   19e1c:	and	r6, r6, r5
   19e20:	ldr	r9, [sp, #12]
   19e24:	and	r8, r8, r9
   19e28:	eor	r6, r6, ip
   19e2c:	eor	r8, r8, fp
   19e30:	movw	sl, #14828	; 0x39ec
   19e34:	movt	sl, #6756	; 0x1a64
   19e38:	mov	r9, #520	; 0x208
   19e3c:	movt	r9, #36039	; 0x8cc7
   19e40:	str	r1, [sp, #60]	; 0x3c
   19e44:	adds	sl, r1, sl
   19e48:	str	r7, [sp, #32]
   19e4c:	adc	r9, r7, r9
   19e50:	ldr	r7, [sp, #68]	; 0x44
   19e54:	adds	r7, sl, r7
   19e58:	ldr	ip, [sp, #76]	; 0x4c
   19e5c:	adc	r9, r9, ip
   19e60:	adds	r7, r6, r7
   19e64:	adc	r9, r8, r9
   19e68:	lsr	sl, r5, #14
   19e6c:	ldr	r1, [sp, #12]
   19e70:	orr	sl, sl, r1, lsl #18
   19e74:	lsr	r8, r1, #14
   19e78:	orr	fp, r8, r5, lsl #18
   19e7c:	lsr	r6, r5, #18
   19e80:	orr	r6, r6, r1, lsl #14
   19e84:	lsr	r8, r1, #18
   19e88:	orr	r8, r8, r5, lsl #14
   19e8c:	eor	sl, sl, r6
   19e90:	eor	r8, r8, fp
   19e94:	lsl	fp, r1, #23
   19e98:	orr	fp, fp, r5, lsr #9
   19e9c:	lsl	r6, r5, #23
   19ea0:	orr	r6, r6, r1, lsr #9
   19ea4:	eor	r6, r6, sl
   19ea8:	eor	r8, r8, fp
   19eac:	adds	r6, r7, r6
   19eb0:	adc	r8, r9, r8
   19eb4:	ldr	sl, [sp, #176]	; 0xb0
   19eb8:	adds	r7, sl, r6
   19ebc:	str	r7, [sp, #176]	; 0xb0
   19ec0:	adc	lr, lr, r8
   19ec4:	str	lr, [sp, #76]	; 0x4c
   19ec8:	ldr	r1, [sp, #188]	; 0xbc
   19ecc:	lsr	r7, r1, #28
   19ed0:	orr	r9, r7, r0, lsl #4
   19ed4:	lsr	lr, r0, #28
   19ed8:	orr	lr, lr, r1, lsl #4
   19edc:	lsl	ip, r0, #30
   19ee0:	orr	ip, ip, r1, lsr #2
   19ee4:	lsl	r7, r1, #30
   19ee8:	orr	r7, r7, r0, lsr #2
   19eec:	eor	r7, r7, r9
   19ef0:	eor	lr, lr, ip
   19ef4:	lsl	ip, r0, #25
   19ef8:	orr	ip, ip, r1, lsr #7
   19efc:	lsl	r9, r1, #25
   19f00:	orr	r9, r9, r0, lsr #7
   19f04:	eor	r7, r7, r9
   19f08:	eor	lr, lr, ip
   19f0c:	orr	ip, r3, r1
   19f10:	orr	r9, r2, r0
   19f14:	and	ip, ip, r4
   19f18:	ldr	r5, [sp, #180]	; 0xb4
   19f1c:	and	r9, r9, r5
   19f20:	and	fp, r3, r1
   19f24:	and	sl, r2, r0
   19f28:	orr	ip, ip, fp
   19f2c:	orr	r9, r9, sl
   19f30:	adds	ip, r7, ip
   19f34:	adc	lr, lr, r9
   19f38:	adds	ip, ip, r6
   19f3c:	adc	lr, lr, r8
   19f40:	ldr	r1, [sp, #128]	; 0x80
   19f44:	lsr	r9, r1, #1
   19f48:	ldr	fp, [sp, #132]	; 0x84
   19f4c:	orr	r9, r9, fp, lsl #31
   19f50:	lsr	r8, fp, #1
   19f54:	orr	r8, r8, r1, lsl #31
   19f58:	lsr	r7, r1, #8
   19f5c:	orr	r7, r7, fp, lsl #24
   19f60:	lsr	r6, fp, #8
   19f64:	orr	r6, r6, r1, lsl #24
   19f68:	eor	r7, r7, r9
   19f6c:	eor	r8, r8, r6
   19f70:	lsr	r6, r1, #7
   19f74:	orr	r6, r6, fp, lsl #25
   19f78:	eor	r6, r6, r7
   19f7c:	eor	r8, r8, fp, lsr #7
   19f80:	ldr	r1, [sp, #120]	; 0x78
   19f84:	adds	r6, r6, r1
   19f88:	ldr	sl, [sp, #124]	; 0x7c
   19f8c:	adc	r7, r8, sl
   19f90:	ldr	r1, [sp, #44]	; 0x2c
   19f94:	adds	r6, r6, r1
   19f98:	ldr	r9, [sp, #80]	; 0x50
   19f9c:	adc	r7, r7, r9
   19fa0:	ldr	r1, [sp, #108]	; 0x6c
   19fa4:	lsr	fp, r1, #19
   19fa8:	ldr	r5, [sp, #172]	; 0xac
   19fac:	orr	fp, fp, r5, lsl #13
   19fb0:	lsr	r8, r5, #19
   19fb4:	orr	r8, r8, r1, lsl #13
   19fb8:	lsl	sl, r5, #3
   19fbc:	orr	sl, sl, r1, lsr #29
   19fc0:	lsl	r9, r1, #3
   19fc4:	orr	r9, r9, r5, lsr #29
   19fc8:	eor	r9, r9, fp
   19fcc:	eor	r8, r8, sl
   19fd0:	lsr	fp, r1, #6
   19fd4:	orr	fp, fp, r5, lsl #26
   19fd8:	eor	r9, r9, fp
   19fdc:	eor	r8, r8, r5, lsr #6
   19fe0:	adds	r6, r6, r9
   19fe4:	mov	fp, r6
   19fe8:	adc	r1, r7, r8
   19fec:	ldr	r7, [sp, #8]
   19ff0:	ldr	r6, [sp, #184]	; 0xb8
   19ff4:	eor	r6, r7, r6
   19ff8:	ldr	r9, [sp, #72]	; 0x48
   19ffc:	ldr	r8, [sp, #12]
   1a000:	eor	r8, r9, r8
   1a004:	ldr	r5, [sp, #176]	; 0xb0
   1a008:	and	r6, r6, r5
   1a00c:	ldr	sl, [sp, #76]	; 0x4c
   1a010:	and	r8, r8, sl
   1a014:	eor	r6, r6, r7
   1a018:	eor	r8, r8, r9
   1a01c:	movw	sl, #7720	; 0x1e28
   1a020:	movt	sl, #9059	; 0x2363
   1a024:	movw	r9, #65530	; 0xfffa
   1a028:	movt	r9, #37054	; 0x90be
   1a02c:	str	fp, [sp, #64]	; 0x40
   1a030:	adds	sl, fp, sl
   1a034:	str	r1, [sp, #196]	; 0xc4
   1a038:	adc	r9, r1, r9
   1a03c:	ldr	r7, [sp, #192]	; 0xc0
   1a040:	adds	r7, sl, r7
   1a044:	ldr	fp, [sp, #28]
   1a048:	adc	r9, r9, fp
   1a04c:	adds	r7, r6, r7
   1a050:	adc	r9, r8, r9
   1a054:	lsr	sl, r5, #14
   1a058:	ldr	r1, [sp, #76]	; 0x4c
   1a05c:	orr	sl, sl, r1, lsl #18
   1a060:	lsr	r8, r1, #14
   1a064:	orr	fp, r8, r5, lsl #18
   1a068:	lsr	r6, r5, #18
   1a06c:	orr	r6, r6, r1, lsl #14
   1a070:	lsr	r8, r1, #18
   1a074:	orr	r8, r8, r5, lsl #14
   1a078:	eor	sl, sl, r6
   1a07c:	eor	r8, r8, fp
   1a080:	lsl	fp, r1, #23
   1a084:	orr	fp, fp, r5, lsr #9
   1a088:	lsl	r6, r5, #23
   1a08c:	orr	r6, r6, r1, lsr #9
   1a090:	eor	r6, r6, sl
   1a094:	eor	r8, r8, fp
   1a098:	adds	r6, r7, r6
   1a09c:	adc	r8, r9, r8
   1a0a0:	adds	r7, r4, r6
   1a0a4:	str	r7, [sp, #28]
   1a0a8:	ldr	r5, [sp, #180]	; 0xb4
   1a0ac:	adc	r4, r5, r8
   1a0b0:	str	r4, [sp, #4]
   1a0b4:	lsr	r7, ip, #28
   1a0b8:	orr	r9, r7, lr, lsl #4
   1a0bc:	lsr	r5, lr, #28
   1a0c0:	orr	r5, r5, ip, lsl #4
   1a0c4:	lsl	r4, lr, #30
   1a0c8:	orr	r4, r4, ip, lsr #2
   1a0cc:	lsl	r7, ip, #30
   1a0d0:	orr	r7, r7, lr, lsr #2
   1a0d4:	eor	r7, r7, r9
   1a0d8:	eor	r5, r5, r4
   1a0dc:	lsl	r4, lr, #25
   1a0e0:	orr	r4, r4, ip, lsr #7
   1a0e4:	lsl	r9, ip, #25
   1a0e8:	orr	r9, r9, lr, lsr #7
   1a0ec:	eor	r7, r7, r9
   1a0f0:	eor	r5, r5, r4
   1a0f4:	ldr	r1, [sp, #188]	; 0xbc
   1a0f8:	orr	r4, r1, ip
   1a0fc:	orr	r9, r0, lr
   1a100:	and	r4, r4, r3
   1a104:	and	r9, r9, r2
   1a108:	and	fp, r1, ip
   1a10c:	and	sl, r0, lr
   1a110:	orr	r4, r4, fp
   1a114:	orr	r9, r9, sl
   1a118:	adds	r4, r7, r4
   1a11c:	adc	r5, r5, r9
   1a120:	adds	r4, r4, r6
   1a124:	adc	r5, r5, r8
   1a128:	ldr	r1, [sp, #36]	; 0x24
   1a12c:	lsr	r9, r1, #1
   1a130:	ldr	sl, [sp, #136]	; 0x88
   1a134:	orr	r9, r9, sl, lsl #31
   1a138:	lsr	r8, sl, #1
   1a13c:	orr	r8, r8, r1, lsl #31
   1a140:	lsr	r7, r1, #8
   1a144:	orr	r7, r7, sl, lsl #24
   1a148:	lsr	r6, sl, #8
   1a14c:	orr	r6, r6, r1, lsl #24
   1a150:	eor	r7, r7, r9
   1a154:	eor	r8, r8, r6
   1a158:	lsr	r6, r1, #7
   1a15c:	orr	r6, r6, sl, lsl #25
   1a160:	eor	r6, r6, r7
   1a164:	eor	r8, r8, sl, lsr #7
   1a168:	ldr	r7, [sp, #128]	; 0x80
   1a16c:	adds	r6, r6, r7
   1a170:	ldr	fp, [sp, #132]	; 0x84
   1a174:	adc	r7, r8, fp
   1a178:	ldr	r9, [sp, #84]	; 0x54
   1a17c:	adds	r6, r6, r9
   1a180:	ldr	r9, [sp, #88]	; 0x58
   1a184:	adc	r7, r7, r9
   1a188:	ldr	r1, [sp, #60]	; 0x3c
   1a18c:	lsr	fp, r1, #19
   1a190:	ldr	r9, [sp, #32]
   1a194:	orr	fp, fp, r9, lsl #13
   1a198:	lsr	r8, r9, #19
   1a19c:	orr	r8, r8, r1, lsl #13
   1a1a0:	lsl	sl, r9, #3
   1a1a4:	orr	sl, sl, r1, lsr #29
   1a1a8:	lsl	r9, r1, #3
   1a1ac:	ldr	r1, [sp, #32]
   1a1b0:	orr	r9, r9, r1, lsr #29
   1a1b4:	eor	r9, r9, fp
   1a1b8:	eor	r8, r8, sl
   1a1bc:	ldr	fp, [sp, #60]	; 0x3c
   1a1c0:	lsr	fp, fp, #6
   1a1c4:	orr	fp, fp, r1, lsl #26
   1a1c8:	eor	r9, r9, fp
   1a1cc:	eor	r8, r8, r1, lsr #6
   1a1d0:	adds	r6, r6, r9
   1a1d4:	mov	fp, r6
   1a1d8:	adc	r7, r7, r8
   1a1dc:	ldr	r9, [sp, #184]	; 0xb8
   1a1e0:	mov	r6, r9
   1a1e4:	ldr	r8, [sp, #176]	; 0xb0
   1a1e8:	eor	r6, r6, r8
   1a1ec:	ldr	r1, [sp, #12]
   1a1f0:	mov	r8, r1
   1a1f4:	ldr	sl, [sp, #76]	; 0x4c
   1a1f8:	eor	r8, r8, sl
   1a1fc:	ldr	sl, [sp, #28]
   1a200:	and	r6, r6, sl
   1a204:	ldr	sl, [sp, #4]
   1a208:	and	r8, r8, sl
   1a20c:	eor	r6, r6, r9
   1a210:	eor	r8, r8, r1
   1a214:	movw	sl, #48617	; 0xbde9
   1a218:	movt	sl, #56962	; 0xde82
   1a21c:	movw	r9, #27883	; 0x6ceb
   1a220:	movt	r9, #42064	; 0xa450
   1a224:	str	fp, [sp, #68]	; 0x44
   1a228:	adds	sl, fp, sl
   1a22c:	str	r7, [sp, #20]
   1a230:	adc	r9, r7, r9
   1a234:	ldr	r7, [sp, #8]
   1a238:	adds	r7, sl, r7
   1a23c:	ldr	fp, [sp, #72]	; 0x48
   1a240:	adc	r9, r9, fp
   1a244:	adds	r7, r6, r7
   1a248:	adc	r9, r8, r9
   1a24c:	ldr	r1, [sp, #28]
   1a250:	lsr	sl, r1, #14
   1a254:	ldr	r8, [sp, #4]
   1a258:	orr	sl, sl, r8, lsl #18
   1a25c:	lsr	r8, r8, #14
   1a260:	orr	fp, r8, r1, lsl #18
   1a264:	lsr	r6, r1, #18
   1a268:	ldr	r8, [sp, #4]
   1a26c:	orr	r6, r6, r8, lsl #14
   1a270:	lsr	r8, r8, #18
   1a274:	orr	r8, r8, r1, lsl #14
   1a278:	eor	sl, sl, r6
   1a27c:	eor	r8, r8, fp
   1a280:	ldr	r6, [sp, #4]
   1a284:	lsl	fp, r6, #23
   1a288:	orr	fp, fp, r1, lsr #9
   1a28c:	lsl	r6, r1, #23
   1a290:	ldr	r1, [sp, #4]
   1a294:	orr	r6, r6, r1, lsr #9
   1a298:	eor	r6, r6, sl
   1a29c:	eor	r8, r8, fp
   1a2a0:	adds	r6, r7, r6
   1a2a4:	adc	r8, r9, r8
   1a2a8:	adds	r7, r3, r6
   1a2ac:	str	r7, [sp, #72]	; 0x48
   1a2b0:	adc	r2, r2, r8
   1a2b4:	str	r2, [sp, #8]
   1a2b8:	lsr	r7, r4, #28
   1a2bc:	orr	r9, r7, r5, lsl #4
   1a2c0:	lsr	r2, r5, #28
   1a2c4:	orr	r2, r2, r4, lsl #4
   1a2c8:	lsl	r3, r5, #30
   1a2cc:	orr	r3, r3, r4, lsr #2
   1a2d0:	lsl	r7, r4, #30
   1a2d4:	orr	r7, r7, r5, lsr #2
   1a2d8:	eor	r7, r7, r9
   1a2dc:	eor	r2, r2, r3
   1a2e0:	lsl	r3, r5, #25
   1a2e4:	orr	r3, r3, r4, lsr #7
   1a2e8:	lsl	r9, r4, #25
   1a2ec:	orr	r9, r9, r5, lsr #7
   1a2f0:	eor	r7, r7, r9
   1a2f4:	eor	r2, r2, r3
   1a2f8:	orr	r3, ip, r4
   1a2fc:	orr	r9, lr, r5
   1a300:	ldr	r1, [sp, #188]	; 0xbc
   1a304:	and	r3, r3, r1
   1a308:	and	r9, r9, r0
   1a30c:	and	fp, ip, r4
   1a310:	and	sl, lr, r5
   1a314:	orr	r3, r3, fp
   1a318:	orr	r9, r9, sl
   1a31c:	adds	r3, r7, r3
   1a320:	adc	r2, r2, r9
   1a324:	adds	r3, r3, r6
   1a328:	adc	r2, r2, r8
   1a32c:	ldr	r1, [sp, #140]	; 0x8c
   1a330:	lsr	r9, r1, #1
   1a334:	ldr	fp, [sp, #144]	; 0x90
   1a338:	orr	r9, r9, fp, lsl #31
   1a33c:	lsr	r8, fp, #1
   1a340:	orr	r8, r8, r1, lsl #31
   1a344:	lsr	r7, r1, #8
   1a348:	orr	r7, r7, fp, lsl #24
   1a34c:	lsr	r6, fp, #8
   1a350:	orr	r6, r6, r1, lsl #24
   1a354:	eor	r7, r7, r9
   1a358:	eor	r8, r8, r6
   1a35c:	lsr	r6, r1, #7
   1a360:	orr	r6, r6, fp, lsl #25
   1a364:	eor	r6, r6, r7
   1a368:	eor	r8, r8, fp, lsr #7
   1a36c:	ldr	r7, [sp, #36]	; 0x24
   1a370:	adds	r6, r6, r7
   1a374:	ldr	sl, [sp, #136]	; 0x88
   1a378:	adc	r7, r8, sl
   1a37c:	ldr	r9, [sp, #48]	; 0x30
   1a380:	adds	r6, r6, r9
   1a384:	ldr	r9, [sp, #92]	; 0x5c
   1a388:	adc	r7, r7, r9
   1a38c:	ldr	r9, [sp, #64]	; 0x40
   1a390:	lsr	fp, r9, #19
   1a394:	ldr	r1, [sp, #196]	; 0xc4
   1a398:	orr	fp, fp, r1, lsl #13
   1a39c:	lsr	r8, r1, #19
   1a3a0:	orr	r8, r8, r9, lsl #13
   1a3a4:	lsl	sl, r1, #3
   1a3a8:	orr	sl, sl, r9, lsr #29
   1a3ac:	lsl	r9, r9, #3
   1a3b0:	orr	r9, r9, r1, lsr #29
   1a3b4:	eor	r9, r9, fp
   1a3b8:	eor	r8, r8, sl
   1a3bc:	ldr	sl, [sp, #64]	; 0x40
   1a3c0:	lsr	fp, sl, #6
   1a3c4:	orr	fp, fp, r1, lsl #26
   1a3c8:	eor	r9, r9, fp
   1a3cc:	eor	r8, r8, r1, lsr #6
   1a3d0:	adds	r6, r6, r9
   1a3d4:	mov	r1, r6
   1a3d8:	adc	r6, r7, r8
   1a3dc:	mov	r7, r6
   1a3e0:	ldr	sl, [sp, #176]	; 0xb0
   1a3e4:	mov	r6, sl
   1a3e8:	ldr	r8, [sp, #28]
   1a3ec:	eor	r6, r6, r8
   1a3f0:	ldr	fp, [sp, #76]	; 0x4c
   1a3f4:	mov	r8, fp
   1a3f8:	ldr	r9, [sp, #4]
   1a3fc:	eor	r8, r8, r9
   1a400:	ldr	r9, [sp, #72]	; 0x48
   1a404:	and	r6, r6, r9
   1a408:	ldr	r9, [sp, #8]
   1a40c:	and	r8, r8, r9
   1a410:	eor	r6, r6, sl
   1a414:	eor	r8, r8, fp
   1a418:	movw	sl, #30997	; 0x7915
   1a41c:	movt	sl, #45766	; 0xb2c6
   1a420:	movw	r9, #41975	; 0xa3f7
   1a424:	movt	r9, #48889	; 0xbef9
   1a428:	str	r1, [sp, #112]	; 0x70
   1a42c:	adds	sl, r1, sl
   1a430:	str	r7, [sp, #180]	; 0xb4
   1a434:	adc	r9, r7, r9
   1a438:	ldr	r7, [sp, #184]	; 0xb8
   1a43c:	adds	r7, sl, r7
   1a440:	ldr	sl, [sp, #12]
   1a444:	adc	r9, r9, sl
   1a448:	adds	r7, r6, r7
   1a44c:	adc	r9, r8, r9
   1a450:	ldr	r1, [sp, #72]	; 0x48
   1a454:	lsr	sl, r1, #14
   1a458:	ldr	r8, [sp, #8]
   1a45c:	orr	sl, sl, r8, lsl #18
   1a460:	lsr	r8, r8, #14
   1a464:	orr	fp, r8, r1, lsl #18
   1a468:	lsr	r6, r1, #18
   1a46c:	ldr	r8, [sp, #8]
   1a470:	orr	r6, r6, r8, lsl #14
   1a474:	lsr	r8, r8, #18
   1a478:	orr	r8, r8, r1, lsl #14
   1a47c:	eor	sl, sl, r6
   1a480:	eor	r8, r8, fp
   1a484:	ldr	r6, [sp, #8]
   1a488:	lsl	fp, r6, #23
   1a48c:	orr	fp, fp, r1, lsr #9
   1a490:	lsl	r6, r1, #23
   1a494:	ldr	r1, [sp, #8]
   1a498:	orr	r6, r6, r1, lsr #9
   1a49c:	eor	r6, r6, sl
   1a4a0:	eor	r8, r8, fp
   1a4a4:	adds	r6, r7, r6
   1a4a8:	adc	r8, r9, r8
   1a4ac:	ldr	r1, [sp, #188]	; 0xbc
   1a4b0:	adds	r7, r1, r6
   1a4b4:	str	r7, [sp, #36]	; 0x24
   1a4b8:	adc	r0, r0, r8
   1a4bc:	str	r0, [sp, #12]
   1a4c0:	lsr	r7, r3, #28
   1a4c4:	orr	r9, r7, r2, lsl #4
   1a4c8:	lsr	r0, r2, #28
   1a4cc:	orr	r0, r0, r3, lsl #4
   1a4d0:	lsl	r1, r2, #30
   1a4d4:	orr	r1, r1, r3, lsr #2
   1a4d8:	lsl	r7, r3, #30
   1a4dc:	orr	r7, r7, r2, lsr #2
   1a4e0:	eor	r7, r7, r9
   1a4e4:	eor	r0, r0, r1
   1a4e8:	lsl	r1, r2, #25
   1a4ec:	orr	r1, r1, r3, lsr #7
   1a4f0:	lsl	r9, r3, #25
   1a4f4:	orr	r9, r9, r2, lsr #7
   1a4f8:	eor	r7, r7, r9
   1a4fc:	eor	r0, r0, r1
   1a500:	orr	r1, r4, r3
   1a504:	orr	r9, r5, r2
   1a508:	and	r1, r1, ip
   1a50c:	and	r9, r9, lr
   1a510:	and	fp, r4, r3
   1a514:	and	sl, r5, r2
   1a518:	orr	r1, r1, fp
   1a51c:	orr	r9, r9, sl
   1a520:	adds	r1, r7, r1
   1a524:	adc	r0, r0, r9
   1a528:	adds	r1, r1, r6
   1a52c:	adc	r0, r0, r8
   1a530:	str	r0, [sp, #128]	; 0x80
   1a534:	ldr	r0, [sp, #52]	; 0x34
   1a538:	lsr	r9, r0, #1
   1a53c:	ldr	sl, [sp, #16]
   1a540:	orr	r9, r9, sl, lsl #31
   1a544:	lsr	r8, sl, #1
   1a548:	orr	r8, r8, r0, lsl #31
   1a54c:	lsr	r7, r0, #8
   1a550:	orr	r7, r7, sl, lsl #24
   1a554:	lsr	r6, sl, #8
   1a558:	orr	r6, r6, r0, lsl #24
   1a55c:	eor	r7, r7, r9
   1a560:	eor	r8, r8, r6
   1a564:	lsr	r6, r0, #7
   1a568:	orr	r6, r6, sl, lsl #25
   1a56c:	eor	r6, r6, r7
   1a570:	eor	r8, r8, sl, lsr #7
   1a574:	ldr	r0, [sp, #140]	; 0x8c
   1a578:	adds	r6, r6, r0
   1a57c:	ldr	fp, [sp, #144]	; 0x90
   1a580:	adc	r7, r8, fp
   1a584:	ldr	r0, [sp, #56]	; 0x38
   1a588:	adds	r6, r6, r0
   1a58c:	ldr	r8, [sp, #96]	; 0x60
   1a590:	adc	r7, r7, r8
   1a594:	ldr	r0, [sp, #68]	; 0x44
   1a598:	lsr	fp, r0, #19
   1a59c:	ldr	r9, [sp, #20]
   1a5a0:	orr	fp, fp, r9, lsl #13
   1a5a4:	lsr	r8, r9, #19
   1a5a8:	orr	r8, r8, r0, lsl #13
   1a5ac:	lsl	sl, r9, #3
   1a5b0:	orr	sl, sl, r0, lsr #29
   1a5b4:	lsl	r9, r0, #3
   1a5b8:	ldr	r0, [sp, #20]
   1a5bc:	orr	r9, r9, r0, lsr #29
   1a5c0:	eor	r9, r9, fp
   1a5c4:	eor	r8, r8, sl
   1a5c8:	ldr	r0, [sp, #68]	; 0x44
   1a5cc:	lsr	fp, r0, #6
   1a5d0:	ldr	sl, [sp, #20]
   1a5d4:	orr	fp, fp, sl, lsl #26
   1a5d8:	eor	r9, r9, fp
   1a5dc:	eor	r8, r8, sl, lsr #6
   1a5e0:	adds	r6, r6, r9
   1a5e4:	mov	fp, r6
   1a5e8:	adc	r6, r7, r8
   1a5ec:	mov	r0, r6
   1a5f0:	ldr	r7, [sp, #28]
   1a5f4:	mov	r6, r7
   1a5f8:	ldr	r8, [sp, #72]	; 0x48
   1a5fc:	eor	r6, r6, r8
   1a600:	ldr	r9, [sp, #4]
   1a604:	mov	r8, r9
   1a608:	ldr	sl, [sp, #8]
   1a60c:	eor	r8, r8, sl
   1a610:	ldr	sl, [sp, #36]	; 0x24
   1a614:	and	r6, r6, sl
   1a618:	ldr	sl, [sp, #12]
   1a61c:	and	r8, r8, sl
   1a620:	eor	r6, r6, r7
   1a624:	eor	r8, r8, r9
   1a628:	movw	sl, #21291	; 0x532b
   1a62c:	movt	sl, #58226	; 0xe372
   1a630:	movw	r9, #30962	; 0x78f2
   1a634:	movt	r9, #50801	; 0xc671
   1a638:	str	fp, [sp, #116]	; 0x74
   1a63c:	adds	sl, fp, sl
   1a640:	str	r0, [sp, #120]	; 0x78
   1a644:	adc	r9, r0, r9
   1a648:	ldr	r7, [sp, #176]	; 0xb0
   1a64c:	adds	r7, sl, r7
   1a650:	ldr	fp, [sp, #76]	; 0x4c
   1a654:	adc	r9, r9, fp
   1a658:	adds	r7, r6, r7
   1a65c:	adc	r9, r8, r9
   1a660:	ldr	r0, [sp, #36]	; 0x24
   1a664:	lsr	sl, r0, #14
   1a668:	ldr	r8, [sp, #12]
   1a66c:	orr	sl, sl, r8, lsl #18
   1a670:	lsr	r8, r8, #14
   1a674:	orr	fp, r8, r0, lsl #18
   1a678:	lsr	r6, r0, #18
   1a67c:	ldr	r8, [sp, #12]
   1a680:	orr	r6, r6, r8, lsl #14
   1a684:	lsr	r8, r8, #18
   1a688:	orr	r8, r8, r0, lsl #14
   1a68c:	eor	sl, sl, r6
   1a690:	eor	r8, r8, fp
   1a694:	ldr	r6, [sp, #12]
   1a698:	lsl	fp, r6, #23
   1a69c:	orr	fp, fp, r0, lsr #9
   1a6a0:	lsl	r6, r0, #23
   1a6a4:	ldr	r0, [sp, #12]
   1a6a8:	orr	r6, r6, r0, lsr #9
   1a6ac:	eor	r6, r6, sl
   1a6b0:	eor	r8, r8, fp
   1a6b4:	adds	r6, r7, r6
   1a6b8:	adc	r8, r9, r8
   1a6bc:	adds	ip, ip, r6
   1a6c0:	str	ip, [sp, #76]	; 0x4c
   1a6c4:	adc	ip, lr, r8
   1a6c8:	str	ip, [sp, #132]	; 0x84
   1a6cc:	lsr	r7, r1, #28
   1a6d0:	ldr	r0, [sp, #128]	; 0x80
   1a6d4:	orr	r9, r7, r0, lsl #4
   1a6d8:	lsr	lr, r0, #28
   1a6dc:	orr	lr, lr, r1, lsl #4
   1a6e0:	lsl	ip, r0, #30
   1a6e4:	orr	ip, ip, r1, lsr #2
   1a6e8:	lsl	r7, r1, #30
   1a6ec:	orr	r7, r7, r0, lsr #2
   1a6f0:	eor	r7, r7, r9
   1a6f4:	eor	lr, lr, ip
   1a6f8:	lsl	ip, r0, #25
   1a6fc:	orr	ip, ip, r1, lsr #7
   1a700:	lsl	r9, r1, #25
   1a704:	orr	r9, r9, r0, lsr #7
   1a708:	eor	r7, r7, r9
   1a70c:	eor	lr, lr, ip
   1a710:	orr	ip, r3, r1
   1a714:	orr	r9, r2, r0
   1a718:	and	ip, ip, r4
   1a71c:	and	r9, r9, r5
   1a720:	and	fp, r3, r1
   1a724:	and	sl, r2, r0
   1a728:	orr	ip, ip, fp
   1a72c:	orr	r9, r9, sl
   1a730:	adds	ip, r7, ip
   1a734:	adc	lr, lr, r9
   1a738:	adds	r0, ip, r6
   1a73c:	str	r0, [sp, #136]	; 0x88
   1a740:	adc	lr, lr, r8
   1a744:	ldr	r0, [sp, #148]	; 0x94
   1a748:	lsr	r9, r0, #1
   1a74c:	ldr	fp, [sp, #152]	; 0x98
   1a750:	orr	r9, r9, fp, lsl #31
   1a754:	lsr	r8, fp, #1
   1a758:	orr	r8, r8, r0, lsl #31
   1a75c:	lsr	r7, r0, #8
   1a760:	orr	r7, r7, fp, lsl #24
   1a764:	lsr	r6, fp, #8
   1a768:	orr	r6, r6, r0, lsl #24
   1a76c:	eor	r7, r7, r9
   1a770:	eor	r8, r8, r6
   1a774:	lsr	r6, r0, #7
   1a778:	orr	r6, r6, fp, lsl #25
   1a77c:	eor	r6, r6, r7
   1a780:	eor	r8, r8, fp, lsr #7
   1a784:	ldr	r9, [sp, #52]	; 0x34
   1a788:	adds	r6, r6, r9
   1a78c:	ldr	sl, [sp, #16]
   1a790:	adc	r7, r8, sl
   1a794:	ldr	r8, [sp, #100]	; 0x64
   1a798:	adds	r6, r6, r8
   1a79c:	ldr	r8, [sp, #104]	; 0x68
   1a7a0:	adc	r7, r7, r8
   1a7a4:	ldr	ip, [sp, #112]	; 0x70
   1a7a8:	lsr	fp, ip, #19
   1a7ac:	ldr	r0, [sp, #180]	; 0xb4
   1a7b0:	orr	fp, fp, r0, lsl #13
   1a7b4:	lsr	r8, r0, #19
   1a7b8:	orr	r8, r8, ip, lsl #13
   1a7bc:	lsl	sl, r0, #3
   1a7c0:	orr	sl, sl, ip, lsr #29
   1a7c4:	lsl	r9, ip, #3
   1a7c8:	orr	r9, r9, r0, lsr #29
   1a7cc:	eor	r9, r9, fp
   1a7d0:	eor	r8, r8, sl
   1a7d4:	lsr	fp, ip, #6
   1a7d8:	orr	fp, fp, r0, lsl #26
   1a7dc:	eor	r9, r9, fp
   1a7e0:	eor	r8, r8, r0, lsr #6
   1a7e4:	adds	r6, r6, r9
   1a7e8:	mov	fp, r6
   1a7ec:	adc	r6, r7, r8
   1a7f0:	str	fp, [sp, #312]	; 0x138
   1a7f4:	mov	r7, r6
   1a7f8:	str	r6, [sp, #316]	; 0x13c
   1a7fc:	ldr	sl, [sp, #72]	; 0x48
   1a800:	mov	r6, sl
   1a804:	ldr	r8, [sp, #36]	; 0x24
   1a808:	eor	r6, r6, r8
   1a80c:	ldr	r0, [sp, #8]
   1a810:	mov	r8, r0
   1a814:	ldr	r9, [sp, #12]
   1a818:	eor	r8, r8, r9
   1a81c:	ldr	r9, [sp, #76]	; 0x4c
   1a820:	and	r6, r6, r9
   1a824:	ldr	ip, [sp, #132]	; 0x84
   1a828:	and	r8, r8, ip
   1a82c:	eor	r6, r6, sl
   1a830:	eor	r8, r8, r0
   1a834:	movw	sl, #24988	; 0x619c
   1a838:	movt	sl, #59942	; 0xea26
   1a83c:	movw	r9, #16078	; 0x3ece
   1a840:	movt	r9, #51751	; 0xca27
   1a844:	str	fp, [sp, #176]	; 0xb0
   1a848:	adds	sl, fp, sl
   1a84c:	str	r7, [sp, #184]	; 0xb8
   1a850:	adc	r9, r7, r9
   1a854:	ldr	r7, [sp, #28]
   1a858:	adds	r7, sl, r7
   1a85c:	ldr	sl, [sp, #4]
   1a860:	adc	r9, r9, sl
   1a864:	adds	r7, r6, r7
   1a868:	adc	r9, r8, r9
   1a86c:	ldr	r0, [sp, #76]	; 0x4c
   1a870:	lsr	sl, r0, #14
   1a874:	orr	sl, sl, ip, lsl #18
   1a878:	lsr	r8, ip, #14
   1a87c:	orr	fp, r8, r0, lsl #18
   1a880:	lsr	r6, r0, #18
   1a884:	orr	r6, r6, ip, lsl #14
   1a888:	lsr	r8, ip, #18
   1a88c:	orr	r8, r8, r0, lsl #14
   1a890:	eor	sl, sl, r6
   1a894:	eor	r8, r8, fp
   1a898:	lsl	fp, ip, #23
   1a89c:	orr	fp, fp, r0, lsr #9
   1a8a0:	lsl	r6, r0, #23
   1a8a4:	orr	r6, r6, ip, lsr #9
   1a8a8:	eor	r6, r6, sl
   1a8ac:	eor	r8, r8, fp
   1a8b0:	adds	r6, r7, r6
   1a8b4:	adc	r8, r9, r8
   1a8b8:	adds	r7, r4, r6
   1a8bc:	str	r7, [sp, #16]
   1a8c0:	adc	r5, r5, r8
   1a8c4:	str	r5, [sp, #52]	; 0x34
   1a8c8:	ldr	r0, [sp, #136]	; 0x88
   1a8cc:	lsr	r7, r0, #28
   1a8d0:	orr	r9, r7, lr, lsl #4
   1a8d4:	lsr	r5, lr, #28
   1a8d8:	orr	r5, r5, r0, lsl #4
   1a8dc:	lsl	r4, lr, #30
   1a8e0:	orr	r4, r4, r0, lsr #2
   1a8e4:	lsl	r7, r0, #30
   1a8e8:	orr	r7, r7, lr, lsr #2
   1a8ec:	eor	r7, r7, r9
   1a8f0:	eor	r5, r5, r4
   1a8f4:	lsl	r4, lr, #25
   1a8f8:	orr	r4, r4, r0, lsr #7
   1a8fc:	lsl	r9, r0, #25
   1a900:	orr	r9, r9, lr, lsr #7
   1a904:	eor	r7, r7, r9
   1a908:	eor	r5, r5, r4
   1a90c:	orr	r4, r1, r0
   1a910:	ldr	ip, [sp, #128]	; 0x80
   1a914:	orr	r9, ip, lr
   1a918:	and	r4, r4, r3
   1a91c:	and	r9, r9, r2
   1a920:	and	fp, r1, r0
   1a924:	and	sl, ip, lr
   1a928:	orr	r4, r4, fp
   1a92c:	orr	r9, r9, sl
   1a930:	adds	r4, r7, r4
   1a934:	adc	r5, r5, r9
   1a938:	adds	r4, r4, r6
   1a93c:	adc	r5, r5, r8
   1a940:	ldr	fp, [sp, #156]	; 0x9c
   1a944:	lsr	r9, fp, #1
   1a948:	ldr	sl, [sp, #160]	; 0xa0
   1a94c:	orr	r9, r9, sl, lsl #31
   1a950:	lsr	r8, sl, #1
   1a954:	orr	r8, r8, fp, lsl #31
   1a958:	lsr	r7, fp, #8
   1a95c:	orr	r7, r7, sl, lsl #24
   1a960:	lsr	r6, sl, #8
   1a964:	orr	r6, r6, fp, lsl #24
   1a968:	eor	r7, r7, r9
   1a96c:	eor	r8, r8, r6
   1a970:	lsr	r6, fp, #7
   1a974:	orr	r6, r6, sl, lsl #25
   1a978:	eor	r6, r6, r7
   1a97c:	eor	r8, r8, sl, lsr #7
   1a980:	ldr	r7, [sp, #148]	; 0x94
   1a984:	adds	r6, r6, r7
   1a988:	ldr	fp, [sp, #152]	; 0x98
   1a98c:	adc	r7, r8, fp
   1a990:	ldr	r8, [sp, #108]	; 0x6c
   1a994:	adds	r6, r6, r8
   1a998:	ldr	r8, [sp, #172]	; 0xac
   1a99c:	adc	r7, r7, r8
   1a9a0:	ldr	ip, [sp, #116]	; 0x74
   1a9a4:	lsr	fp, ip, #19
   1a9a8:	ldr	r0, [sp, #120]	; 0x78
   1a9ac:	orr	fp, fp, r0, lsl #13
   1a9b0:	lsr	r8, r0, #19
   1a9b4:	orr	r8, r8, ip, lsl #13
   1a9b8:	lsl	sl, r0, #3
   1a9bc:	orr	sl, sl, ip, lsr #29
   1a9c0:	lsl	r9, ip, #3
   1a9c4:	orr	r9, r9, r0, lsr #29
   1a9c8:	eor	r9, r9, fp
   1a9cc:	eor	r8, r8, sl
   1a9d0:	lsr	fp, ip, #6
   1a9d4:	orr	fp, fp, r0, lsl #26
   1a9d8:	eor	r9, r9, fp
   1a9dc:	eor	r8, r8, r0, lsr #6
   1a9e0:	adds	ip, r6, r9
   1a9e4:	mov	r0, ip
   1a9e8:	adc	ip, r7, r8
   1a9ec:	str	r0, [sp, #320]	; 0x140
   1a9f0:	str	ip, [sp, #324]	; 0x144
   1a9f4:	ldr	r6, [sp, #36]	; 0x24
   1a9f8:	ldr	r7, [sp, #76]	; 0x4c
   1a9fc:	eor	r7, r6, r7
   1aa00:	ldr	fp, [sp, #12]
   1aa04:	mov	r8, fp
   1aa08:	ldr	r9, [sp, #132]	; 0x84
   1aa0c:	eor	r8, r8, r9
   1aa10:	ldr	r9, [sp, #16]
   1aa14:	and	r7, r7, r9
   1aa18:	ldr	sl, [sp, #52]	; 0x34
   1aa1c:	and	r8, r8, sl
   1aa20:	eor	r7, r7, r6
   1aa24:	eor	r8, r8, fp
   1aa28:	movw	fp, #49671	; 0xc207
   1aa2c:	movt	fp, #8640	; 0x21c0
   1aa30:	movw	r6, #47303	; 0xb8c7
   1aa34:	movt	r6, #53638	; 0xd186
   1aa38:	str	r0, [sp, #148]	; 0x94
   1aa3c:	adds	fp, r0, fp
   1aa40:	str	ip, [sp, #188]	; 0xbc
   1aa44:	adc	r6, ip, r6
   1aa48:	ldr	sl, [sp, #72]	; 0x48
   1aa4c:	adds	r9, fp, sl
   1aa50:	ldr	r0, [sp, #8]
   1aa54:	adc	r6, r6, r0
   1aa58:	adds	r9, r7, r9
   1aa5c:	adc	sl, r8, r6
   1aa60:	ldr	r0, [sp, #16]
   1aa64:	lsr	fp, r0, #14
   1aa68:	ldr	ip, [sp, #52]	; 0x34
   1aa6c:	orr	fp, fp, ip, lsl #18
   1aa70:	lsr	r6, ip, #14
   1aa74:	orr	r8, r6, r0, lsl #18
   1aa78:	lsr	r7, r0, #18
   1aa7c:	orr	r7, r7, ip, lsl #14
   1aa80:	lsr	r6, ip, #18
   1aa84:	orr	r6, r6, r0, lsl #14
   1aa88:	eor	fp, fp, r7
   1aa8c:	eor	r6, r6, r8
   1aa90:	lsl	r8, ip, #23
   1aa94:	orr	r8, r8, r0, lsr #9
   1aa98:	lsl	r7, r0, #23
   1aa9c:	orr	r7, r7, ip, lsr #9
   1aaa0:	eor	r7, r7, fp
   1aaa4:	eor	r6, r6, r8
   1aaa8:	adds	r7, r9, r7
   1aaac:	adc	r8, sl, r6
   1aab0:	adds	r3, r3, r7
   1aab4:	str	r3, [sp, #140]	; 0x8c
   1aab8:	adc	r3, r2, r8
   1aabc:	str	r3, [sp, #72]	; 0x48
   1aac0:	lsr	r2, r4, #28
   1aac4:	orr	r9, r2, r5, lsl #4
   1aac8:	lsr	r6, r5, #28
   1aacc:	orr	r6, r6, r4, lsl #4
   1aad0:	lsl	r3, r5, #30
   1aad4:	orr	r3, r3, r4, lsr #2
   1aad8:	lsl	r2, r4, #30
   1aadc:	orr	r2, r2, r5, lsr #2
   1aae0:	eor	r2, r2, r9
   1aae4:	eor	r6, r6, r3
   1aae8:	lsl	r3, r5, #25
   1aaec:	orr	r3, r3, r4, lsr #7
   1aaf0:	lsl	r9, r4, #25
   1aaf4:	orr	r9, r9, r5, lsr #7
   1aaf8:	eor	r2, r2, r9
   1aafc:	eor	r6, r6, r3
   1ab00:	ldr	r0, [sp, #136]	; 0x88
   1ab04:	orr	r3, r0, r4
   1ab08:	orr	r9, lr, r5
   1ab0c:	and	r3, r3, r1
   1ab10:	ldr	ip, [sp, #128]	; 0x80
   1ab14:	and	r9, r9, ip
   1ab18:	and	fp, r0, r4
   1ab1c:	and	sl, lr, r5
   1ab20:	orr	r3, r3, fp
   1ab24:	orr	r9, r9, sl
   1ab28:	adds	r2, r2, r3
   1ab2c:	adc	r6, r6, r9
   1ab30:	adds	r2, r2, r7
   1ab34:	adc	r6, r6, r8
   1ab38:	str	r6, [sp, #144]	; 0x90
   1ab3c:	ldr	r0, [sp, #164]	; 0xa4
   1ab40:	lsr	r9, r0, #1
   1ab44:	ldr	fp, [sp, #168]	; 0xa8
   1ab48:	orr	r9, r9, fp, lsl #31
   1ab4c:	lsr	r8, fp, #1
   1ab50:	orr	r8, r8, r0, lsl #31
   1ab54:	lsr	r7, r0, #8
   1ab58:	orr	r7, r7, fp, lsl #24
   1ab5c:	lsr	r3, fp, #8
   1ab60:	orr	r3, r3, r0, lsl #24
   1ab64:	eor	r7, r7, r9
   1ab68:	eor	r8, r8, r3
   1ab6c:	lsr	r3, r0, #7
   1ab70:	orr	r3, r3, fp, lsl #25
   1ab74:	eor	r3, r3, r7
   1ab78:	eor	r8, r8, fp, lsr #7
   1ab7c:	ldr	fp, [sp, #156]	; 0x9c
   1ab80:	adds	r3, r3, fp
   1ab84:	ldr	sl, [sp, #160]	; 0xa0
   1ab88:	adc	r7, r8, sl
   1ab8c:	ldr	fp, [sp, #60]	; 0x3c
   1ab90:	adds	r3, r3, fp
   1ab94:	ldr	sl, [sp, #32]
   1ab98:	adc	r7, r7, sl
   1ab9c:	ldr	ip, [sp, #176]	; 0xb0
   1aba0:	lsr	fp, ip, #19
   1aba4:	ldr	sl, [sp, #184]	; 0xb8
   1aba8:	orr	fp, fp, sl, lsl #13
   1abac:	lsr	r8, sl, #19
   1abb0:	orr	r8, r8, ip, lsl #13
   1abb4:	mov	r0, sl
   1abb8:	lsl	sl, sl, #3
   1abbc:	orr	sl, sl, ip, lsr #29
   1abc0:	lsl	r9, ip, #3
   1abc4:	orr	r9, r9, r0, lsr #29
   1abc8:	eor	r9, r9, fp
   1abcc:	eor	r8, r8, sl
   1abd0:	lsr	fp, ip, #6
   1abd4:	orr	fp, fp, r0, lsl #26
   1abd8:	eor	r9, r9, fp
   1abdc:	eor	r8, r8, r0, lsr #6
   1abe0:	adds	ip, r3, r9
   1abe4:	mov	r6, ip
   1abe8:	adc	ip, r7, r8
   1abec:	str	r6, [sp, #328]	; 0x148
   1abf0:	str	ip, [sp, #332]	; 0x14c
   1abf4:	ldr	r7, [sp, #76]	; 0x4c
   1abf8:	ldr	r3, [sp, #16]
   1abfc:	eor	r3, r7, r3
   1ac00:	ldr	r8, [sp, #132]	; 0x84
   1ac04:	ldr	fp, [sp, #52]	; 0x34
   1ac08:	eor	r9, r8, fp
   1ac0c:	ldr	r0, [sp, #140]	; 0x8c
   1ac10:	and	r3, r3, r0
   1ac14:	ldr	sl, [sp, #72]	; 0x48
   1ac18:	and	r9, r9, sl
   1ac1c:	eor	r3, r3, r7
   1ac20:	eor	r9, r9, r8
   1ac24:	movw	fp, #60190	; 0xeb1e
   1ac28:	movt	fp, #52704	; 0xcde0
   1ac2c:	movw	r7, #32214	; 0x7dd6
   1ac30:	movt	r7, #60122	; 0xeada
   1ac34:	str	r6, [sp, #152]	; 0x98
   1ac38:	adds	fp, r6, fp
   1ac3c:	str	ip, [sp, #124]	; 0x7c
   1ac40:	adc	r7, ip, r7
   1ac44:	ldr	r8, [sp, #36]	; 0x24
   1ac48:	adds	r8, fp, r8
   1ac4c:	ldr	fp, [sp, #12]
   1ac50:	adc	r7, r7, fp
   1ac54:	adds	r8, r3, r8
   1ac58:	adc	sl, r9, r7
   1ac5c:	lsr	fp, r0, #14
   1ac60:	ldr	r6, [sp, #72]	; 0x48
   1ac64:	orr	fp, fp, r6, lsl #18
   1ac68:	lsr	r7, r6, #14
   1ac6c:	orr	r9, r7, r0, lsl #18
   1ac70:	lsr	r3, r0, #18
   1ac74:	orr	r3, r3, r6, lsl #14
   1ac78:	lsr	r7, r6, #18
   1ac7c:	orr	r7, r7, r0, lsl #14
   1ac80:	eor	fp, fp, r3
   1ac84:	eor	r7, r7, r9
   1ac88:	lsl	r9, r6, #23
   1ac8c:	orr	r9, r9, r0, lsr #9
   1ac90:	lsl	r3, r0, #23
   1ac94:	orr	r3, r3, r6, lsr #9
   1ac98:	eor	r3, r3, fp
   1ac9c:	eor	r7, r7, r9
   1aca0:	adds	r3, r8, r3
   1aca4:	adc	r9, sl, r7
   1aca8:	adds	r7, r1, r3
   1acac:	str	r7, [sp, #4]
   1acb0:	ldr	ip, [sp, #128]	; 0x80
   1acb4:	adc	ip, ip, r9
   1acb8:	lsr	r8, r2, #28
   1acbc:	ldr	r6, [sp, #144]	; 0x90
   1acc0:	orr	r8, r8, r6, lsl #4
   1acc4:	lsr	r0, r6, #28
   1acc8:	orr	r0, r0, r2, lsl #4
   1accc:	lsl	r1, r6, #30
   1acd0:	orr	r1, r1, r2, lsr #2
   1acd4:	lsl	r7, r2, #30
   1acd8:	orr	r7, r7, r6, lsr #2
   1acdc:	eor	r8, r8, r7
   1ace0:	eor	r0, r0, r1
   1ace4:	lsl	r7, r6, #25
   1ace8:	orr	r7, r7, r2, lsr #7
   1acec:	lsl	r1, r2, #25
   1acf0:	orr	r1, r1, r6, lsr #7
   1acf4:	eor	r8, r8, r1
   1acf8:	eor	r0, r0, r7
   1acfc:	orr	r1, r4, r2
   1ad00:	orr	r7, r5, r6
   1ad04:	ldr	sl, [sp, #136]	; 0x88
   1ad08:	and	r1, r1, sl
   1ad0c:	and	r7, r7, lr
   1ad10:	and	fp, r4, r2
   1ad14:	and	sl, r5, r6
   1ad18:	orr	r1, r1, fp
   1ad1c:	orr	r7, r7, sl
   1ad20:	adds	r8, r8, r1
   1ad24:	adc	r7, r0, r7
   1ad28:	adds	r8, r8, r3
   1ad2c:	adc	r7, r7, r9
   1ad30:	ldr	fp, [sp, #40]	; 0x28
   1ad34:	lsr	r9, fp, #1
   1ad38:	ldr	sl, [sp, #24]
   1ad3c:	orr	r9, r9, sl, lsl #31
   1ad40:	lsr	r0, sl, #1
   1ad44:	orr	r0, r0, fp, lsl #31
   1ad48:	lsr	r1, fp, #8
   1ad4c:	orr	r1, r1, sl, lsl #24
   1ad50:	lsr	r3, sl, #8
   1ad54:	orr	r3, r3, fp, lsl #24
   1ad58:	eor	r1, r1, r9
   1ad5c:	eor	r0, r0, r3
   1ad60:	lsr	r3, fp, #7
   1ad64:	orr	r3, r3, sl, lsl #25
   1ad68:	eor	r3, r3, r1
   1ad6c:	eor	r0, r0, sl, lsr #7
   1ad70:	ldr	r1, [sp, #164]	; 0xa4
   1ad74:	adds	r3, r3, r1
   1ad78:	ldr	fp, [sp, #168]	; 0xa8
   1ad7c:	adc	r1, r0, fp
   1ad80:	ldr	fp, [sp, #64]	; 0x40
   1ad84:	adds	r3, r3, fp
   1ad88:	ldr	fp, [sp, #196]	; 0xc4
   1ad8c:	adc	r1, r1, fp
   1ad90:	ldr	r9, [sp, #148]	; 0x94
   1ad94:	lsr	fp, r9, #19
   1ad98:	ldr	r6, [sp, #188]	; 0xbc
   1ad9c:	orr	fp, fp, r6, lsl #13
   1ada0:	lsr	r0, r6, #19
   1ada4:	orr	r0, r0, r9, lsl #13
   1ada8:	lsl	sl, r6, #3
   1adac:	orr	sl, sl, r9, lsr #29
   1adb0:	lsl	r9, r9, #3
   1adb4:	orr	r9, r9, r6, lsr #29
   1adb8:	eor	r9, r9, fp
   1adbc:	eor	r0, r0, sl
   1adc0:	ldr	sl, [sp, #148]	; 0x94
   1adc4:	lsr	fp, sl, #6
   1adc8:	orr	fp, fp, r6, lsl #26
   1adcc:	eor	r9, r9, fp
   1add0:	eor	r0, r0, r6, lsr #6
   1add4:	adds	r3, r3, r9
   1add8:	adc	r6, r1, r0
   1addc:	str	r3, [sp, #128]	; 0x80
   1ade0:	str	r3, [sp, #336]	; 0x150
   1ade4:	str	r6, [sp, #340]	; 0x154
   1ade8:	ldr	r1, [sp, #16]
   1adec:	mov	r3, r1
   1adf0:	ldr	sl, [sp, #140]	; 0x8c
   1adf4:	eor	r3, r3, sl
   1adf8:	ldr	fp, [sp, #52]	; 0x34
   1adfc:	ldr	sl, [sp, #72]	; 0x48
   1ae00:	eor	sl, fp, sl
   1ae04:	ldr	r0, [sp, #4]
   1ae08:	and	r3, r3, r0
   1ae0c:	and	sl, sl, ip
   1ae10:	eor	r3, r3, r1
   1ae14:	eor	sl, sl, fp
   1ae18:	movw	r0, #53624	; 0xd178
   1ae1c:	movt	r0, #61038	; 0xee6e
   1ae20:	movw	r9, #20351	; 0x4f7f
   1ae24:	movt	r9, #62845	; 0xf57d
   1ae28:	ldr	fp, [sp, #128]	; 0x80
   1ae2c:	adds	r0, fp, r0
   1ae30:	str	r6, [sp, #160]	; 0xa0
   1ae34:	adc	r9, r6, r9
   1ae38:	ldr	r1, [sp, #76]	; 0x4c
   1ae3c:	adds	r1, r0, r1
   1ae40:	ldr	fp, [sp, #132]	; 0x84
   1ae44:	adc	r9, r9, fp
   1ae48:	adds	r1, r3, r1
   1ae4c:	adc	sl, sl, r9
   1ae50:	ldr	r3, [sp, #4]
   1ae54:	lsr	r9, r3, #14
   1ae58:	orr	r9, r9, ip, lsl #18
   1ae5c:	mov	r6, ip
   1ae60:	lsr	r0, ip, #14
   1ae64:	orr	fp, r0, r3, lsl #18
   1ae68:	lsr	r3, r3, #18
   1ae6c:	orr	r3, r3, ip, lsl #14
   1ae70:	lsr	r0, ip, #18
   1ae74:	ldr	ip, [sp, #4]
   1ae78:	orr	r0, r0, ip, lsl #14
   1ae7c:	eor	r9, r9, r3
   1ae80:	eor	r0, r0, fp
   1ae84:	lsl	fp, r6, #23
   1ae88:	ldr	r3, [sp, #4]
   1ae8c:	orr	fp, fp, r3, lsr #9
   1ae90:	lsl	r3, r3, #23
   1ae94:	str	r6, [sp, #156]	; 0x9c
   1ae98:	orr	r3, r3, r6, lsr #9
   1ae9c:	eor	r3, r3, r9
   1aea0:	eor	fp, fp, r0
   1aea4:	adds	r3, r1, r3
   1aea8:	adc	fp, sl, fp
   1aeac:	ldr	r0, [sp, #136]	; 0x88
   1aeb0:	adds	ip, r0, r3
   1aeb4:	str	ip, [sp, #28]
   1aeb8:	adc	r6, lr, fp
   1aebc:	lsr	r0, r8, #28
   1aec0:	orr	lr, r0, r7, lsl #4
   1aec4:	lsr	ip, r7, #28
   1aec8:	orr	ip, ip, r8, lsl #4
   1aecc:	lsl	r1, r7, #30
   1aed0:	orr	r1, r1, r8, lsr #2
   1aed4:	lsl	r0, r8, #30
   1aed8:	orr	r0, r0, r7, lsr #2
   1aedc:	eor	r0, r0, lr
   1aee0:	eor	ip, ip, r1
   1aee4:	lsl	sl, r7, #25
   1aee8:	orr	sl, sl, r8, lsr #7
   1aeec:	lsl	r9, r8, #25
   1aef0:	orr	r9, r9, r7, lsr #7
   1aef4:	eor	r0, r0, r9
   1aef8:	eor	ip, ip, sl
   1aefc:	orr	r1, r2, r8
   1af00:	ldr	sl, [sp, #144]	; 0x90
   1af04:	orr	lr, sl, r7
   1af08:	and	r1, r1, r4
   1af0c:	and	lr, lr, r5
   1af10:	and	r9, r2, r8
   1af14:	and	sl, sl, r7
   1af18:	orr	r1, r1, r9
   1af1c:	orr	lr, lr, sl
   1af20:	adds	r9, r0, r1
   1af24:	adc	sl, ip, lr
   1af28:	adds	r9, r9, r3
   1af2c:	adc	sl, sl, fp
   1af30:	ldr	fp, [sp, #44]	; 0x2c
   1af34:	lsr	ip, fp, #1
   1af38:	ldr	lr, [sp, #80]	; 0x50
   1af3c:	orr	ip, ip, lr, lsl #31
   1af40:	lsr	r0, lr, #1
   1af44:	orr	r0, r0, fp, lsl #31
   1af48:	lsr	r1, fp, #8
   1af4c:	orr	r1, r1, lr, lsl #24
   1af50:	lsr	r3, lr, #8
   1af54:	orr	r3, r3, fp, lsl #24
   1af58:	eor	r1, r1, ip
   1af5c:	eor	r3, r3, r0
   1af60:	lsr	r0, fp, #7
   1af64:	orr	r0, r0, lr, lsl #25
   1af68:	eor	r0, r0, r1
   1af6c:	eor	r3, r3, lr, lsr #7
   1af70:	ldr	ip, [sp, #40]	; 0x28
   1af74:	adds	r0, r0, ip
   1af78:	ldr	r1, [sp, #24]
   1af7c:	adc	lr, r3, r1
   1af80:	ldr	r3, [sp, #68]	; 0x44
   1af84:	adds	r0, r0, r3
   1af88:	ldr	r3, [sp, #20]
   1af8c:	adc	lr, lr, r3
   1af90:	ldr	r1, [sp, #152]	; 0x98
   1af94:	lsr	fp, r1, #19
   1af98:	ldr	ip, [sp, #124]	; 0x7c
   1af9c:	orr	fp, fp, ip, lsl #13
   1afa0:	lsr	r3, ip, #19
   1afa4:	orr	r3, r3, r1, lsl #13
   1afa8:	lsl	ip, ip, #3
   1afac:	orr	ip, ip, r1, lsr #29
   1afb0:	str	ip, [sp, #8]
   1afb4:	lsl	r1, r1, #3
   1afb8:	ldr	ip, [sp, #124]	; 0x7c
   1afbc:	orr	r1, r1, ip, lsr #29
   1afc0:	eor	r1, r1, fp
   1afc4:	ldr	ip, [sp, #8]
   1afc8:	eor	r3, r3, ip
   1afcc:	ldr	ip, [sp, #152]	; 0x98
   1afd0:	lsr	fp, ip, #6
   1afd4:	ldr	ip, [sp, #124]	; 0x7c
   1afd8:	orr	fp, fp, ip, lsl #26
   1afdc:	eor	r1, r1, fp
   1afe0:	eor	r3, r3, ip, lsr #6
   1afe4:	adds	r0, r0, r1
   1afe8:	adc	r3, lr, r3
   1afec:	str	r0, [sp, #76]	; 0x4c
   1aff0:	str	r0, [sp, #344]	; 0x158
   1aff4:	str	r3, [sp, #132]	; 0x84
   1aff8:	str	r3, [sp, #348]	; 0x15c
   1affc:	ldr	ip, [sp, #140]	; 0x8c
   1b000:	ldr	r3, [sp, #4]
   1b004:	eor	r3, ip, r3
   1b008:	ldr	r1, [sp, #72]	; 0x48
   1b00c:	mov	lr, r1
   1b010:	ldr	r0, [sp, #156]	; 0x9c
   1b014:	eor	lr, lr, r0
   1b018:	ldr	fp, [sp, #28]
   1b01c:	and	r3, r3, fp
   1b020:	and	lr, lr, r6
   1b024:	eor	r3, r3, ip
   1b028:	eor	lr, lr, r1
   1b02c:	movw	r0, #28602	; 0x6fba
   1b030:	movt	r0, #29207	; 0x7217
   1b034:	movw	ip, #26538	; 0x67aa
   1b038:	movt	ip, #1776	; 0x6f0
   1b03c:	ldr	r1, [sp, #76]	; 0x4c
   1b040:	adds	r0, r1, r0
   1b044:	ldr	r1, [sp, #132]	; 0x84
   1b048:	adc	ip, r1, ip
   1b04c:	ldr	r1, [sp, #16]
   1b050:	adds	r1, r0, r1
   1b054:	ldr	r0, [sp, #52]	; 0x34
   1b058:	adc	ip, ip, r0
   1b05c:	adds	r1, r3, r1
   1b060:	adc	ip, lr, ip
   1b064:	mov	r3, fp
   1b068:	lsr	fp, fp, #14
   1b06c:	orr	fp, fp, r6, lsl #18
   1b070:	lsr	r0, r6, #14
   1b074:	orr	lr, r0, r3, lsl #18
   1b078:	lsr	r3, r3, #18
   1b07c:	orr	r3, r3, r6, lsl #14
   1b080:	str	r6, [sp, #36]	; 0x24
   1b084:	lsr	r0, r6, #18
   1b088:	ldr	r6, [sp, #28]
   1b08c:	orr	r0, r0, r6, lsl #14
   1b090:	eor	fp, fp, r3
   1b094:	eor	r0, r0, lr
   1b098:	ldr	r6, [sp, #36]	; 0x24
   1b09c:	lsl	lr, r6, #23
   1b0a0:	ldr	r3, [sp, #28]
   1b0a4:	orr	lr, lr, r3, lsr #9
   1b0a8:	lsl	r3, r3, #23
   1b0ac:	ldr	r6, [sp, #36]	; 0x24
   1b0b0:	orr	r3, r3, r6, lsr #9
   1b0b4:	eor	r3, r3, fp
   1b0b8:	eor	lr, lr, r0
   1b0bc:	adds	r3, r1, r3
   1b0c0:	adc	lr, ip, lr
   1b0c4:	adds	r4, r4, r3
   1b0c8:	str	r4, [sp, #40]	; 0x28
   1b0cc:	adc	r5, r5, lr
   1b0d0:	str	r5, [sp, #8]
   1b0d4:	lsr	ip, r9, #28
   1b0d8:	orr	r4, ip, sl, lsl #4
   1b0dc:	lsr	r0, sl, #28
   1b0e0:	orr	r0, r0, r9, lsl #4
   1b0e4:	lsl	r1, sl, #30
   1b0e8:	orr	r1, r1, r9, lsr #2
   1b0ec:	lsl	ip, r9, #30
   1b0f0:	orr	ip, ip, sl, lsr #2
   1b0f4:	eor	ip, ip, r4
   1b0f8:	eor	r0, r0, r1
   1b0fc:	lsl	fp, sl, #25
   1b100:	orr	fp, fp, r9, lsr #7
   1b104:	lsl	r5, r9, #25
   1b108:	orr	r5, r5, sl, lsr #7
   1b10c:	eor	ip, ip, r5
   1b110:	eor	r0, r0, fp
   1b114:	orr	r1, r8, r9
   1b118:	orr	r4, r7, sl
   1b11c:	and	r1, r1, r2
   1b120:	ldr	r6, [sp, #144]	; 0x90
   1b124:	and	r4, r4, r6
   1b128:	and	r5, r8, r9
   1b12c:	and	fp, r7, sl
   1b130:	orr	r1, r1, r5
   1b134:	orr	r4, r4, fp
   1b138:	adds	r5, ip, r1
   1b13c:	adc	fp, r0, r4
   1b140:	adds	r5, r5, r3
   1b144:	adc	fp, fp, lr
   1b148:	ldr	lr, [sp, #84]	; 0x54
   1b14c:	lsr	ip, lr, #1
   1b150:	ldr	r4, [sp, #88]	; 0x58
   1b154:	orr	ip, ip, r4, lsl #31
   1b158:	lsr	r0, r4, #1
   1b15c:	orr	r0, r0, lr, lsl #31
   1b160:	lsr	r1, lr, #8
   1b164:	orr	r1, r1, r4, lsl #24
   1b168:	lsr	r3, r4, #8
   1b16c:	orr	r3, r3, lr, lsl #24
   1b170:	eor	r1, r1, ip
   1b174:	eor	r3, r3, r0
   1b178:	lsr	ip, lr, #7
   1b17c:	orr	ip, ip, r4, lsl #25
   1b180:	eor	r1, r1, ip
   1b184:	eor	r0, r3, r4, lsr #7
   1b188:	ldr	ip, [sp, #44]	; 0x2c
   1b18c:	adds	r1, r1, ip
   1b190:	ldr	lr, [sp, #80]	; 0x50
   1b194:	adc	r0, r0, lr
   1b198:	ldr	r3, [sp, #112]	; 0x70
   1b19c:	adds	r1, r1, r3
   1b1a0:	ldr	ip, [sp, #180]	; 0xb4
   1b1a4:	adc	r0, r0, ip
   1b1a8:	ldr	ip, [sp, #128]	; 0x80
   1b1ac:	lsr	r4, ip, #19
   1b1b0:	ldr	r6, [sp, #160]	; 0xa0
   1b1b4:	orr	r4, r4, r6, lsl #13
   1b1b8:	lsr	r3, r6, #19
   1b1bc:	orr	r3, r3, ip, lsl #13
   1b1c0:	lsl	lr, r6, #3
   1b1c4:	orr	lr, lr, ip, lsr #29
   1b1c8:	lsl	ip, ip, #3
   1b1cc:	orr	ip, ip, r6, lsr #29
   1b1d0:	eor	ip, ip, r4
   1b1d4:	eor	r3, r3, lr
   1b1d8:	ldr	lr, [sp, #128]	; 0x80
   1b1dc:	lsr	r4, lr, #6
   1b1e0:	orr	r4, r4, r6, lsl #26
   1b1e4:	eor	ip, ip, r4
   1b1e8:	eor	r3, r3, r6, lsr #6
   1b1ec:	adds	lr, r1, ip
   1b1f0:	adc	r0, r0, r3
   1b1f4:	str	lr, [sp, #80]	; 0x50
   1b1f8:	str	lr, [sp, #352]	; 0x160
   1b1fc:	str	r0, [sp, #356]	; 0x164
   1b200:	ldr	r3, [sp, #4]
   1b204:	ldr	r6, [sp, #28]
   1b208:	eor	r1, r3, r6
   1b20c:	ldr	lr, [sp, #156]	; 0x9c
   1b210:	ldr	r6, [sp, #36]	; 0x24
   1b214:	eor	ip, lr, r6
   1b218:	ldr	r6, [sp, #40]	; 0x28
   1b21c:	and	r1, r1, r6
   1b220:	ldr	r4, [sp, #8]
   1b224:	and	ip, ip, r4
   1b228:	eor	r1, r1, r3
   1b22c:	eor	ip, ip, lr
   1b230:	movw	r3, #39078	; 0x98a6
   1b234:	movt	r3, #41672	; 0xa2c8
   1b238:	movw	lr, #32197	; 0x7dc5
   1b23c:	movt	lr, #2659	; 0xa63
   1b240:	ldr	r4, [sp, #80]	; 0x50
   1b244:	adds	r3, r4, r3
   1b248:	str	r0, [sp, #164]	; 0xa4
   1b24c:	adc	lr, r0, lr
   1b250:	ldr	r4, [sp, #140]	; 0x8c
   1b254:	adds	r3, r3, r4
   1b258:	ldr	r4, [sp, #72]	; 0x48
   1b25c:	adc	lr, lr, r4
   1b260:	adds	r0, r1, r3
   1b264:	adc	lr, ip, lr
   1b268:	lsr	r1, r6, #14
   1b26c:	ldr	ip, [sp, #8]
   1b270:	orr	r1, r1, ip, lsl #18
   1b274:	lsr	ip, ip, #14
   1b278:	orr	r4, ip, r6, lsl #18
   1b27c:	lsr	r3, r6, #18
   1b280:	ldr	ip, [sp, #8]
   1b284:	orr	r3, r3, ip, lsl #14
   1b288:	lsr	ip, ip, #18
   1b28c:	orr	ip, ip, r6, lsl #14
   1b290:	eor	r1, r1, r3
   1b294:	eor	ip, ip, r4
   1b298:	ldr	r4, [sp, #8]
   1b29c:	lsl	r4, r4, #23
   1b2a0:	orr	r4, r4, r6, lsr #9
   1b2a4:	lsl	r3, r6, #23
   1b2a8:	ldr	r6, [sp, #8]
   1b2ac:	orr	r3, r3, r6, lsr #9
   1b2b0:	eor	r3, r3, r1
   1b2b4:	eor	ip, ip, r4
   1b2b8:	adds	r1, r0, r3
   1b2bc:	adc	ip, lr, ip
   1b2c0:	adds	r4, r2, r1
   1b2c4:	str	r4, [sp, #12]
   1b2c8:	ldr	r6, [sp, #144]	; 0x90
   1b2cc:	adc	r4, r6, ip
   1b2d0:	str	r4, [sp, #44]	; 0x2c
   1b2d4:	lsr	r0, r5, #28
   1b2d8:	orr	lr, r0, fp, lsl #4
   1b2dc:	lsr	r2, fp, #28
   1b2e0:	orr	r2, r2, r5, lsl #4
   1b2e4:	lsl	r3, fp, #30
   1b2e8:	orr	r3, r3, r5, lsr #2
   1b2ec:	lsl	r0, r5, #30
   1b2f0:	orr	r0, r0, fp, lsr #2
   1b2f4:	eor	r0, r0, lr
   1b2f8:	eor	r2, r2, r3
   1b2fc:	lsl	r4, fp, #25
   1b300:	orr	r4, r4, r5, lsr #7
   1b304:	lsl	r3, r5, #25
   1b308:	orr	r3, r3, fp, lsr #7
   1b30c:	eor	r0, r0, r3
   1b310:	eor	r2, r2, r4
   1b314:	orr	r3, r9, r5
   1b318:	orr	lr, sl, fp
   1b31c:	and	r3, r3, r8
   1b320:	and	lr, lr, r7
   1b324:	and	r6, r9, r5
   1b328:	and	r4, sl, fp
   1b32c:	orr	r3, r3, r6
   1b330:	orr	lr, lr, r4
   1b334:	adds	r3, r0, r3
   1b338:	adc	r4, r2, lr
   1b33c:	adds	r3, r3, r1
   1b340:	adc	r4, r4, ip
   1b344:	str	r4, [sp, #52]	; 0x34
   1b348:	ldr	r6, [sp, #48]	; 0x30
   1b34c:	lsr	ip, r6, #1
   1b350:	ldr	lr, [sp, #92]	; 0x5c
   1b354:	orr	ip, ip, lr, lsl #31
   1b358:	lsr	r0, lr, #1
   1b35c:	orr	r0, r0, r6, lsl #31
   1b360:	lsr	r1, r6, #8
   1b364:	orr	r1, r1, lr, lsl #24
   1b368:	lsr	r2, lr, #8
   1b36c:	orr	r2, r2, r6, lsl #24
   1b370:	eor	r1, r1, ip
   1b374:	eor	r0, r0, r2
   1b378:	lsr	r2, r6, #7
   1b37c:	orr	r2, r2, lr, lsl #25
   1b380:	eor	r2, r2, r1
   1b384:	eor	r0, r0, lr, lsr #7
   1b388:	ldr	ip, [sp, #84]	; 0x54
   1b38c:	adds	r2, r2, ip
   1b390:	ldr	r1, [sp, #88]	; 0x58
   1b394:	adc	ip, r0, r1
   1b398:	ldr	lr, [sp, #116]	; 0x74
   1b39c:	adds	r2, r2, lr
   1b3a0:	ldr	r0, [sp, #120]	; 0x78
   1b3a4:	adc	ip, ip, r0
   1b3a8:	ldr	r0, [sp, #76]	; 0x4c
   1b3ac:	lsr	r6, r0, #19
   1b3b0:	ldr	r4, [sp, #132]	; 0x84
   1b3b4:	orr	r6, r6, r4, lsl #13
   1b3b8:	lsr	r1, r4, #19
   1b3bc:	orr	r1, r1, r0, lsl #13
   1b3c0:	lsl	lr, r4, #3
   1b3c4:	orr	lr, lr, r0, lsr #29
   1b3c8:	lsl	r0, r0, #3
   1b3cc:	orr	r0, r0, r4, lsr #29
   1b3d0:	eor	r0, r0, r6
   1b3d4:	eor	r1, r1, lr
   1b3d8:	ldr	lr, [sp, #76]	; 0x4c
   1b3dc:	lsr	r6, lr, #6
   1b3e0:	orr	r6, r6, r4, lsl #26
   1b3e4:	eor	r0, r0, r6
   1b3e8:	eor	r1, r1, r4, lsr #6
   1b3ec:	adds	r2, r2, r0
   1b3f0:	adc	ip, ip, r1
   1b3f4:	mov	r6, ip
   1b3f8:	str	r2, [sp, #84]	; 0x54
   1b3fc:	str	r2, [sp, #360]	; 0x168
   1b400:	str	ip, [sp, #364]	; 0x16c
   1b404:	ldr	ip, [sp, #28]
   1b408:	ldr	r2, [sp, #40]	; 0x28
   1b40c:	eor	r2, ip, r2
   1b410:	ldr	r0, [sp, #36]	; 0x24
   1b414:	ldr	r1, [sp, #8]
   1b418:	eor	lr, r0, r1
   1b41c:	ldr	r1, [sp, #12]
   1b420:	and	r2, r2, r1
   1b424:	ldr	r4, [sp, #44]	; 0x2c
   1b428:	and	lr, lr, r4
   1b42c:	eor	r2, r2, ip
   1b430:	eor	lr, lr, r0
   1b434:	movw	ip, #3502	; 0xdae
   1b438:	movt	ip, #48889	; 0xbef9
   1b43c:	movw	r0, #38916	; 0x9804
   1b440:	movt	r0, #4415	; 0x113f
   1b444:	ldr	r1, [sp, #84]	; 0x54
   1b448:	adds	ip, r1, ip
   1b44c:	str	r6, [sp, #140]	; 0x8c
   1b450:	adc	r0, r6, r0
   1b454:	ldr	r6, [sp, #4]
   1b458:	adds	r1, ip, r6
   1b45c:	ldr	ip, [sp, #156]	; 0x9c
   1b460:	adc	r0, r0, ip
   1b464:	adds	r1, r2, r1
   1b468:	adc	lr, lr, r0
   1b46c:	ldr	r2, [sp, #12]
   1b470:	lsr	r0, r2, #14
   1b474:	orr	r0, r0, r4, lsl #18
   1b478:	lsr	ip, r4, #14
   1b47c:	orr	r6, ip, r2, lsl #18
   1b480:	lsr	r2, r2, #18
   1b484:	orr	r2, r2, r4, lsl #14
   1b488:	lsr	ip, r4, #18
   1b48c:	ldr	r4, [sp, #12]
   1b490:	orr	ip, ip, r4, lsl #14
   1b494:	eor	r0, r0, r2
   1b498:	eor	ip, ip, r6
   1b49c:	ldr	r4, [sp, #44]	; 0x2c
   1b4a0:	lsl	r6, r4, #23
   1b4a4:	ldr	r2, [sp, #12]
   1b4a8:	orr	r6, r6, r2, lsr #9
   1b4ac:	lsl	r2, r2, #23
   1b4b0:	ldr	r4, [sp, #44]	; 0x2c
   1b4b4:	orr	r2, r2, r4, lsr #9
   1b4b8:	eor	r2, r2, r0
   1b4bc:	eor	r6, r6, ip
   1b4c0:	adds	r2, r1, r2
   1b4c4:	adc	r6, lr, r6
   1b4c8:	adds	ip, r8, r2
   1b4cc:	str	ip, [sp, #16]
   1b4d0:	adc	r7, r7, r6
   1b4d4:	str	r7, [sp, #24]
   1b4d8:	lsr	r0, r3, #28
   1b4dc:	ldr	r4, [sp, #52]	; 0x34
   1b4e0:	orr	lr, r0, r4, lsl #4
   1b4e4:	lsr	ip, r4, #28
   1b4e8:	orr	ip, ip, r3, lsl #4
   1b4ec:	lsl	r1, r4, #30
   1b4f0:	orr	r1, r1, r3, lsr #2
   1b4f4:	lsl	r0, r3, #30
   1b4f8:	orr	r0, r0, r4, lsr #2
   1b4fc:	eor	r0, r0, lr
   1b500:	eor	ip, ip, r1
   1b504:	lsl	lr, r4, #25
   1b508:	orr	lr, lr, r3, lsr #7
   1b50c:	lsl	r1, r3, #25
   1b510:	orr	r1, r1, r4, lsr #7
   1b514:	eor	r0, r0, r1
   1b518:	eor	ip, ip, lr
   1b51c:	orr	r1, r5, r3
   1b520:	orr	lr, fp, r4
   1b524:	and	r1, r1, r9
   1b528:	and	lr, lr, sl
   1b52c:	and	r8, r5, r3
   1b530:	and	r7, fp, r4
   1b534:	orr	r1, r1, r8
   1b538:	orr	lr, lr, r7
   1b53c:	adds	r0, r0, r1
   1b540:	adc	lr, ip, lr
   1b544:	adds	r0, r0, r2
   1b548:	adc	lr, lr, r6
   1b54c:	ldr	r8, [sp, #56]	; 0x38
   1b550:	lsr	r6, r8, #1
   1b554:	ldr	r7, [sp, #96]	; 0x60
   1b558:	orr	r6, r6, r7, lsl #31
   1b55c:	lsr	ip, r7, #1
   1b560:	orr	ip, ip, r8, lsl #31
   1b564:	lsr	r1, r8, #8
   1b568:	orr	r1, r1, r7, lsl #24
   1b56c:	lsr	r2, r7, #8
   1b570:	orr	r2, r2, r8, lsl #24
   1b574:	eor	r1, r1, r6
   1b578:	eor	ip, ip, r2
   1b57c:	lsr	r2, r8, #7
   1b580:	orr	r2, r2, r7, lsl #25
   1b584:	eor	r2, r2, r1
   1b588:	eor	ip, ip, r7, lsr #7
   1b58c:	ldr	r6, [sp, #48]	; 0x30
   1b590:	adds	r2, r2, r6
   1b594:	ldr	r1, [sp, #92]	; 0x5c
   1b598:	adc	r1, ip, r1
   1b59c:	ldr	ip, [sp, #176]	; 0xb0
   1b5a0:	adds	r2, r2, ip
   1b5a4:	ldr	ip, [sp, #184]	; 0xb8
   1b5a8:	adc	r1, r1, ip
   1b5ac:	ldr	r6, [sp, #80]	; 0x50
   1b5b0:	lsr	r8, r6, #19
   1b5b4:	ldr	r7, [sp, #164]	; 0xa4
   1b5b8:	orr	r8, r8, r7, lsl #13
   1b5bc:	lsr	ip, r7, #19
   1b5c0:	orr	ip, ip, r6, lsl #13
   1b5c4:	mov	r4, r7
   1b5c8:	lsl	r7, r7, #3
   1b5cc:	orr	r7, r7, r6, lsr #29
   1b5d0:	lsl	r6, r6, #3
   1b5d4:	orr	r6, r6, r4, lsr #29
   1b5d8:	eor	r6, r6, r8
   1b5dc:	eor	ip, ip, r7
   1b5e0:	ldr	r7, [sp, #80]	; 0x50
   1b5e4:	lsr	r8, r7, #6
   1b5e8:	orr	r8, r8, r4, lsl #26
   1b5ec:	eor	r6, r6, r8
   1b5f0:	eor	ip, ip, r4, lsr #6
   1b5f4:	adds	r8, r2, r6
   1b5f8:	adc	r1, r1, ip
   1b5fc:	str	r8, [sp, #88]	; 0x58
   1b600:	str	r8, [sp, #368]	; 0x170
   1b604:	str	r1, [sp, #92]	; 0x5c
   1b608:	str	r1, [sp, #372]	; 0x174
   1b60c:	ldr	r6, [sp, #40]	; 0x28
   1b610:	ldr	r4, [sp, #12]
   1b614:	eor	r2, r6, r4
   1b618:	ldr	ip, [sp, #8]
   1b61c:	ldr	r4, [sp, #44]	; 0x2c
   1b620:	eor	r7, ip, r4
   1b624:	ldr	r1, [sp, #16]
   1b628:	and	r2, r2, r1
   1b62c:	ldr	r4, [sp, #24]
   1b630:	and	r7, r7, r4
   1b634:	eor	r2, r2, r6
   1b638:	eor	r7, r7, ip
   1b63c:	movw	r8, #18203	; 0x471b
   1b640:	movt	r8, #4892	; 0x131c
   1b644:	movw	ip, #2869	; 0xb35
   1b648:	movt	ip, #7025	; 0x1b71
   1b64c:	ldr	r1, [sp, #88]	; 0x58
   1b650:	adds	r8, r1, r8
   1b654:	ldr	r1, [sp, #92]	; 0x5c
   1b658:	adc	ip, r1, ip
   1b65c:	ldr	r6, [sp, #28]
   1b660:	adds	r1, r8, r6
   1b664:	ldr	r6, [sp, #36]	; 0x24
   1b668:	adc	ip, ip, r6
   1b66c:	adds	r1, r2, r1
   1b670:	adc	r6, r7, ip
   1b674:	ldr	r2, [sp, #16]
   1b678:	lsr	r8, r2, #14
   1b67c:	orr	r8, r8, r4, lsl #18
   1b680:	lsr	ip, r4, #14
   1b684:	orr	r7, ip, r2, lsl #18
   1b688:	lsr	r2, r2, #18
   1b68c:	orr	r2, r2, r4, lsl #14
   1b690:	lsr	ip, r4, #18
   1b694:	ldr	r4, [sp, #16]
   1b698:	orr	ip, ip, r4, lsl #14
   1b69c:	eor	r8, r8, r2
   1b6a0:	eor	ip, ip, r7
   1b6a4:	ldr	r4, [sp, #24]
   1b6a8:	lsl	r7, r4, #23
   1b6ac:	ldr	r2, [sp, #16]
   1b6b0:	orr	r7, r7, r2, lsr #9
   1b6b4:	lsl	r2, r2, #23
   1b6b8:	orr	r2, r2, r4, lsr #9
   1b6bc:	eor	r2, r2, r8
   1b6c0:	eor	ip, ip, r7
   1b6c4:	adds	r2, r1, r2
   1b6c8:	adc	r7, r6, ip
   1b6cc:	adds	ip, r9, r2
   1b6d0:	str	ip, [sp, #28]
   1b6d4:	adc	ip, sl, r7
   1b6d8:	str	ip, [sp, #72]	; 0x48
   1b6dc:	lsr	r6, r0, #28
   1b6e0:	orr	r8, r6, lr, lsl #4
   1b6e4:	lsr	ip, lr, #28
   1b6e8:	orr	ip, ip, r0, lsl #4
   1b6ec:	lsl	r1, lr, #30
   1b6f0:	orr	r1, r1, r0, lsr #2
   1b6f4:	lsl	r6, r0, #30
   1b6f8:	orr	r6, r6, lr, lsr #2
   1b6fc:	eor	r6, r6, r8
   1b700:	eor	ip, ip, r1
   1b704:	lsl	r1, lr, #25
   1b708:	orr	r1, r1, r0, lsr #7
   1b70c:	lsl	r8, r0, #25
   1b710:	orr	r8, r8, lr, lsr #7
   1b714:	eor	r6, r6, r8
   1b718:	eor	ip, ip, r1
   1b71c:	orr	r1, r3, r0
   1b720:	ldr	r4, [sp, #52]	; 0x34
   1b724:	orr	r8, r4, lr
   1b728:	and	r1, r1, r5
   1b72c:	and	r8, r8, fp
   1b730:	and	sl, r3, r0
   1b734:	and	r9, r4, lr
   1b738:	orr	r1, r1, sl
   1b73c:	orr	r8, r8, r9
   1b740:	adds	r1, r6, r1
   1b744:	adc	ip, ip, r8
   1b748:	adds	r2, r1, r2
   1b74c:	str	r2, [sp, #4]
   1b750:	adc	ip, ip, r7
   1b754:	ldr	sl, [sp, #100]	; 0x64
   1b758:	lsr	r8, sl, #1
   1b75c:	ldr	r9, [sp, #104]	; 0x68
   1b760:	orr	r8, r8, r9, lsl #31
   1b764:	lsr	r7, r9, #1
   1b768:	orr	r7, r7, sl, lsl #31
   1b76c:	lsr	r6, sl, #8
   1b770:	orr	r6, r6, r9, lsl #24
   1b774:	lsr	r2, r9, #8
   1b778:	orr	r2, r2, sl, lsl #24
   1b77c:	eor	r6, r6, r8
   1b780:	eor	r2, r2, r7
   1b784:	lsr	r8, sl, #7
   1b788:	orr	r8, r8, r9, lsl #25
   1b78c:	eor	r6, r6, r8
   1b790:	eor	r2, r2, r9, lsr #7
   1b794:	ldr	r8, [sp, #56]	; 0x38
   1b798:	adds	r6, r6, r8
   1b79c:	ldr	r7, [sp, #96]	; 0x60
   1b7a0:	adc	r8, r2, r7
   1b7a4:	ldr	r2, [sp, #148]	; 0x94
   1b7a8:	adds	r6, r6, r2
   1b7ac:	ldr	r2, [sp, #188]	; 0xbc
   1b7b0:	adc	r8, r8, r2
   1b7b4:	ldr	r1, [sp, #84]	; 0x54
   1b7b8:	lsr	sl, r1, #19
   1b7bc:	ldr	r7, [sp, #140]	; 0x8c
   1b7c0:	orr	sl, sl, r7, lsl #13
   1b7c4:	lsr	r2, r7, #19
   1b7c8:	orr	r2, r2, r1, lsl #13
   1b7cc:	mov	r4, r7
   1b7d0:	lsl	r9, r7, #3
   1b7d4:	orr	r9, r9, r1, lsr #29
   1b7d8:	lsl	r7, r1, #3
   1b7dc:	orr	r7, r7, r4, lsr #29
   1b7e0:	eor	r7, r7, sl
   1b7e4:	eor	r2, r2, r9
   1b7e8:	lsr	sl, r1, #6
   1b7ec:	orr	sl, sl, r4, lsl #26
   1b7f0:	eor	r7, r7, sl
   1b7f4:	eor	r2, r2, r4, lsr #6
   1b7f8:	adds	r7, r6, r7
   1b7fc:	adc	r2, r8, r2
   1b800:	str	r7, [sp, #96]	; 0x60
   1b804:	str	r7, [sp, #376]	; 0x178
   1b808:	str	r2, [sp, #136]	; 0x88
   1b80c:	str	r2, [sp, #380]	; 0x17c
   1b810:	ldr	r7, [sp, #12]
   1b814:	mov	r2, r7
   1b818:	ldr	r4, [sp, #16]
   1b81c:	eor	r2, r2, r4
   1b820:	ldr	r6, [sp, #44]	; 0x2c
   1b824:	ldr	r8, [sp, #24]
   1b828:	eor	r8, r6, r8
   1b82c:	ldr	sl, [sp, #28]
   1b830:	and	r2, r2, sl
   1b834:	ldr	r1, [sp, #72]	; 0x48
   1b838:	and	r8, r8, r1
   1b83c:	eor	r2, r2, r7
   1b840:	mov	r4, r6
   1b844:	eor	r8, r8, r6
   1b848:	movw	r7, #32132	; 0x7d84
   1b84c:	movt	r7, #8964	; 0x2304
   1b850:	movw	r9, #30709	; 0x77f5
   1b854:	movt	r9, #10459	; 0x28db
   1b858:	ldr	r6, [sp, #96]	; 0x60
   1b85c:	adds	r7, r6, r7
   1b860:	ldr	r6, [sp, #136]	; 0x88
   1b864:	adc	r9, r6, r9
   1b868:	ldr	r6, [sp, #40]	; 0x28
   1b86c:	adds	r6, r7, r6
   1b870:	ldr	r7, [sp, #8]
   1b874:	adc	r9, r9, r7
   1b878:	adds	r6, r2, r6
   1b87c:	str	r6, [sp, #8]
   1b880:	adc	r9, r8, r9
   1b884:	mov	r2, sl
   1b888:	lsr	sl, sl, #14
   1b88c:	mov	r6, r1
   1b890:	orr	sl, sl, r1, lsl #18
   1b894:	lsr	r7, r1, #14
   1b898:	orr	r8, r7, r2, lsl #18
   1b89c:	lsr	r2, r2, #18
   1b8a0:	orr	r1, r2, r1, lsl #14
   1b8a4:	lsr	r7, r6, #18
   1b8a8:	ldr	r2, [sp, #28]
   1b8ac:	orr	r7, r7, r2, lsl #14
   1b8b0:	eor	sl, sl, r1
   1b8b4:	eor	r7, r7, r8
   1b8b8:	lsl	r8, r6, #23
   1b8bc:	orr	r8, r8, r2, lsr #9
   1b8c0:	lsl	r2, r2, #23
   1b8c4:	orr	r2, r2, r6, lsr #9
   1b8c8:	eor	r2, r2, sl
   1b8cc:	eor	r8, r8, r7
   1b8d0:	ldr	r6, [sp, #8]
   1b8d4:	adds	r2, r6, r2
   1b8d8:	adc	r8, r9, r8
   1b8dc:	adds	r5, r5, r2
   1b8e0:	str	r5, [sp, #36]	; 0x24
   1b8e4:	adc	r5, fp, r8
   1b8e8:	mov	r1, r5
   1b8ec:	ldr	r5, [sp, #4]
   1b8f0:	lsr	r7, r5, #28
   1b8f4:	orr	r9, r7, ip, lsl #4
   1b8f8:	lsr	r6, ip, #28
   1b8fc:	orr	r6, r6, r5, lsl #4
   1b900:	lsl	r5, ip, #30
   1b904:	ldr	r7, [sp, #4]
   1b908:	orr	r5, r5, r7, lsr #2
   1b90c:	lsl	r7, r7, #30
   1b910:	orr	r7, r7, ip, lsr #2
   1b914:	eor	r7, r7, r9
   1b918:	eor	r6, r6, r5
   1b91c:	lsl	r5, ip, #25
   1b920:	ldr	r9, [sp, #4]
   1b924:	orr	r5, r5, r9, lsr #7
   1b928:	lsl	r9, r9, #25
   1b92c:	orr	r9, r9, ip, lsr #7
   1b930:	eor	r7, r7, r9
   1b934:	eor	r6, r6, r5
   1b938:	ldr	r5, [sp, #4]
   1b93c:	orr	r5, r0, r5
   1b940:	orr	r9, lr, ip
   1b944:	and	r5, r5, r3
   1b948:	ldr	sl, [sp, #52]	; 0x34
   1b94c:	and	r9, r9, sl
   1b950:	ldr	sl, [sp, #4]
   1b954:	and	fp, r0, sl
   1b958:	and	sl, lr, ip
   1b95c:	orr	r5, r5, fp
   1b960:	orr	r9, r9, sl
   1b964:	adds	r5, r7, r5
   1b968:	adc	r9, r6, r9
   1b96c:	adds	r2, r5, r2
   1b970:	str	r2, [sp, #56]	; 0x38
   1b974:	adc	r5, r9, r8
   1b978:	str	r5, [sp, #40]	; 0x28
   1b97c:	ldr	fp, [sp, #108]	; 0x6c
   1b980:	lsr	r7, fp, #1
   1b984:	ldr	r8, [sp, #172]	; 0xac
   1b988:	orr	r7, r7, r8, lsl #31
   1b98c:	lsr	r6, r8, #1
   1b990:	orr	r6, r6, fp, lsl #31
   1b994:	lsr	r5, fp, #8
   1b998:	orr	r5, r5, r8, lsl #24
   1b99c:	lsr	r2, r8, #8
   1b9a0:	orr	r2, r2, fp, lsl #24
   1b9a4:	eor	r5, r5, r7
   1b9a8:	eor	r6, r6, r2
   1b9ac:	lsr	r2, fp, #7
   1b9b0:	orr	r2, r2, r8, lsl #25
   1b9b4:	eor	r2, r2, r5
   1b9b8:	eor	r5, r6, r8, lsr #7
   1b9bc:	ldr	sl, [sp, #100]	; 0x64
   1b9c0:	adds	r2, r2, sl
   1b9c4:	ldr	r9, [sp, #104]	; 0x68
   1b9c8:	adc	r5, r5, r9
   1b9cc:	ldr	r9, [sp, #152]	; 0x98
   1b9d0:	adds	r2, r2, r9
   1b9d4:	ldr	r6, [sp, #124]	; 0x7c
   1b9d8:	adc	r5, r5, r6
   1b9dc:	ldr	fp, [sp, #88]	; 0x58
   1b9e0:	lsr	r9, fp, #19
   1b9e4:	ldr	sl, [sp, #92]	; 0x5c
   1b9e8:	orr	r9, r9, sl, lsl #13
   1b9ec:	lsr	r8, sl, #19
   1b9f0:	orr	r8, r8, fp, lsl #13
   1b9f4:	lsl	r6, sl, #3
   1b9f8:	orr	r6, r6, fp, lsr #29
   1b9fc:	lsl	r7, fp, #3
   1ba00:	orr	r7, r7, sl, lsr #29
   1ba04:	eor	r7, r7, r9
   1ba08:	eor	r6, r6, r8
   1ba0c:	lsr	r9, fp, #6
   1ba10:	orr	r9, r9, sl, lsl #26
   1ba14:	eor	r7, r7, r9
   1ba18:	eor	r6, r6, sl, lsr #6
   1ba1c:	adds	r2, r2, r7
   1ba20:	adc	r5, r5, r6
   1ba24:	str	r2, [sp, #384]	; 0x180
   1ba28:	str	r5, [sp, #388]	; 0x184
   1ba2c:	ldr	r6, [sp, #16]
   1ba30:	ldr	r7, [sp, #28]
   1ba34:	eor	r7, r6, r7
   1ba38:	ldr	sl, [sp, #24]
   1ba3c:	ldr	r9, [sp, #72]	; 0x48
   1ba40:	eor	r9, sl, r9
   1ba44:	ldr	r8, [sp, #36]	; 0x24
   1ba48:	and	r7, r7, r8
   1ba4c:	and	r9, r9, r1
   1ba50:	eor	fp, r7, r6
   1ba54:	eor	sl, r9, sl
   1ba58:	movw	r6, #9363	; 0x2493
   1ba5c:	movt	r6, #16583	; 0x40c7
   1ba60:	movw	r8, #43899	; 0xab7b
   1ba64:	movt	r8, #13002	; 0x32ca
   1ba68:	adds	r6, r2, r6
   1ba6c:	adc	r8, r5, r8
   1ba70:	ldr	r7, [sp, #12]
   1ba74:	adds	r6, r6, r7
   1ba78:	adc	r8, r8, r4
   1ba7c:	adds	r7, fp, r6
   1ba80:	adc	r9, sl, r8
   1ba84:	ldr	r4, [sp, #36]	; 0x24
   1ba88:	lsr	sl, r4, #14
   1ba8c:	orr	sl, sl, r1, lsl #18
   1ba90:	lsr	r8, r1, #14
   1ba94:	orr	fp, r8, r4, lsl #18
   1ba98:	lsr	r6, r4, #18
   1ba9c:	orr	r6, r6, r1, lsl #14
   1baa0:	lsr	r8, r1, #18
   1baa4:	orr	r8, r8, r4, lsl #14
   1baa8:	eor	sl, sl, r6
   1baac:	eor	r8, r8, fp
   1bab0:	lsl	fp, r1, #23
   1bab4:	orr	fp, fp, r4, lsr #9
   1bab8:	lsl	r6, r4, #23
   1babc:	str	r1, [sp, #100]	; 0x64
   1bac0:	orr	r6, r6, r1, lsr #9
   1bac4:	eor	r6, r6, sl
   1bac8:	eor	r8, r8, fp
   1bacc:	adds	r6, r7, r6
   1bad0:	adc	r8, r9, r8
   1bad4:	adds	r3, r3, r6
   1bad8:	mov	r1, r3
   1badc:	ldr	r4, [sp, #52]	; 0x34
   1bae0:	adc	r7, r4, r8
   1bae4:	str	r7, [sp, #44]	; 0x2c
   1bae8:	ldr	sl, [sp, #56]	; 0x38
   1baec:	lsr	r7, sl, #28
   1baf0:	ldr	fp, [sp, #40]	; 0x28
   1baf4:	orr	r9, r7, fp, lsl #4
   1baf8:	lsr	r4, fp, #28
   1bafc:	orr	r4, r4, sl, lsl #4
   1bb00:	lsl	r3, fp, #30
   1bb04:	orr	r3, r3, sl, lsr #2
   1bb08:	lsl	r7, sl, #30
   1bb0c:	orr	r7, r7, fp, lsr #2
   1bb10:	eor	r7, r7, r9
   1bb14:	eor	r4, r4, r3
   1bb18:	lsl	r3, fp, #25
   1bb1c:	orr	r3, r3, sl, lsr #7
   1bb20:	lsl	r9, sl, #25
   1bb24:	orr	r9, r9, fp, lsr #7
   1bb28:	eor	r7, r7, r9
   1bb2c:	eor	r4, r4, r3
   1bb30:	ldr	r3, [sp, #4]
   1bb34:	orr	r3, r3, sl
   1bb38:	orr	r9, ip, fp
   1bb3c:	and	r3, r3, r0
   1bb40:	and	r9, r9, lr
   1bb44:	ldr	fp, [sp, #4]
   1bb48:	and	fp, fp, sl
   1bb4c:	ldr	sl, [sp, #40]	; 0x28
   1bb50:	and	sl, ip, sl
   1bb54:	orr	r3, r3, fp
   1bb58:	orr	r9, r9, sl
   1bb5c:	adds	r3, r7, r3
   1bb60:	adc	r9, r4, r9
   1bb64:	adds	r4, r3, r6
   1bb68:	str	r4, [sp, #48]	; 0x30
   1bb6c:	adc	r4, r9, r8
   1bb70:	str	r4, [sp, #124]	; 0x7c
   1bb74:	ldr	sl, [sp, #60]	; 0x3c
   1bb78:	lsr	r7, sl, #1
   1bb7c:	ldr	r9, [sp, #32]
   1bb80:	orr	r7, r7, r9, lsl #31
   1bb84:	lsr	r6, r9, #1
   1bb88:	orr	r6, r6, sl, lsl #31
   1bb8c:	lsr	r4, sl, #8
   1bb90:	orr	r4, r4, r9, lsl #24
   1bb94:	lsr	r3, r9, #8
   1bb98:	orr	r3, r3, sl, lsl #24
   1bb9c:	eor	r4, r4, r7
   1bba0:	eor	r6, r6, r3
   1bba4:	lsr	r3, sl, #7
   1bba8:	orr	r3, r3, r9, lsl #25
   1bbac:	eor	r3, r3, r4
   1bbb0:	eor	r4, r6, r9, lsr #7
   1bbb4:	ldr	sl, [sp, #108]	; 0x6c
   1bbb8:	adds	r3, r3, sl
   1bbbc:	ldr	r8, [sp, #172]	; 0xac
   1bbc0:	adc	r4, r4, r8
   1bbc4:	ldr	r8, [sp, #128]	; 0x80
   1bbc8:	adds	r3, r3, r8
   1bbcc:	ldr	r6, [sp, #160]	; 0xa0
   1bbd0:	adc	r4, r4, r6
   1bbd4:	ldr	sl, [sp, #96]	; 0x60
   1bbd8:	lsr	r9, sl, #19
   1bbdc:	ldr	fp, [sp, #136]	; 0x88
   1bbe0:	orr	r9, r9, fp, lsl #13
   1bbe4:	lsr	r8, fp, #19
   1bbe8:	orr	r8, r8, sl, lsl #13
   1bbec:	lsl	r6, fp, #3
   1bbf0:	orr	r6, r6, sl, lsr #29
   1bbf4:	lsl	r7, sl, #3
   1bbf8:	orr	r7, r7, fp, lsr #29
   1bbfc:	eor	r7, r7, r9
   1bc00:	eor	r6, r6, r8
   1bc04:	lsr	r9, sl, #6
   1bc08:	orr	r9, r9, fp, lsl #26
   1bc0c:	eor	r7, r7, r9
   1bc10:	eor	r6, r6, fp, lsr #6
   1bc14:	adds	r3, r3, r7
   1bc18:	adc	r4, r4, r6
   1bc1c:	str	r3, [sp, #392]	; 0x188
   1bc20:	str	r4, [sp, #108]	; 0x6c
   1bc24:	str	r4, [sp, #396]	; 0x18c
   1bc28:	ldr	r7, [sp, #28]
   1bc2c:	ldr	r4, [sp, #36]	; 0x24
   1bc30:	eor	r8, r7, r4
   1bc34:	ldr	r6, [sp, #72]	; 0x48
   1bc38:	ldr	fp, [sp, #100]	; 0x64
   1bc3c:	eor	r9, r6, fp
   1bc40:	mov	r4, r1
   1bc44:	and	r8, r8, r1
   1bc48:	ldr	fp, [sp, #44]	; 0x2c
   1bc4c:	and	r9, r9, fp
   1bc50:	eor	fp, r8, r7
   1bc54:	eor	sl, r9, r6
   1bc58:	movw	r6, #48828	; 0xbebc
   1bc5c:	movt	r6, #5577	; 0x15c9
   1bc60:	movw	r7, #48650	; 0xbe0a
   1bc64:	movt	r7, #15518	; 0x3c9e
   1bc68:	adds	r6, r3, r6
   1bc6c:	ldr	r8, [sp, #108]	; 0x6c
   1bc70:	adc	r7, r8, r7
   1bc74:	ldr	r8, [sp, #16]
   1bc78:	adds	r6, r6, r8
   1bc7c:	ldr	r8, [sp, #24]
   1bc80:	adc	r7, r7, r8
   1bc84:	adds	r8, fp, r6
   1bc88:	adc	r9, sl, r7
   1bc8c:	lsr	sl, r1, #14
   1bc90:	ldr	r1, [sp, #44]	; 0x2c
   1bc94:	orr	sl, sl, r1, lsl #18
   1bc98:	lsr	r7, r1, #14
   1bc9c:	orr	fp, r7, r4, lsl #18
   1bca0:	lsr	r6, r4, #18
   1bca4:	orr	r6, r6, r1, lsl #14
   1bca8:	lsr	r7, r1, #18
   1bcac:	orr	r7, r7, r4, lsl #14
   1bcb0:	eor	sl, sl, r6
   1bcb4:	eor	r7, r7, fp
   1bcb8:	lsl	fp, r1, #23
   1bcbc:	orr	fp, fp, r4, lsr #9
   1bcc0:	str	r4, [sp, #104]	; 0x68
   1bcc4:	lsl	r6, r4, #23
   1bcc8:	orr	r6, r6, r1, lsr #9
   1bccc:	eor	r6, r6, sl
   1bcd0:	eor	r7, r7, fp
   1bcd4:	adds	r6, r8, r6
   1bcd8:	adc	r7, r9, r7
   1bcdc:	adds	r8, r0, r6
   1bce0:	str	r8, [sp, #8]
   1bce4:	adc	lr, lr, r7
   1bce8:	str	lr, [sp, #24]
   1bcec:	ldr	sl, [sp, #48]	; 0x30
   1bcf0:	lsr	r0, sl, #28
   1bcf4:	ldr	r4, [sp, #124]	; 0x7c
   1bcf8:	orr	r9, r0, r4, lsl #4
   1bcfc:	lsr	lr, r4, #28
   1bd00:	orr	r8, lr, sl, lsl #4
   1bd04:	lsl	lr, r4, #30
   1bd08:	orr	lr, lr, sl, lsr #2
   1bd0c:	lsl	r0, sl, #30
   1bd10:	orr	r0, r0, r4, lsr #2
   1bd14:	eor	r0, r0, r9
   1bd18:	eor	lr, lr, r8
   1bd1c:	lsl	r8, r4, #25
   1bd20:	orr	r8, r8, sl, lsr #7
   1bd24:	lsl	r9, sl, #25
   1bd28:	mov	r1, r4
   1bd2c:	orr	r9, r9, r4, lsr #7
   1bd30:	eor	r0, r0, r9
   1bd34:	eor	lr, lr, r8
   1bd38:	ldr	fp, [sp, #56]	; 0x38
   1bd3c:	orr	r8, fp, sl
   1bd40:	ldr	sl, [sp, #40]	; 0x28
   1bd44:	orr	r9, sl, r4
   1bd48:	ldr	r4, [sp, #4]
   1bd4c:	and	r8, r8, r4
   1bd50:	and	r9, r9, ip
   1bd54:	ldr	r4, [sp, #48]	; 0x30
   1bd58:	and	fp, fp, r4
   1bd5c:	mov	r4, r1
   1bd60:	and	sl, sl, r1
   1bd64:	orr	r8, r8, fp
   1bd68:	orr	r9, r9, sl
   1bd6c:	adds	r8, r0, r8
   1bd70:	adc	r9, lr, r9
   1bd74:	adds	r6, r8, r6
   1bd78:	str	r6, [sp, #52]	; 0x34
   1bd7c:	adc	r7, r9, r7
   1bd80:	str	r7, [sp, #12]
   1bd84:	ldr	r8, [sp, #64]	; 0x40
   1bd88:	lsr	r7, r8, #1
   1bd8c:	ldr	fp, [sp, #196]	; 0xc4
   1bd90:	orr	r7, r7, fp, lsl #31
   1bd94:	lsr	r6, fp, #1
   1bd98:	orr	r6, r6, r8, lsl #31
   1bd9c:	lsr	lr, r8, #8
   1bda0:	orr	lr, lr, fp, lsl #24
   1bda4:	lsr	r0, fp, #8
   1bda8:	orr	r0, r0, r8, lsl #24
   1bdac:	eor	lr, lr, r7
   1bdb0:	eor	r6, r6, r0
   1bdb4:	lsr	r0, r8, #7
   1bdb8:	orr	r0, r0, fp, lsl #25
   1bdbc:	eor	r0, r0, lr
   1bdc0:	eor	r6, r6, fp, lsr #7
   1bdc4:	ldr	sl, [sp, #60]	; 0x3c
   1bdc8:	adds	r0, r0, sl
   1bdcc:	ldr	r9, [sp, #32]
   1bdd0:	adc	lr, r6, r9
   1bdd4:	ldr	r9, [sp, #76]	; 0x4c
   1bdd8:	adds	r0, r0, r9
   1bddc:	ldr	r9, [sp, #132]	; 0x84
   1bde0:	adc	lr, lr, r9
   1bde4:	lsr	r7, r2, #19
   1bde8:	orr	r7, r7, r5, lsl #13
   1bdec:	lsr	r8, r5, #19
   1bdf0:	orr	r8, r8, r2, lsl #13
   1bdf4:	lsl	r6, r5, #3
   1bdf8:	orr	r6, r6, r2, lsr #29
   1bdfc:	lsl	r9, r2, #3
   1be00:	orr	r9, r9, r5, lsr #29
   1be04:	eor	r7, r7, r9
   1be08:	eor	r6, r6, r8
   1be0c:	lsr	r2, r2, #6
   1be10:	orr	r2, r2, r5, lsl #26
   1be14:	eor	r2, r2, r7
   1be18:	eor	r5, r6, r5, lsr #6
   1be1c:	adds	r2, r0, r2
   1be20:	adc	r5, lr, r5
   1be24:	str	r2, [sp, #400]	; 0x190
   1be28:	str	r5, [sp, #404]	; 0x194
   1be2c:	ldr	lr, [sp, #36]	; 0x24
   1be30:	ldr	r9, [sp, #104]	; 0x68
   1be34:	eor	r6, lr, r9
   1be38:	ldr	sl, [sp, #100]	; 0x64
   1be3c:	ldr	r9, [sp, #44]	; 0x2c
   1be40:	eor	r7, sl, r9
   1be44:	ldr	r0, [sp, #8]
   1be48:	and	r6, r6, r0
   1be4c:	ldr	r1, [sp, #24]
   1be50:	and	r7, r7, r1
   1be54:	eor	r9, r6, lr
   1be58:	eor	r8, r7, sl
   1be5c:	movw	r0, #3404	; 0xd4c
   1be60:	movt	r0, #39952	; 0x9c10
   1be64:	movw	lr, #26564	; 0x67c4
   1be68:	movt	lr, #17181	; 0x431d
   1be6c:	adds	r0, r2, r0
   1be70:	adc	lr, r5, lr
   1be74:	ldr	r7, [sp, #28]
   1be78:	adds	r0, r0, r7
   1be7c:	ldr	r6, [sp, #72]	; 0x48
   1be80:	adc	lr, lr, r6
   1be84:	adds	r6, r9, r0
   1be88:	adc	r7, r8, lr
   1be8c:	ldr	r0, [sp, #8]
   1be90:	lsr	r8, r0, #14
   1be94:	orr	sl, r8, r1, lsl #18
   1be98:	lsr	lr, r1, #14
   1be9c:	orr	r9, lr, r0, lsl #18
   1bea0:	lsr	r8, r0, #18
   1bea4:	orr	r0, r8, r1, lsl #14
   1bea8:	lsr	lr, r1, #18
   1beac:	ldr	r8, [sp, #8]
   1beb0:	orr	lr, lr, r8, lsl #14
   1beb4:	eor	r8, sl, r0
   1beb8:	eor	lr, lr, r9
   1bebc:	lsl	r9, r1, #23
   1bec0:	ldr	r0, [sp, #8]
   1bec4:	orr	r9, r9, r0, lsr #9
   1bec8:	lsl	r0, r0, #23
   1becc:	orr	r0, r0, r1, lsr #9
   1bed0:	eor	r0, r0, r8
   1bed4:	eor	lr, lr, r9
   1bed8:	adds	r0, r6, r0
   1bedc:	adc	lr, r7, lr
   1bee0:	ldr	r1, [sp, #4]
   1bee4:	adds	r1, r1, r0
   1bee8:	str	r1, [sp, #28]
   1beec:	adc	sl, ip, lr
   1bef0:	ldr	r9, [sp, #52]	; 0x34
   1bef4:	lsr	r1, r9, #28
   1bef8:	ldr	r8, [sp, #12]
   1befc:	orr	r7, r1, r8, lsl #4
   1bf00:	lsr	ip, r8, #28
   1bf04:	orr	r6, ip, r9, lsl #4
   1bf08:	lsl	ip, r8, #30
   1bf0c:	orr	ip, ip, r9, lsr #2
   1bf10:	lsl	r1, r9, #30
   1bf14:	orr	r1, r1, r8, lsr #2
   1bf18:	eor	r1, r1, r7
   1bf1c:	eor	ip, ip, r6
   1bf20:	lsl	r6, r8, #25
   1bf24:	orr	r6, r6, r9, lsr #7
   1bf28:	lsl	r7, r9, #25
   1bf2c:	orr	r7, r7, r8, lsr #7
   1bf30:	eor	r1, r1, r7
   1bf34:	eor	ip, ip, r6
   1bf38:	ldr	r8, [sp, #48]	; 0x30
   1bf3c:	orr	r6, r8, r9
   1bf40:	ldr	r7, [sp, #12]
   1bf44:	orr	r7, r4, r7
   1bf48:	ldr	r9, [sp, #56]	; 0x38
   1bf4c:	and	r6, r6, r9
   1bf50:	ldr	r9, [sp, #40]	; 0x28
   1bf54:	and	r7, r7, r9
   1bf58:	ldr	r9, [sp, #52]	; 0x34
   1bf5c:	and	r9, r8, r9
   1bf60:	ldr	r8, [sp, #12]
   1bf64:	and	r8, r4, r8
   1bf68:	orr	r6, r6, r9
   1bf6c:	orr	r7, r7, r8
   1bf70:	adds	r6, r1, r6
   1bf74:	adc	r7, ip, r7
   1bf78:	adds	r1, r6, r0
   1bf7c:	mov	r9, r1
   1bf80:	adc	ip, r7, lr
   1bf84:	str	ip, [sp, #4]
   1bf88:	ldr	r7, [sp, #68]	; 0x44
   1bf8c:	lsr	lr, r7, #1
   1bf90:	ldr	r6, [sp, #20]
   1bf94:	orr	lr, lr, r6, lsl #31
   1bf98:	lsr	ip, r6, #1
   1bf9c:	orr	ip, ip, r7, lsl #31
   1bfa0:	lsr	r0, r7, #8
   1bfa4:	orr	r0, r0, r6, lsl #24
   1bfa8:	lsr	r1, r6, #8
   1bfac:	orr	r1, r1, r7, lsl #24
   1bfb0:	eor	r0, r0, lr
   1bfb4:	eor	ip, ip, r1
   1bfb8:	lsr	r1, r7, #7
   1bfbc:	orr	r1, r1, r6, lsl #25
   1bfc0:	eor	r1, r1, r0
   1bfc4:	eor	ip, ip, r6, lsr #7
   1bfc8:	ldr	r8, [sp, #64]	; 0x40
   1bfcc:	adds	r1, r1, r8
   1bfd0:	adc	r0, ip, fp
   1bfd4:	ldr	ip, [sp, #80]	; 0x50
   1bfd8:	adds	r1, r1, ip
   1bfdc:	ldr	r4, [sp, #164]	; 0xa4
   1bfe0:	adc	r0, r0, r4
   1bfe4:	lsr	lr, r3, #19
   1bfe8:	ldr	r4, [sp, #108]	; 0x6c
   1bfec:	orr	lr, lr, r4, lsl #13
   1bff0:	lsr	r6, r4, #19
   1bff4:	orr	r6, r6, r3, lsl #13
   1bff8:	lsl	ip, r4, #3
   1bffc:	orr	ip, ip, r3, lsr #29
   1c000:	lsl	r7, r3, #3
   1c004:	orr	r7, r7, r4, lsr #29
   1c008:	eor	lr, lr, r7
   1c00c:	eor	ip, ip, r6
   1c010:	lsr	r3, r3, #6
   1c014:	orr	r3, r3, r4, lsl #26
   1c018:	eor	lr, lr, r3
   1c01c:	eor	r4, ip, r4, lsr #6
   1c020:	adds	r1, r1, lr
   1c024:	adc	r4, r0, r4
   1c028:	str	r1, [sp, #408]	; 0x198
   1c02c:	str	r4, [sp, #412]	; 0x19c
   1c030:	ldr	r3, [sp, #104]	; 0x68
   1c034:	ldr	ip, [sp, #8]
   1c038:	eor	r0, r3, ip
   1c03c:	ldr	r7, [sp, #44]	; 0x2c
   1c040:	ldr	lr, [sp, #24]
   1c044:	eor	r6, r7, lr
   1c048:	ldr	r8, [sp, #28]
   1c04c:	and	r0, r0, r8
   1c050:	and	r6, r6, sl
   1c054:	eor	ip, r0, r3
   1c058:	eor	r6, r6, r7
   1c05c:	movw	r3, #17078	; 0x42b6
   1c060:	movt	r3, #52030	; 0xcb3e
   1c064:	movw	lr, #54462	; 0xd4be
   1c068:	movt	lr, #19653	; 0x4cc5
   1c06c:	adds	r3, r1, r3
   1c070:	adc	lr, r4, lr
   1c074:	ldr	fp, [sp, #36]	; 0x24
   1c078:	adds	r3, r3, fp
   1c07c:	ldr	fp, [sp, #100]	; 0x64
   1c080:	adc	fp, lr, fp
   1c084:	adds	r0, ip, r3
   1c088:	adc	lr, r6, fp
   1c08c:	mov	fp, r8
   1c090:	lsr	r7, r8, #14
   1c094:	orr	r8, r7, sl, lsl #18
   1c098:	lsr	ip, sl, #14
   1c09c:	orr	r6, ip, fp, lsl #18
   1c0a0:	lsr	r7, fp, #18
   1c0a4:	orr	r3, r7, sl, lsl #14
   1c0a8:	lsr	ip, sl, #18
   1c0ac:	orr	ip, ip, fp, lsl #14
   1c0b0:	eor	r7, r8, r3
   1c0b4:	eor	ip, ip, r6
   1c0b8:	lsl	r6, sl, #23
   1c0bc:	orr	r6, r6, fp, lsr #9
   1c0c0:	lsl	r3, fp, #23
   1c0c4:	orr	r3, r3, sl, lsr #9
   1c0c8:	eor	r3, r3, r7
   1c0cc:	eor	r6, r6, ip
   1c0d0:	adds	r3, r0, r3
   1c0d4:	adc	r6, lr, r6
   1c0d8:	ldr	fp, [sp, #56]	; 0x38
   1c0dc:	adds	ip, fp, r3
   1c0e0:	str	ip, [sp, #32]
   1c0e4:	ldr	fp, [sp, #40]	; 0x28
   1c0e8:	adc	lr, fp, r6
   1c0ec:	str	lr, [sp, #36]	; 0x24
   1c0f0:	mov	r8, r9
   1c0f4:	lsr	lr, r9, #28
   1c0f8:	ldr	r9, [sp, #4]
   1c0fc:	orr	r7, lr, r9, lsl #4
   1c100:	lsr	ip, r9, #28
   1c104:	orr	ip, ip, r8, lsl #4
   1c108:	lsl	r0, r9, #30
   1c10c:	orr	r0, r0, r8, lsr #2
   1c110:	lsl	lr, r8, #30
   1c114:	orr	lr, lr, r9, lsr #2
   1c118:	eor	lr, lr, r7
   1c11c:	eor	ip, ip, r0
   1c120:	lsl	r0, r9, #25
   1c124:	orr	r0, r0, r8, lsr #7
   1c128:	lsl	r7, r8, #25
   1c12c:	orr	r7, r7, r9, lsr #7
   1c130:	eor	lr, lr, r7
   1c134:	eor	ip, ip, r0
   1c138:	ldr	r9, [sp, #52]	; 0x34
   1c13c:	str	r8, [sp, #40]	; 0x28
   1c140:	orr	r0, r9, r8
   1c144:	ldr	r8, [sp, #12]
   1c148:	ldr	r7, [sp, #4]
   1c14c:	orr	r7, r8, r7
   1c150:	ldr	fp, [sp, #48]	; 0x30
   1c154:	and	r0, r0, fp
   1c158:	ldr	fp, [sp, #124]	; 0x7c
   1c15c:	and	r7, r7, fp
   1c160:	mov	fp, r9
   1c164:	ldr	r9, [sp, #40]	; 0x28
   1c168:	and	r9, fp, r9
   1c16c:	ldr	fp, [sp, #4]
   1c170:	and	r8, r8, fp
   1c174:	orr	r0, r0, r9
   1c178:	orr	r7, r7, r8
   1c17c:	adds	r0, lr, r0
   1c180:	adc	r7, ip, r7
   1c184:	adds	r3, r0, r3
   1c188:	str	r3, [sp, #16]
   1c18c:	adc	ip, r7, r6
   1c190:	mov	r7, ip
   1c194:	ldr	r8, [sp, #112]	; 0x70
   1c198:	lsr	lr, r8, #1
   1c19c:	ldr	r9, [sp, #180]	; 0xb4
   1c1a0:	orr	lr, lr, r9, lsl #31
   1c1a4:	lsr	ip, r9, #1
   1c1a8:	orr	ip, ip, r8, lsl #31
   1c1ac:	lsr	r0, r8, #8
   1c1b0:	orr	r0, r0, r9, lsl #24
   1c1b4:	lsr	r3, r9, #8
   1c1b8:	orr	r3, r3, r8, lsl #24
   1c1bc:	eor	r0, r0, lr
   1c1c0:	eor	r3, r3, ip
   1c1c4:	lsr	fp, r8, #7
   1c1c8:	orr	fp, fp, r9, lsl #25
   1c1cc:	eor	fp, fp, r0
   1c1d0:	eor	ip, r3, r9, lsr #7
   1c1d4:	ldr	r3, [sp, #68]	; 0x44
   1c1d8:	adds	fp, fp, r3
   1c1dc:	ldr	r6, [sp, #20]
   1c1e0:	adc	ip, ip, r6
   1c1e4:	ldr	r6, [sp, #84]	; 0x54
   1c1e8:	adds	fp, fp, r6
   1c1ec:	ldr	r6, [sp, #140]	; 0x8c
   1c1f0:	adc	ip, ip, r6
   1c1f4:	lsr	r0, r2, #19
   1c1f8:	orr	r0, r0, r5, lsl #13
   1c1fc:	lsr	lr, r5, #19
   1c200:	orr	lr, lr, r2, lsl #13
   1c204:	lsl	r3, r5, #3
   1c208:	orr	r3, r3, r2, lsr #29
   1c20c:	lsl	r6, r2, #3
   1c210:	orr	r6, r6, r5, lsr #29
   1c214:	eor	r0, r0, r6
   1c218:	eor	r3, r3, lr
   1c21c:	lsr	r2, r2, #6
   1c220:	orr	r2, r2, r5, lsl #26
   1c224:	eor	r0, r0, r2
   1c228:	eor	r3, r3, r5, lsr #6
   1c22c:	adds	r5, fp, r0
   1c230:	adc	ip, ip, r3
   1c234:	str	r5, [sp, #20]
   1c238:	str	r5, [sp, #416]	; 0x1a0
   1c23c:	str	ip, [sp, #420]	; 0x1a4
   1c240:	ldr	r6, [sp, #8]
   1c244:	ldr	r5, [sp, #28]
   1c248:	eor	r0, r6, r5
   1c24c:	ldr	r2, [sp, #24]
   1c250:	eor	r5, r2, sl
   1c254:	ldr	fp, [sp, #32]
   1c258:	and	r0, r0, fp
   1c25c:	ldr	r8, [sp, #36]	; 0x24
   1c260:	and	r5, r5, r8
   1c264:	eor	r0, r0, r6
   1c268:	eor	r6, r5, r2
   1c26c:	movw	r3, #32298	; 0x7e2a
   1c270:	movt	r3, #64613	; 0xfc65
   1c274:	movw	r5, #10652	; 0x299c
   1c278:	movt	r5, #22911	; 0x597f
   1c27c:	ldr	r2, [sp, #20]
   1c280:	adds	r3, r2, r3
   1c284:	adc	r5, ip, r5
   1c288:	ldr	r2, [sp, #104]	; 0x68
   1c28c:	adds	r3, r3, r2
   1c290:	ldr	r2, [sp, #44]	; 0x2c
   1c294:	adc	r2, r5, r2
   1c298:	adds	lr, r0, r3
   1c29c:	adc	r5, r6, r2
   1c2a0:	lsr	r0, fp, #14
   1c2a4:	orr	r0, r0, r8, lsl #18
   1c2a8:	lsr	r2, r8, #14
   1c2ac:	orr	r6, r2, fp, lsl #18
   1c2b0:	lsr	r3, fp, #18
   1c2b4:	orr	r3, r3, r8, lsl #14
   1c2b8:	lsr	r2, r8, #18
   1c2bc:	orr	r2, r2, fp, lsl #14
   1c2c0:	eor	r0, r0, r3
   1c2c4:	eor	r2, r2, r6
   1c2c8:	lsl	r6, r8, #23
   1c2cc:	orr	r6, r6, fp, lsr #9
   1c2d0:	lsl	r3, fp, #23
   1c2d4:	orr	r3, r3, r8, lsr #9
   1c2d8:	eor	r3, r3, r0
   1c2dc:	eor	r2, r2, r6
   1c2e0:	adds	r0, lr, r3
   1c2e4:	adc	r5, r5, r2
   1c2e8:	ldr	r3, [sp, #48]	; 0x30
   1c2ec:	adds	r2, r3, r0
   1c2f0:	str	r2, [sp, #56]	; 0x38
   1c2f4:	ldr	r3, [sp, #124]	; 0x7c
   1c2f8:	adc	r2, r3, r5
   1c2fc:	str	r2, [sp, #60]	; 0x3c
   1c300:	ldr	r3, [sp, #16]
   1c304:	lsr	lr, r3, #28
   1c308:	orr	r6, lr, r7, lsl #4
   1c30c:	mov	fp, r7
   1c310:	lsr	r2, r7, #28
   1c314:	mov	r7, r3
   1c318:	orr	r2, r2, r3, lsl #4
   1c31c:	lsl	r3, fp, #30
   1c320:	orr	r3, r3, r7, lsr #2
   1c324:	lsl	lr, r7, #30
   1c328:	orr	lr, lr, fp, lsr #2
   1c32c:	eor	lr, lr, r6
   1c330:	eor	r2, r2, r3
   1c334:	lsl	r3, fp, #25
   1c338:	orr	r3, r3, r7, lsr #7
   1c33c:	lsl	r6, r7, #25
   1c340:	orr	r6, r6, fp, lsr #7
   1c344:	eor	lr, lr, r6
   1c348:	eor	r3, r2, r3
   1c34c:	str	r3, [sp, #44]	; 0x2c
   1c350:	ldr	r8, [sp, #40]	; 0x28
   1c354:	orr	r3, r8, r7
   1c358:	ldr	r6, [sp, #4]
   1c35c:	mov	r2, fp
   1c360:	orr	r6, r6, fp
   1c364:	ldr	fp, [sp, #52]	; 0x34
   1c368:	and	r3, r3, fp
   1c36c:	ldr	r7, [sp, #12]
   1c370:	and	r6, r6, r7
   1c374:	mov	r7, r8
   1c378:	ldr	r8, [sp, #16]
   1c37c:	and	r8, r7, r8
   1c380:	ldr	r7, [sp, #4]
   1c384:	str	r2, [sp, #52]	; 0x34
   1c388:	and	r7, r7, r2
   1c38c:	orr	r3, r3, r8
   1c390:	orr	r6, r6, r7
   1c394:	adds	r3, lr, r3
   1c398:	ldr	lr, [sp, #44]	; 0x2c
   1c39c:	adc	r2, lr, r6
   1c3a0:	adds	r3, r3, r0
   1c3a4:	adc	r2, r2, r5
   1c3a8:	ldr	r8, [sp, #116]	; 0x74
   1c3ac:	lsr	r6, r8, #1
   1c3b0:	ldr	r7, [sp, #120]	; 0x78
   1c3b4:	orr	r6, r6, r7, lsl #31
   1c3b8:	lsr	r5, r7, #1
   1c3bc:	orr	r5, r5, r8, lsl #31
   1c3c0:	lsr	lr, r8, #8
   1c3c4:	orr	lr, lr, r7, lsl #24
   1c3c8:	lsr	r0, r7, #8
   1c3cc:	orr	r0, r0, r8, lsl #24
   1c3d0:	eor	lr, lr, r6
   1c3d4:	eor	r5, r5, r0
   1c3d8:	lsr	r0, r8, #7
   1c3dc:	orr	r0, r0, r7, lsl #25
   1c3e0:	eor	r0, r0, lr
   1c3e4:	eor	r5, r5, r7, lsr #7
   1c3e8:	ldr	r8, [sp, #112]	; 0x70
   1c3ec:	adds	r0, r0, r8
   1c3f0:	adc	r5, r5, r9
   1c3f4:	ldr	lr, [sp, #88]	; 0x58
   1c3f8:	adds	r0, r0, lr
   1c3fc:	ldr	lr, [sp, #92]	; 0x5c
   1c400:	adc	r5, r5, lr
   1c404:	lsr	r6, r1, #19
   1c408:	orr	r6, r6, r4, lsl #13
   1c40c:	lsr	r7, r4, #19
   1c410:	orr	r7, r7, r1, lsl #13
   1c414:	lsl	lr, r4, #3
   1c418:	orr	lr, lr, r1, lsr #29
   1c41c:	lsl	r8, r1, #3
   1c420:	orr	r8, r8, r4, lsr #29
   1c424:	eor	r6, r6, r8
   1c428:	eor	lr, lr, r7
   1c42c:	lsr	r1, r1, #6
   1c430:	orr	r1, r1, r4, lsl #26
   1c434:	eor	r6, r6, r1
   1c438:	eor	lr, lr, r4, lsr #6
   1c43c:	adds	r0, r0, r6
   1c440:	adc	r5, r5, lr
   1c444:	str	r0, [sp, #424]	; 0x1a8
   1c448:	str	r5, [sp, #428]	; 0x1ac
   1c44c:	ldr	lr, [sp, #28]
   1c450:	mov	r1, lr
   1c454:	ldr	r4, [sp, #32]
   1c458:	eor	r1, r1, r4
   1c45c:	ldr	r4, [sp, #36]	; 0x24
   1c460:	eor	r4, sl, r4
   1c464:	ldr	r9, [sp, #56]	; 0x38
   1c468:	and	r1, r1, r9
   1c46c:	ldr	r8, [sp, #60]	; 0x3c
   1c470:	and	r4, r4, r8
   1c474:	eor	r1, r1, lr
   1c478:	eor	r4, r4, sl
   1c47c:	movw	lr, #64236	; 0xfaec
   1c480:	movt	lr, #15062	; 0x3ad6
   1c484:	movw	r6, #28587	; 0x6fab
   1c488:	movt	r6, #24523	; 0x5fcb
   1c48c:	adds	r0, r0, lr
   1c490:	adc	r5, r5, r6
   1c494:	ldr	r6, [sp, #8]
   1c498:	adds	r0, r0, r6
   1c49c:	ldr	lr, [sp, #24]
   1c4a0:	adc	r5, r5, lr
   1c4a4:	adds	r1, r1, r0
   1c4a8:	adc	r4, r4, r5
   1c4ac:	lsr	r6, r9, #14
   1c4b0:	orr	r7, r6, r8, lsl #18
   1c4b4:	lsr	lr, r8, #14
   1c4b8:	orr	r5, lr, r9, lsl #18
   1c4bc:	lsr	r6, r9, #18
   1c4c0:	orr	r0, r6, r8, lsl #14
   1c4c4:	lsr	lr, r8, #18
   1c4c8:	orr	lr, lr, r9, lsl #14
   1c4cc:	eor	r6, r7, r0
   1c4d0:	eor	lr, lr, r5
   1c4d4:	lsl	r5, r8, #23
   1c4d8:	orr	r5, r5, r9, lsr #9
   1c4dc:	lsl	r0, r9, #23
   1c4e0:	orr	r0, r0, r8, lsr #9
   1c4e4:	eor	r0, r0, r6
   1c4e8:	eor	r5, r5, lr
   1c4ec:	adds	r0, r1, r0
   1c4f0:	adc	r5, r4, r5
   1c4f4:	adds	lr, fp, r0
   1c4f8:	ldr	r1, [sp, #12]
   1c4fc:	adc	r7, r1, r5
   1c500:	lsr	r6, r3, #28
   1c504:	orr	r8, r6, r2, lsl #4
   1c508:	lsr	r4, r2, #28
   1c50c:	orr	r4, r4, r3, lsl #4
   1c510:	lsl	r1, r2, #30
   1c514:	orr	r1, r1, r3, lsr #2
   1c518:	lsl	r6, r3, #30
   1c51c:	orr	r6, r6, r2, lsr #2
   1c520:	eor	r6, r6, r8
   1c524:	eor	r4, r4, r1
   1c528:	lsl	r1, r2, #25
   1c52c:	orr	r1, r1, r3, lsr #7
   1c530:	lsl	r8, r3, #25
   1c534:	orr	r8, r8, r2, lsr #7
   1c538:	eor	r6, r6, r8
   1c53c:	eor	r4, r4, r1
   1c540:	ldr	r9, [sp, #16]
   1c544:	orr	r1, r9, r3
   1c548:	ldr	fp, [sp, #52]	; 0x34
   1c54c:	orr	r8, fp, r2
   1c550:	ldr	fp, [sp, #40]	; 0x28
   1c554:	and	r1, r1, fp
   1c558:	ldr	fp, [sp, #4]
   1c55c:	and	r8, r8, fp
   1c560:	and	fp, r9, r3
   1c564:	str	fp, [sp, #8]
   1c568:	ldr	fp, [sp, #52]	; 0x34
   1c56c:	and	r9, fp, r2
   1c570:	ldr	fp, [sp, #8]
   1c574:	orr	r1, r1, fp
   1c578:	orr	r8, r8, r9
   1c57c:	adds	r1, r6, r1
   1c580:	adc	r4, r4, r8
   1c584:	adds	r1, r1, r0
   1c588:	adc	r4, r4, r5
   1c58c:	ldr	fp, [sp, #176]	; 0xb0
   1c590:	lsr	r8, fp, #1
   1c594:	ldr	r9, [sp, #184]	; 0xb8
   1c598:	orr	r8, r8, r9, lsl #31
   1c59c:	lsr	r6, r9, #1
   1c5a0:	orr	r6, r6, fp, lsl #31
   1c5a4:	lsr	r5, fp, #8
   1c5a8:	orr	r5, r5, r9, lsl #24
   1c5ac:	lsr	r0, r9, #8
   1c5b0:	orr	r0, r0, fp, lsl #24
   1c5b4:	eor	r5, r5, r8
   1c5b8:	eor	r6, r6, r0
   1c5bc:	lsr	r0, fp, #7
   1c5c0:	orr	r0, r0, r9, lsl #25
   1c5c4:	eor	r0, r0, r5
   1c5c8:	eor	r6, r6, r9, lsr #7
   1c5cc:	ldr	r8, [sp, #116]	; 0x74
   1c5d0:	adds	r0, r0, r8
   1c5d4:	ldr	r5, [sp, #120]	; 0x78
   1c5d8:	adc	r6, r6, r5
   1c5dc:	ldr	r8, [sp, #96]	; 0x60
   1c5e0:	adds	r0, r0, r8
   1c5e4:	ldr	r8, [sp, #136]	; 0x88
   1c5e8:	adc	r6, r6, r8
   1c5ec:	ldr	fp, [sp, #20]
   1c5f0:	lsr	r8, fp, #19
   1c5f4:	orr	r8, r8, ip, lsl #13
   1c5f8:	lsr	r9, ip, #19
   1c5fc:	orr	r9, r9, fp, lsl #13
   1c600:	lsl	r5, ip, #3
   1c604:	orr	r5, r5, fp, lsr #29
   1c608:	lsl	fp, fp, #3
   1c60c:	orr	fp, fp, ip, lsr #29
   1c610:	eor	r8, r8, fp
   1c614:	eor	r5, r5, r9
   1c618:	ldr	fp, [sp, #20]
   1c61c:	lsr	fp, fp, #6
   1c620:	orr	fp, fp, ip, lsl #26
   1c624:	eor	r8, r8, fp
   1c628:	eor	r5, r5, ip, lsr #6
   1c62c:	adds	r0, r0, r8
   1c630:	adc	r6, r6, r5
   1c634:	str	r0, [sp, #432]	; 0x1b0
   1c638:	str	r6, [sp, #436]	; 0x1b4
   1c63c:	ldr	r5, [sp, #32]
   1c640:	ldr	r8, [sp, #56]	; 0x38
   1c644:	eor	r8, r5, r8
   1c648:	ldr	r9, [sp, #36]	; 0x24
   1c64c:	mov	ip, r9
   1c650:	ldr	fp, [sp, #60]	; 0x3c
   1c654:	eor	ip, ip, fp
   1c658:	and	r8, r8, lr
   1c65c:	and	ip, ip, r7
   1c660:	eor	r8, r8, r5
   1c664:	eor	ip, ip, r9
   1c668:	movw	r5, #22551	; 0x5817
   1c66c:	movt	r5, #19015	; 0x4a47
   1c670:	movw	r9, #6540	; 0x198c
   1c674:	movt	r9, #27716	; 0x6c44
   1c678:	adds	r0, r0, r5
   1c67c:	adc	r6, r6, r9
   1c680:	ldr	r5, [sp, #28]
   1c684:	adds	r0, r0, r5
   1c688:	adc	r6, r6, sl
   1c68c:	adds	r8, r8, r0
   1c690:	adc	ip, ip, r6
   1c694:	lsr	r6, lr, #14
   1c698:	orr	sl, r6, r7, lsl #18
   1c69c:	lsr	r5, r7, #14
   1c6a0:	orr	r9, r5, lr, lsl #18
   1c6a4:	lsr	r6, lr, #18
   1c6a8:	orr	r0, r6, r7, lsl #14
   1c6ac:	lsr	r5, r7, #18
   1c6b0:	orr	r5, r5, lr, lsl #14
   1c6b4:	eor	r6, sl, r0
   1c6b8:	eor	r5, r5, r9
   1c6bc:	lsl	r9, r7, #23
   1c6c0:	orr	r9, r9, lr, lsr #9
   1c6c4:	lsl	r0, lr, #23
   1c6c8:	orr	r0, r0, r7, lsr #9
   1c6cc:	eor	r0, r0, r6
   1c6d0:	eor	r5, r5, r9
   1c6d4:	adds	r0, r8, r0
   1c6d8:	adc	ip, ip, r5
   1c6dc:	lsr	r8, r1, #28
   1c6e0:	orr	r8, r8, r4, lsl #4
   1c6e4:	lsr	r9, r4, #28
   1c6e8:	orr	r9, r9, r1, lsl #4
   1c6ec:	lsl	r5, r4, #30
   1c6f0:	orr	r5, r5, r1, lsr #2
   1c6f4:	lsl	r6, r1, #30
   1c6f8:	orr	r6, r6, r4, lsr #2
   1c6fc:	eor	r8, r8, r6
   1c700:	eor	r9, r9, r5
   1c704:	lsl	r5, r4, #25
   1c708:	orr	r5, r5, r1, lsr #7
   1c70c:	lsl	r6, r1, #25
   1c710:	orr	r6, r6, r4, lsr #7
   1c714:	eor	r8, r8, r6
   1c718:	eor	r9, r9, r5
   1c71c:	orr	r5, r3, r1
   1c720:	orr	r6, r2, r4
   1c724:	ldr	sl, [sp, #16]
   1c728:	and	r5, r5, sl
   1c72c:	ldr	sl, [sp, #52]	; 0x34
   1c730:	and	r6, r6, sl
   1c734:	and	fp, r3, r1
   1c738:	and	sl, r2, r4
   1c73c:	orr	r5, r5, fp
   1c740:	orr	r6, r6, sl
   1c744:	adds	r5, r8, r5
   1c748:	adc	r6, r9, r6
   1c74c:	ldr	fp, [sp, #208]	; 0xd0
   1c750:	ldr	r8, [fp]
   1c754:	ldr	r9, [fp, #4]
   1c758:	adds	r5, r5, r8
   1c75c:	adc	r6, r6, r9
   1c760:	adds	r5, r5, r0
   1c764:	str	r5, [sp, #8]
   1c768:	adc	sl, r6, ip
   1c76c:	str	r5, [fp]
   1c770:	mov	r8, fp
   1c774:	str	sl, [fp, #4]
   1c778:	ldr	r5, [fp, #8]
   1c77c:	ldr	r6, [fp, #12]
   1c780:	adds	r1, r1, r5
   1c784:	str	r1, [sp, #44]	; 0x2c
   1c788:	adc	r6, r4, r6
   1c78c:	str	r6, [sp, #48]	; 0x30
   1c790:	str	r1, [r8, #8]
   1c794:	mov	r5, fp
   1c798:	str	r6, [fp, #12]
   1c79c:	ldr	r1, [fp, #16]
   1c7a0:	ldr	r4, [fp, #20]
   1c7a4:	adds	r6, r3, r1
   1c7a8:	str	r6, [sp, #20]
   1c7ac:	adc	r4, r2, r4
   1c7b0:	str	r4, [sp, #24]
   1c7b4:	str	r6, [fp, #16]
   1c7b8:	str	r4, [fp, #20]
   1c7bc:	ldr	r3, [fp, #24]
   1c7c0:	ldr	r6, [fp, #28]
   1c7c4:	ldr	r9, [sp, #16]
   1c7c8:	adds	r4, r9, r3
   1c7cc:	str	r4, [sp, #12]
   1c7d0:	ldr	r3, [sp, #52]	; 0x34
   1c7d4:	adc	r6, r3, r6
   1c7d8:	str	r4, [fp, #24]
   1c7dc:	str	r6, [fp, #28]
   1c7e0:	ldr	r8, [fp, #32]
   1c7e4:	ldr	r3, [fp, #36]	; 0x24
   1c7e8:	ldr	r1, [sp, #40]	; 0x28
   1c7ec:	adds	r8, r1, r8
   1c7f0:	ldr	r1, [sp, #4]
   1c7f4:	adc	r3, r1, r3
   1c7f8:	adds	r8, r8, r0
   1c7fc:	adc	ip, r3, ip
   1c800:	str	r8, [fp, #32]
   1c804:	mov	r1, fp
   1c808:	str	ip, [fp, #36]	; 0x24
   1c80c:	ldr	r3, [fp, #40]	; 0x28
   1c810:	ldr	r2, [fp, #44]	; 0x2c
   1c814:	adds	r3, lr, r3
   1c818:	str	r3, [sp, #4]
   1c81c:	adc	lr, r7, r2
   1c820:	str	lr, [sp, #28]
   1c824:	str	r3, [fp, #40]	; 0x28
   1c828:	str	lr, [fp, #44]	; 0x2c
   1c82c:	ldr	r9, [fp, #48]	; 0x30
   1c830:	ldr	r7, [fp, #52]	; 0x34
   1c834:	ldr	r0, [sp, #56]	; 0x38
   1c838:	adds	r9, r0, r9
   1c83c:	ldr	fp, [sp, #60]	; 0x3c
   1c840:	adc	r7, fp, r7
   1c844:	str	r9, [r5, #48]	; 0x30
   1c848:	str	r7, [r5, #52]	; 0x34
   1c84c:	ldr	r4, [r5, #56]	; 0x38
   1c850:	ldr	r0, [r5, #60]	; 0x3c
   1c854:	ldr	r5, [sp, #32]
   1c858:	adds	r4, r5, r4
   1c85c:	ldr	r2, [sp, #36]	; 0x24
   1c860:	adc	r0, r2, r0
   1c864:	str	r4, [r1, #56]	; 0x38
   1c868:	str	r0, [r1, #60]	; 0x3c
   1c86c:	ldr	r3, [sp, #204]	; 0xcc
   1c870:	add	r3, r3, #128	; 0x80
   1c874:	str	r3, [sp, #204]	; 0xcc
   1c878:	ldr	r2, [sp, #212]	; 0xd4
   1c87c:	cmp	r3, r2
   1c880:	bne	133e0 <dcngettext@plt+0x23f0>
   1c884:	add	sp, sp, #444	; 0x1bc
   1c888:	ldrd	r4, [sp]
   1c88c:	ldrd	r6, [sp, #8]
   1c890:	ldrd	r8, [sp, #16]
   1c894:	ldrd	sl, [sp, #24]
   1c898:	add	sp, sp, #32
   1c89c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c8a0:	strd	r4, [sp, #-20]!	; 0xffffffec
   1c8a4:	strd	r6, [sp, #8]
   1c8a8:	str	lr, [sp, #16]
   1c8ac:	sub	sp, sp, #12
   1c8b0:	mov	r4, r0
   1c8b4:	ldr	r0, [r0, #80]	; 0x50
   1c8b8:	cmp	r0, #112	; 0x70
   1c8bc:	movcc	r1, #16
   1c8c0:	movcs	r1, #32
   1c8c4:	mov	r3, #0
   1c8c8:	ldr	ip, [r4, #64]	; 0x40
   1c8cc:	ldr	lr, [r4, #68]	; 0x44
   1c8d0:	adds	r6, r0, ip
   1c8d4:	adc	r7, r3, lr
   1c8d8:	strd	r6, [r4, #64]	; 0x40
   1c8dc:	cmp	r3, r7
   1c8e0:	cmpeq	r0, r6
   1c8e4:	bls	1c900 <dcngettext@plt+0xb910>
   1c8e8:	ldr	r3, [r4, #72]	; 0x48
   1c8ec:	ldr	r2, [r4, #76]	; 0x4c
   1c8f0:	adds	r3, r3, #1
   1c8f4:	adc	r2, r2, #0
   1c8f8:	str	r3, [r4, #72]	; 0x48
   1c8fc:	str	r2, [r4, #76]	; 0x4c
   1c900:	add	r1, r1, #9
   1c904:	lsl	r5, r1, #3
   1c908:	ldr	ip, [r4, #72]	; 0x48
   1c90c:	ldr	r3, [r4, #76]	; 0x4c
   1c910:	lsl	r3, r3, #3
   1c914:	orr	r3, r3, ip, lsr #29
   1c918:	lsr	r2, r7, #29
   1c91c:	orr	r2, r2, ip, lsl #3
   1c920:	add	ip, r4, r5
   1c924:	rev	r3, r3
   1c928:	rev	r2, r2
   1c92c:	str	r3, [r4, r1, lsl #3]
   1c930:	str	r2, [ip, #4]
   1c934:	ldr	r2, [r4, #64]	; 0x40
   1c938:	ldr	r3, [r4, #68]	; 0x44
   1c93c:	lsl	r3, r3, #3
   1c940:	orr	r3, r3, r2, lsr #29
   1c944:	lsl	r2, r2, #3
   1c948:	rev	r2, r2
   1c94c:	rev	r3, r3
   1c950:	str	r3, [sp]
   1c954:	str	r2, [sp, #4]
   1c958:	add	r1, r5, #8
   1c95c:	add	ip, r4, r1
   1c960:	str	r3, [r4, r1]
   1c964:	str	r2, [ip, #4]
   1c968:	add	r6, r4, #88	; 0x58
   1c96c:	sub	r2, r5, #88	; 0x58
   1c970:	sub	r2, r2, r0
   1c974:	movw	r1, #4860	; 0x12fc
   1c978:	movt	r1, #2
   1c97c:	add	r0, r6, r0
   1c980:	bl	10dc8 <memcpy@plt>
   1c984:	mov	r2, r4
   1c988:	sub	r1, r5, #72	; 0x48
   1c98c:	mov	r0, r6
   1c990:	bl	131a0 <dcngettext@plt+0x21b0>
   1c994:	add	sp, sp, #12
   1c998:	ldrd	r4, [sp]
   1c99c:	ldrd	r6, [sp, #8]
   1c9a0:	add	sp, sp, #16
   1c9a4:	pop	{pc}		; (ldr pc, [sp], #4)
   1c9a8:	strd	r4, [sp, #-16]!
   1c9ac:	str	r6, [sp, #8]
   1c9b0:	str	lr, [sp, #12]
   1c9b4:	mov	r4, r0
   1c9b8:	mov	r5, r1
   1c9bc:	bl	1c8a0 <dcngettext@plt+0xb8b0>
   1c9c0:	mov	r1, r5
   1c9c4:	mov	r0, r4
   1c9c8:	bl	130f0 <dcngettext@plt+0x2100>
   1c9cc:	ldrd	r4, [sp]
   1c9d0:	ldr	r6, [sp, #8]
   1c9d4:	add	sp, sp, #12
   1c9d8:	pop	{pc}		; (ldr pc, [sp], #4)
   1c9dc:	strd	r4, [sp, #-16]!
   1c9e0:	str	r6, [sp, #8]
   1c9e4:	str	lr, [sp, #12]
   1c9e8:	mov	r4, r0
   1c9ec:	mov	r5, r1
   1c9f0:	bl	1c8a0 <dcngettext@plt+0xb8b0>
   1c9f4:	mov	r1, r5
   1c9f8:	mov	r0, r4
   1c9fc:	bl	13148 <dcngettext@plt+0x2158>
   1ca00:	ldrd	r4, [sp]
   1ca04:	ldr	r6, [sp, #8]
   1ca08:	add	sp, sp, #12
   1ca0c:	pop	{pc}		; (ldr pc, [sp], #4)
   1ca10:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1ca14:	strd	r6, [sp, #8]
   1ca18:	strd	r8, [sp, #16]
   1ca1c:	str	sl, [sp, #24]
   1ca20:	str	lr, [sp, #28]
   1ca24:	mov	r4, r0
   1ca28:	mov	r6, r1
   1ca2c:	mov	r5, r2
   1ca30:	ldr	r7, [r2, #80]	; 0x50
   1ca34:	cmp	r7, #0
   1ca38:	bne	1cac0 <dcngettext@plt+0xbad0>
   1ca3c:	cmp	r6, #127	; 0x7f
   1ca40:	bls	1caa0 <dcngettext@plt+0xbab0>
   1ca44:	tst	r4, #7
   1ca48:	beq	1cb34 <dcngettext@plt+0xbb44>
   1ca4c:	cmp	r6, #128	; 0x80
   1ca50:	bls	1cb54 <dcngettext@plt+0xbb64>
   1ca54:	sub	sl, r6, #129	; 0x81
   1ca58:	lsr	sl, sl, #7
   1ca5c:	add	r8, sl, #1
   1ca60:	add	r8, r4, r8, lsl #7
   1ca64:	add	r9, r5, #88	; 0x58
   1ca68:	mov	r7, #128	; 0x80
   1ca6c:	mov	r2, r7
   1ca70:	mov	r1, r4
   1ca74:	mov	r0, r9
   1ca78:	bl	10dc8 <memcpy@plt>
   1ca7c:	mov	r2, r5
   1ca80:	mov	r1, r7
   1ca84:	bl	131a0 <dcngettext@plt+0x21b0>
   1ca88:	add	r4, r4, #128	; 0x80
   1ca8c:	cmp	r4, r8
   1ca90:	bne	1ca6c <dcngettext@plt+0xba7c>
   1ca94:	sub	r6, r6, #128	; 0x80
   1ca98:	sub	r6, r6, sl, lsl #7
   1ca9c:	mov	r4, r8
   1caa0:	cmp	r6, #0
   1caa4:	bne	1cb54 <dcngettext@plt+0xbb64>
   1caa8:	ldrd	r4, [sp]
   1caac:	ldrd	r6, [sp, #8]
   1cab0:	ldrd	r8, [sp, #16]
   1cab4:	ldr	sl, [sp, #24]
   1cab8:	add	sp, sp, #28
   1cabc:	pop	{pc}		; (ldr pc, [sp], #4)
   1cac0:	rsb	r8, r7, #256	; 0x100
   1cac4:	cmp	r8, r1
   1cac8:	movcs	r8, r1
   1cacc:	add	r9, r2, #88	; 0x58
   1cad0:	mov	r2, r8
   1cad4:	mov	r1, r0
   1cad8:	add	r0, r9, r7
   1cadc:	bl	10dc8 <memcpy@plt>
   1cae0:	ldr	r1, [r5, #80]	; 0x50
   1cae4:	add	r1, r8, r1
   1cae8:	str	r1, [r5, #80]	; 0x50
   1caec:	cmp	r1, #128	; 0x80
   1caf0:	bhi	1cb00 <dcngettext@plt+0xbb10>
   1caf4:	add	r4, r4, r8
   1caf8:	sub	r6, r6, r8
   1cafc:	b	1ca3c <dcngettext@plt+0xba4c>
   1cb00:	mov	r2, r5
   1cb04:	bic	r1, r1, #127	; 0x7f
   1cb08:	mov	r0, r9
   1cb0c:	bl	131a0 <dcngettext@plt+0x21b0>
   1cb10:	ldr	r2, [r5, #80]	; 0x50
   1cb14:	and	r2, r2, #127	; 0x7f
   1cb18:	str	r2, [r5, #80]	; 0x50
   1cb1c:	add	r1, r7, r8
   1cb20:	bic	r1, r1, #127	; 0x7f
   1cb24:	add	r1, r9, r1
   1cb28:	mov	r0, r9
   1cb2c:	bl	10dc8 <memcpy@plt>
   1cb30:	b	1caf4 <dcngettext@plt+0xbb04>
   1cb34:	bic	r7, r6, #127	; 0x7f
   1cb38:	mov	r2, r5
   1cb3c:	mov	r1, r7
   1cb40:	mov	r0, r4
   1cb44:	bl	131a0 <dcngettext@plt+0x21b0>
   1cb48:	add	r4, r4, r7
   1cb4c:	and	r6, r6, #127	; 0x7f
   1cb50:	b	1caa0 <dcngettext@plt+0xbab0>
   1cb54:	ldr	r7, [r5, #80]	; 0x50
   1cb58:	add	r8, r5, #88	; 0x58
   1cb5c:	mov	r2, r6
   1cb60:	mov	r1, r4
   1cb64:	add	r0, r8, r7
   1cb68:	bl	10dc8 <memcpy@plt>
   1cb6c:	add	r6, r7, r6
   1cb70:	cmp	r6, #127	; 0x7f
   1cb74:	bhi	1cb80 <dcngettext@plt+0xbb90>
   1cb78:	str	r6, [r5, #80]	; 0x50
   1cb7c:	b	1caa8 <dcngettext@plt+0xbab8>
   1cb80:	mov	r2, r5
   1cb84:	mov	r1, #128	; 0x80
   1cb88:	mov	r0, r8
   1cb8c:	bl	131a0 <dcngettext@plt+0x21b0>
   1cb90:	sub	r6, r6, #128	; 0x80
   1cb94:	mov	r2, r6
   1cb98:	add	r1, r5, #216	; 0xd8
   1cb9c:	mov	r0, r8
   1cba0:	bl	10dc8 <memcpy@plt>
   1cba4:	b	1cb78 <dcngettext@plt+0xbb88>
   1cba8:	strd	r4, [sp, #-16]!
   1cbac:	str	r6, [sp, #8]
   1cbb0:	str	lr, [sp, #12]
   1cbb4:	sub	sp, sp, #344	; 0x158
   1cbb8:	mov	r5, r0
   1cbbc:	mov	r6, r1
   1cbc0:	mov	r4, r2
   1cbc4:	mov	r0, sp
   1cbc8:	bl	12f70 <dcngettext@plt+0x1f80>
   1cbcc:	mov	r2, sp
   1cbd0:	mov	r1, r6
   1cbd4:	mov	r0, r5
   1cbd8:	bl	1ca10 <dcngettext@plt+0xba20>
   1cbdc:	mov	r1, r4
   1cbe0:	mov	r0, sp
   1cbe4:	bl	1c9a8 <dcngettext@plt+0xb9b8>
   1cbe8:	add	sp, sp, #344	; 0x158
   1cbec:	ldrd	r4, [sp]
   1cbf0:	ldr	r6, [sp, #8]
   1cbf4:	add	sp, sp, #12
   1cbf8:	pop	{pc}		; (ldr pc, [sp], #4)
   1cbfc:	strd	r4, [sp, #-16]!
   1cc00:	str	r6, [sp, #8]
   1cc04:	str	lr, [sp, #12]
   1cc08:	sub	sp, sp, #344	; 0x158
   1cc0c:	mov	r5, r0
   1cc10:	mov	r6, r1
   1cc14:	mov	r4, r2
   1cc18:	mov	r0, sp
   1cc1c:	bl	13030 <dcngettext@plt+0x2040>
   1cc20:	mov	r2, sp
   1cc24:	mov	r1, r6
   1cc28:	mov	r0, r5
   1cc2c:	bl	1ca10 <dcngettext@plt+0xba20>
   1cc30:	mov	r1, r4
   1cc34:	mov	r0, sp
   1cc38:	bl	1c9dc <dcngettext@plt+0xb9ec>
   1cc3c:	add	sp, sp, #344	; 0x158
   1cc40:	ldrd	r4, [sp]
   1cc44:	ldr	r6, [sp, #8]
   1cc48:	add	sp, sp, #12
   1cc4c:	pop	{pc}		; (ldr pc, [sp], #4)
   1cc50:	strd	r4, [sp, #-12]!
   1cc54:	str	lr, [sp, #8]
   1cc58:	sub	sp, sp, #20
   1cc5c:	ldr	r1, [sp, #40]	; 0x28
   1cc60:	str	r1, [sp, #8]
   1cc64:	ldrd	r4, [sp, #32]
   1cc68:	strd	r4, [sp]
   1cc6c:	bl	10d98 <posix_fadvise64@plt>
   1cc70:	add	sp, sp, #20
   1cc74:	ldrd	r4, [sp]
   1cc78:	add	sp, sp, #8
   1cc7c:	pop	{pc}		; (ldr pc, [sp], #4)
   1cc80:	cmp	r0, #0
   1cc84:	bxeq	lr
   1cc88:	str	r4, [sp, #-8]!
   1cc8c:	str	lr, [sp, #4]
   1cc90:	sub	sp, sp, #16
   1cc94:	mov	r4, r1
   1cc98:	bl	10f30 <fileno@plt>
   1cc9c:	str	r4, [sp, #8]
   1cca0:	mov	r2, #0
   1cca4:	mov	r3, #0
   1cca8:	strd	r2, [sp]
   1ccac:	bl	10d98 <posix_fadvise64@plt>
   1ccb0:	add	sp, sp, #16
   1ccb4:	ldr	r4, [sp]
   1ccb8:	add	sp, sp, #4
   1ccbc:	pop	{pc}		; (ldr pc, [sp], #4)
   1ccc0:	strd	r4, [sp, #-16]!
   1ccc4:	str	r6, [sp, #8]
   1ccc8:	str	lr, [sp, #12]
   1cccc:	sub	sp, sp, #8
   1ccd0:	mov	r4, r0
   1ccd4:	bl	10f30 <fileno@plt>
   1ccd8:	cmp	r0, #0
   1ccdc:	blt	1cd54 <dcngettext@plt+0xbd64>
   1cce0:	mov	r0, r4
   1cce4:	bl	10e94 <__freading@plt>
   1cce8:	cmp	r0, #0
   1ccec:	beq	1cd20 <dcngettext@plt+0xbd30>
   1ccf0:	mov	r0, r4
   1ccf4:	bl	10f30 <fileno@plt>
   1ccf8:	mov	r3, #1
   1ccfc:	str	r3, [sp]
   1cd00:	mov	r2, #0
   1cd04:	mov	r3, #0
   1cd08:	bl	10e40 <lseek64@plt>
   1cd0c:	mvn	r2, #0
   1cd10:	mvn	r3, #0
   1cd14:	cmp	r1, r3
   1cd18:	cmpeq	r0, r2
   1cd1c:	beq	1cd60 <dcngettext@plt+0xbd70>
   1cd20:	mov	r0, r4
   1cd24:	bl	1cd7c <dcngettext@plt+0xbd8c>
   1cd28:	cmp	r0, #0
   1cd2c:	beq	1cd60 <dcngettext@plt+0xbd70>
   1cd30:	bl	10ef4 <__errno_location@plt>
   1cd34:	mov	r5, r0
   1cd38:	ldr	r6, [r0]
   1cd3c:	mov	r0, r4
   1cd40:	bl	10f48 <fclose@plt>
   1cd44:	cmp	r6, #0
   1cd48:	strne	r6, [r5]
   1cd4c:	mvnne	r0, #0
   1cd50:	b	1cd68 <dcngettext@plt+0xbd78>
   1cd54:	mov	r0, r4
   1cd58:	bl	10f48 <fclose@plt>
   1cd5c:	b	1cd68 <dcngettext@plt+0xbd78>
   1cd60:	mov	r0, r4
   1cd64:	bl	10f48 <fclose@plt>
   1cd68:	add	sp, sp, #8
   1cd6c:	ldrd	r4, [sp]
   1cd70:	ldr	r6, [sp, #8]
   1cd74:	add	sp, sp, #12
   1cd78:	pop	{pc}		; (ldr pc, [sp], #4)
   1cd7c:	str	r4, [sp, #-8]!
   1cd80:	str	lr, [sp, #4]
   1cd84:	sub	sp, sp, #8
   1cd88:	subs	r4, r0, #0
   1cd8c:	beq	1cda0 <dcngettext@plt+0xbdb0>
   1cd90:	mov	r0, r4
   1cd94:	bl	10e94 <__freading@plt>
   1cd98:	cmp	r0, #0
   1cd9c:	bne	1cdb8 <dcngettext@plt+0xbdc8>
   1cda0:	mov	r0, r4
   1cda4:	bl	10da4 <fflush@plt>
   1cda8:	add	sp, sp, #8
   1cdac:	ldr	r4, [sp]
   1cdb0:	add	sp, sp, #4
   1cdb4:	pop	{pc}		; (ldr pc, [sp], #4)
   1cdb8:	ldr	r3, [r4]
   1cdbc:	tst	r3, #256	; 0x100
   1cdc0:	bne	1cdd0 <dcngettext@plt+0xbde0>
   1cdc4:	mov	r0, r4
   1cdc8:	bl	10da4 <fflush@plt>
   1cdcc:	b	1cda8 <dcngettext@plt+0xbdb8>
   1cdd0:	mov	r3, #1
   1cdd4:	str	r3, [sp]
   1cdd8:	mov	r2, #0
   1cddc:	mov	r3, #0
   1cde0:	mov	r0, r4
   1cde4:	bl	1cefc <dcngettext@plt+0xbf0c>
   1cde8:	b	1cdc4 <dcngettext@plt+0xbdd4>
   1cdec:	strd	r4, [sp, #-16]!
   1cdf0:	str	r6, [sp, #8]
   1cdf4:	str	lr, [sp, #12]
   1cdf8:	mov	r5, r1
   1cdfc:	bl	10fa8 <fopen64@plt>
   1ce00:	subs	r4, r0, #0
   1ce04:	beq	1ce18 <dcngettext@plt+0xbe28>
   1ce08:	mov	r0, r4
   1ce0c:	bl	10f30 <fileno@plt>
   1ce10:	cmp	r0, #2
   1ce14:	bls	1ce2c <dcngettext@plt+0xbe3c>
   1ce18:	mov	r0, r4
   1ce1c:	ldrd	r4, [sp]
   1ce20:	ldr	r6, [sp, #8]
   1ce24:	add	sp, sp, #12
   1ce28:	pop	{pc}		; (ldr pc, [sp], #4)
   1ce2c:	bl	1f2d8 <dcngettext@plt+0xe2e8>
   1ce30:	subs	r6, r0, #0
   1ce34:	blt	1ce7c <dcngettext@plt+0xbe8c>
   1ce38:	mov	r0, r4
   1ce3c:	bl	1ccc0 <dcngettext@plt+0xbcd0>
   1ce40:	cmp	r0, #0
   1ce44:	bne	1ce5c <dcngettext@plt+0xbe6c>
   1ce48:	mov	r1, r5
   1ce4c:	mov	r0, r6
   1ce50:	bl	10d50 <fdopen@plt>
   1ce54:	subs	r4, r0, #0
   1ce58:	bne	1ce18 <dcngettext@plt+0xbe28>
   1ce5c:	bl	10ef4 <__errno_location@plt>
   1ce60:	mov	r4, r0
   1ce64:	ldr	r5, [r0]
   1ce68:	mov	r0, r6
   1ce6c:	bl	10fe4 <close@plt>
   1ce70:	str	r5, [r4]
   1ce74:	mov	r4, #0
   1ce78:	b	1ce18 <dcngettext@plt+0xbe28>
   1ce7c:	bl	10ef4 <__errno_location@plt>
   1ce80:	mov	r5, r0
   1ce84:	ldr	r6, [r0]
   1ce88:	mov	r0, r4
   1ce8c:	bl	1ccc0 <dcngettext@plt+0xbcd0>
   1ce90:	str	r6, [r5]
   1ce94:	mov	r4, #0
   1ce98:	b	1ce18 <dcngettext@plt+0xbe28>
   1ce9c:	strd	r4, [sp, #-12]!
   1cea0:	str	lr, [sp, #8]
   1cea4:	sub	sp, sp, #12
   1cea8:	mov	r5, r0
   1ceac:	bl	10ef4 <__errno_location@plt>
   1ceb0:	mov	r4, r0
   1ceb4:	ldr	r3, [r0]
   1ceb8:	str	r3, [sp]
   1cebc:	str	r3, [sp, #4]
   1cec0:	mov	r3, #0
   1cec4:	str	r3, [r0]
   1cec8:	mov	r0, r5
   1cecc:	bl	10db0 <free@plt>
   1ced0:	ldr	r3, [r4]
   1ced4:	clz	r3, r3
   1ced8:	lsr	r3, r3, #5
   1cedc:	add	r2, sp, #8
   1cee0:	add	r3, r2, r3, lsl #2
   1cee4:	ldr	r3, [r3, #-8]
   1cee8:	str	r3, [r4]
   1ceec:	add	sp, sp, #12
   1cef0:	ldrd	r4, [sp]
   1cef4:	add	sp, sp, #8
   1cef8:	pop	{pc}		; (ldr pc, [sp], #4)
   1cefc:	str	r4, [sp, #-16]!
   1cf00:	strd	r6, [sp, #4]
   1cf04:	str	lr, [sp, #12]
   1cf08:	sub	sp, sp, #8
   1cf0c:	mov	r4, r0
   1cf10:	mov	r6, r2
   1cf14:	mov	r7, r3
   1cf18:	ldr	r2, [r0, #8]
   1cf1c:	ldr	r3, [r0, #4]
   1cf20:	cmp	r2, r3
   1cf24:	beq	1cf54 <dcngettext@plt+0xbf64>
   1cf28:	ldr	r3, [sp, #24]
   1cf2c:	str	r3, [sp]
   1cf30:	mov	r2, r6
   1cf34:	mov	r3, r7
   1cf38:	mov	r0, r4
   1cf3c:	bl	10f54 <fseeko64@plt>
   1cf40:	add	sp, sp, #8
   1cf44:	ldr	r4, [sp]
   1cf48:	ldrd	r6, [sp, #4]
   1cf4c:	add	sp, sp, #12
   1cf50:	pop	{pc}		; (ldr pc, [sp], #4)
   1cf54:	ldr	r2, [r0, #20]
   1cf58:	ldr	r3, [r0, #16]
   1cf5c:	cmp	r2, r3
   1cf60:	bne	1cf28 <dcngettext@plt+0xbf38>
   1cf64:	ldr	r3, [r0, #36]	; 0x24
   1cf68:	cmp	r3, #0
   1cf6c:	bne	1cf28 <dcngettext@plt+0xbf38>
   1cf70:	bl	10f30 <fileno@plt>
   1cf74:	ldr	r3, [sp, #24]
   1cf78:	str	r3, [sp]
   1cf7c:	mov	r2, r6
   1cf80:	mov	r3, r7
   1cf84:	bl	10e40 <lseek64@plt>
   1cf88:	mvn	r2, #0
   1cf8c:	mvn	r3, #0
   1cf90:	cmp	r1, r3
   1cf94:	cmpeq	r0, r2
   1cf98:	beq	1cfb4 <dcngettext@plt+0xbfc4>
   1cf9c:	ldr	r3, [r4]
   1cfa0:	bic	r3, r3, #16
   1cfa4:	str	r3, [r4]
   1cfa8:	strd	r0, [r4, #80]	; 0x50
   1cfac:	mov	r0, #0
   1cfb0:	b	1cf40 <dcngettext@plt+0xbf50>
   1cfb4:	mvn	r0, #0
   1cfb8:	b	1cf40 <dcngettext@plt+0xbf50>
   1cfbc:	strd	r4, [sp, #-16]!
   1cfc0:	str	r6, [sp, #8]
   1cfc4:	str	lr, [sp, #12]
   1cfc8:	subs	r4, r0, #0
   1cfcc:	beq	1d068 <dcngettext@plt+0xc078>
   1cfd0:	mov	r1, #47	; 0x2f
   1cfd4:	mov	r0, r4
   1cfd8:	bl	10f84 <strrchr@plt>
   1cfdc:	subs	r5, r0, #0
   1cfe0:	beq	1d040 <dcngettext@plt+0xc050>
   1cfe4:	add	r6, r5, #1
   1cfe8:	sub	r3, r6, r4
   1cfec:	cmp	r3, #6
   1cff0:	ble	1d040 <dcngettext@plt+0xc050>
   1cff4:	mov	r2, #7
   1cff8:	movw	r1, #5044	; 0x13b4
   1cffc:	movt	r1, #2
   1d000:	sub	r0, r5, #6
   1d004:	bl	10fcc <strncmp@plt>
   1d008:	cmp	r0, #0
   1d00c:	bne	1d040 <dcngettext@plt+0xc050>
   1d010:	mov	r2, #3
   1d014:	movw	r1, #5052	; 0x13bc
   1d018:	movt	r1, #2
   1d01c:	mov	r0, r6
   1d020:	bl	10fcc <strncmp@plt>
   1d024:	cmp	r0, #0
   1d028:	movne	r4, r6
   1d02c:	bne	1d040 <dcngettext@plt+0xc050>
   1d030:	add	r4, r5, #4
   1d034:	movw	r3, #8528	; 0x2150
   1d038:	movt	r3, #3
   1d03c:	str	r4, [r3]
   1d040:	movw	r3, #8588	; 0x218c
   1d044:	movt	r3, #3
   1d048:	str	r4, [r3]
   1d04c:	movw	r3, #8532	; 0x2154
   1d050:	movt	r3, #3
   1d054:	str	r4, [r3]
   1d058:	ldrd	r4, [sp]
   1d05c:	ldr	r6, [sp, #8]
   1d060:	add	sp, sp, #12
   1d064:	pop	{pc}		; (ldr pc, [sp], #4)
   1d068:	movw	r3, #8544	; 0x2160
   1d06c:	movt	r3, #3
   1d070:	ldr	r3, [r3]
   1d074:	mov	r2, #55	; 0x37
   1d078:	mov	r1, #1
   1d07c:	movw	r0, #4988	; 0x137c
   1d080:	movt	r0, #2
   1d084:	bl	10e34 <fwrite@plt>
   1d088:	bl	10fd8 <abort@plt>
   1d08c:	mov	r2, #0
   1d090:	mov	r3, #0
   1d094:	strd	r2, [r0]
   1d098:	strd	r2, [r0, #8]
   1d09c:	strd	r2, [r0, #16]
   1d0a0:	strd	r2, [r0, #24]
   1d0a4:	strd	r2, [r0, #32]
   1d0a8:	strd	r2, [r0, #40]	; 0x28
   1d0ac:	cmp	r1, #10
   1d0b0:	beq	1d0bc <dcngettext@plt+0xc0cc>
   1d0b4:	str	r1, [r0]
   1d0b8:	bx	lr
   1d0bc:	str	r4, [sp, #-8]!
   1d0c0:	str	lr, [sp, #4]
   1d0c4:	bl	10fd8 <abort@plt>
   1d0c8:	strd	r4, [sp, #-16]!
   1d0cc:	str	r6, [sp, #8]
   1d0d0:	str	lr, [sp, #12]
   1d0d4:	mov	r5, r0
   1d0d8:	mov	r6, r1
   1d0dc:	mov	r2, #5
   1d0e0:	mov	r1, r0
   1d0e4:	mov	r0, #0
   1d0e8:	bl	10e04 <dcgettext@plt>
   1d0ec:	mov	r4, r0
   1d0f0:	cmp	r5, r0
   1d0f4:	beq	1d10c <dcngettext@plt+0xc11c>
   1d0f8:	mov	r0, r4
   1d0fc:	ldrd	r4, [sp]
   1d100:	ldr	r6, [sp, #8]
   1d104:	add	sp, sp, #12
   1d108:	pop	{pc}		; (ldr pc, [sp], #4)
   1d10c:	bl	20188 <dcngettext@plt+0xf198>
   1d110:	ldrb	r3, [r0]
   1d114:	bic	r3, r3, #32
   1d118:	cmp	r3, #85	; 0x55
   1d11c:	bne	1d1a0 <dcngettext@plt+0xc1b0>
   1d120:	ldrb	r3, [r0, #1]
   1d124:	bic	r3, r3, #32
   1d128:	cmp	r3, #84	; 0x54
   1d12c:	bne	1d164 <dcngettext@plt+0xc174>
   1d130:	ldrb	r3, [r0, #2]
   1d134:	bic	r3, r3, #32
   1d138:	cmp	r3, #70	; 0x46
   1d13c:	bne	1d164 <dcngettext@plt+0xc174>
   1d140:	ldrb	r3, [r0, #3]
   1d144:	cmp	r3, #45	; 0x2d
   1d148:	bne	1d164 <dcngettext@plt+0xc174>
   1d14c:	ldrb	r3, [r0, #4]
   1d150:	cmp	r3, #56	; 0x38
   1d154:	bne	1d164 <dcngettext@plt+0xc174>
   1d158:	ldrb	r3, [r0, #5]
   1d15c:	cmp	r3, #0
   1d160:	beq	1d180 <dcngettext@plt+0xc190>
   1d164:	movw	r4, #5140	; 0x1414
   1d168:	movt	r4, #2
   1d16c:	movw	r3, #5160	; 0x1428
   1d170:	movt	r3, #2
   1d174:	cmp	r6, #9
   1d178:	movne	r4, r3
   1d17c:	b	1d0f8 <dcngettext@plt+0xc108>
   1d180:	ldrb	r2, [r4]
   1d184:	movw	r4, #5156	; 0x1424
   1d188:	movt	r4, #2
   1d18c:	movw	r3, #5144	; 0x1418
   1d190:	movt	r3, #2
   1d194:	cmp	r2, #96	; 0x60
   1d198:	movne	r4, r3
   1d19c:	b	1d0f8 <dcngettext@plt+0xc108>
   1d1a0:	cmp	r3, #71	; 0x47
   1d1a4:	bne	1d164 <dcngettext@plt+0xc174>
   1d1a8:	ldrb	r3, [r0, #1]
   1d1ac:	bic	r3, r3, #32
   1d1b0:	cmp	r3, #66	; 0x42
   1d1b4:	bne	1d164 <dcngettext@plt+0xc174>
   1d1b8:	ldrb	r3, [r0, #2]
   1d1bc:	cmp	r3, #49	; 0x31
   1d1c0:	bne	1d164 <dcngettext@plt+0xc174>
   1d1c4:	ldrb	r3, [r0, #3]
   1d1c8:	cmp	r3, #56	; 0x38
   1d1cc:	bne	1d164 <dcngettext@plt+0xc174>
   1d1d0:	ldrb	r3, [r0, #4]
   1d1d4:	cmp	r3, #48	; 0x30
   1d1d8:	bne	1d164 <dcngettext@plt+0xc174>
   1d1dc:	ldrb	r3, [r0, #5]
   1d1e0:	cmp	r3, #51	; 0x33
   1d1e4:	bne	1d164 <dcngettext@plt+0xc174>
   1d1e8:	ldrb	r3, [r0, #6]
   1d1ec:	cmp	r3, #48	; 0x30
   1d1f0:	bne	1d164 <dcngettext@plt+0xc174>
   1d1f4:	ldrb	r3, [r0, #7]
   1d1f8:	cmp	r3, #0
   1d1fc:	bne	1d164 <dcngettext@plt+0xc174>
   1d200:	ldrb	r2, [r4]
   1d204:	movw	r4, #5152	; 0x1420
   1d208:	movt	r4, #2
   1d20c:	movw	r3, #5148	; 0x141c
   1d210:	movt	r3, #2
   1d214:	cmp	r2, #96	; 0x60
   1d218:	movne	r4, r3
   1d21c:	b	1d0f8 <dcngettext@plt+0xc108>
   1d220:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1d224:	strd	r6, [sp, #8]
   1d228:	strd	r8, [sp, #16]
   1d22c:	strd	sl, [sp, #24]
   1d230:	str	lr, [sp, #32]
   1d234:	sub	sp, sp, #116	; 0x74
   1d238:	str	r0, [sp, #64]	; 0x40
   1d23c:	mov	r8, r1
   1d240:	str	r2, [sp, #48]	; 0x30
   1d244:	str	r3, [sp, #24]
   1d248:	ldr	r7, [sp, #152]	; 0x98
   1d24c:	bl	10e4c <__ctype_get_mb_cur_max@plt>
   1d250:	str	r0, [sp, #76]	; 0x4c
   1d254:	ldr	r3, [sp, #156]	; 0x9c
   1d258:	ubfx	r3, r3, #1, #1
   1d25c:	str	r3, [sp, #32]
   1d260:	mov	r3, #1
   1d264:	str	r3, [sp, #40]	; 0x28
   1d268:	mov	r3, #0
   1d26c:	str	r3, [sp, #68]	; 0x44
   1d270:	str	r3, [sp, #36]	; 0x24
   1d274:	str	r3, [sp, #28]
   1d278:	str	r3, [sp, #52]	; 0x34
   1d27c:	str	r3, [sp, #60]	; 0x3c
   1d280:	str	r3, [sp, #72]	; 0x48
   1d284:	movw	r3, #5164	; 0x142c
   1d288:	movt	r3, #2
   1d28c:	str	r3, [sp, #80]	; 0x50
   1d290:	mov	r9, r8
   1d294:	mov	sl, r7
   1d298:	cmp	sl, #10
   1d29c:	ldrls	pc, [pc, sl, lsl #2]
   1d2a0:	b	1d464 <dcngettext@plt+0xc474>
   1d2a4:	andeq	sp, r1, r4, lsl #6
   1d2a8:	ldrdeq	sp, [r1], -r8
   1d2ac:	andeq	sp, r1, ip, lsr r4
   1d2b0:	ldrdeq	sp, [r1], -r0
   1d2b4:	strdeq	sp, [r1], -r0
   1d2b8:	andeq	sp, r1, r4, lsl r3
   1d2bc:	andeq	lr, r1, r0, ror #13
   1d2c0:	andeq	sp, r1, r8, ror #8
   1d2c4:	andeq	sp, r1, r0, asr r3
   1d2c8:	andeq	sp, r1, r0, asr r3
   1d2cc:	andeq	sp, r1, r0, asr r3
   1d2d0:	mov	r3, #1
   1d2d4:	str	r3, [sp, #28]
   1d2d8:	mov	r3, #1
   1d2dc:	str	r3, [sp, #32]
   1d2e0:	str	r3, [sp, #52]	; 0x34
   1d2e4:	movw	r3, #5160	; 0x1428
   1d2e8:	movt	r3, #2
   1d2ec:	str	r3, [sp, #60]	; 0x3c
   1d2f0:	mov	fp, #0
   1d2f4:	mov	sl, #2
   1d2f8:	mov	r6, #0
   1d2fc:	ldr	r8, [sp, #64]	; 0x40
   1d300:	b	1db78 <dcngettext@plt+0xcb88>
   1d304:	mov	fp, sl
   1d308:	mov	r3, #0
   1d30c:	str	r3, [sp, #32]
   1d310:	b	1d2f8 <dcngettext@plt+0xc308>
   1d314:	ldr	r3, [sp, #32]
   1d318:	cmp	r3, #0
   1d31c:	bne	1d47c <dcngettext@plt+0xc48c>
   1d320:	cmp	r9, #0
   1d324:	beq	1d4a0 <dcngettext@plt+0xc4b0>
   1d328:	mov	r3, #34	; 0x22
   1d32c:	ldr	r2, [sp, #64]	; 0x40
   1d330:	strb	r3, [r2]
   1d334:	mov	fp, #1
   1d338:	str	fp, [sp, #28]
   1d33c:	str	fp, [sp, #52]	; 0x34
   1d340:	movw	r3, #5140	; 0x1414
   1d344:	movt	r3, #2
   1d348:	str	r3, [sp, #60]	; 0x3c
   1d34c:	b	1d2f8 <dcngettext@plt+0xc308>
   1d350:	cmp	sl, #10
   1d354:	bne	1d388 <dcngettext@plt+0xc398>
   1d358:	ldr	r3, [sp, #32]
   1d35c:	cmp	r3, #0
   1d360:	movne	fp, #0
   1d364:	beq	1d3b0 <dcngettext@plt+0xc3c0>
   1d368:	ldr	r0, [sp, #168]	; 0xa8
   1d36c:	bl	10edc <strlen@plt>
   1d370:	str	r0, [sp, #52]	; 0x34
   1d374:	ldr	r3, [sp, #168]	; 0xa8
   1d378:	str	r3, [sp, #60]	; 0x3c
   1d37c:	mov	r3, #1
   1d380:	str	r3, [sp, #28]
   1d384:	b	1d2f8 <dcngettext@plt+0xc308>
   1d388:	mov	r1, sl
   1d38c:	ldr	r0, [sp, #80]	; 0x50
   1d390:	bl	1d0c8 <dcngettext@plt+0xc0d8>
   1d394:	str	r0, [sp, #164]	; 0xa4
   1d398:	mov	r1, sl
   1d39c:	movw	r0, #5160	; 0x1428
   1d3a0:	movt	r0, #2
   1d3a4:	bl	1d0c8 <dcngettext@plt+0xc0d8>
   1d3a8:	str	r0, [sp, #168]	; 0xa8
   1d3ac:	b	1d358 <dcngettext@plt+0xc368>
   1d3b0:	ldr	r3, [sp, #164]	; 0xa4
   1d3b4:	ldrb	r3, [r3]
   1d3b8:	cmp	r3, #0
   1d3bc:	beq	1d3e8 <dcngettext@plt+0xc3f8>
   1d3c0:	ldr	r2, [sp, #164]	; 0xa4
   1d3c4:	mov	fp, #0
   1d3c8:	ldr	r1, [sp, #64]	; 0x40
   1d3cc:	cmp	r9, fp
   1d3d0:	strbhi	r3, [r1, fp]
   1d3d4:	add	fp, fp, #1
   1d3d8:	ldrb	r3, [r2, #1]!
   1d3dc:	cmp	r3, #0
   1d3e0:	bne	1d3cc <dcngettext@plt+0xc3dc>
   1d3e4:	b	1d368 <dcngettext@plt+0xc378>
   1d3e8:	mov	fp, #0
   1d3ec:	b	1d368 <dcngettext@plt+0xc378>
   1d3f0:	ldr	r3, [sp, #32]
   1d3f4:	cmp	r3, #0
   1d3f8:	bne	1d2d8 <dcngettext@plt+0xc2e8>
   1d3fc:	mov	r3, #1
   1d400:	str	r3, [sp, #28]
   1d404:	cmp	r9, #0
   1d408:	beq	1d4bc <dcngettext@plt+0xc4cc>
   1d40c:	mov	r3, #39	; 0x27
   1d410:	ldr	r2, [sp, #64]	; 0x40
   1d414:	strb	r3, [r2]
   1d418:	mov	r3, #0
   1d41c:	str	r3, [sp, #32]
   1d420:	mov	fp, #1
   1d424:	str	fp, [sp, #52]	; 0x34
   1d428:	movw	r3, #5160	; 0x1428
   1d42c:	movt	r3, #2
   1d430:	str	r3, [sp, #60]	; 0x3c
   1d434:	mov	sl, #2
   1d438:	b	1d2f8 <dcngettext@plt+0xc308>
   1d43c:	ldr	r3, [sp, #32]
   1d440:	cmp	r3, #0
   1d444:	beq	1d404 <dcngettext@plt+0xc414>
   1d448:	mov	r3, #1
   1d44c:	str	r3, [sp, #52]	; 0x34
   1d450:	movw	r3, #5160	; 0x1428
   1d454:	movt	r3, #2
   1d458:	str	r3, [sp, #60]	; 0x3c
   1d45c:	mov	fp, #0
   1d460:	b	1d2f8 <dcngettext@plt+0xc308>
   1d464:	bl	10fd8 <abort@plt>
   1d468:	mov	fp, #0
   1d46c:	str	fp, [sp, #32]
   1d470:	mov	r3, #1
   1d474:	str	r3, [sp, #28]
   1d478:	b	1d2f8 <dcngettext@plt+0xc308>
   1d47c:	ldr	r3, [sp, #32]
   1d480:	str	r3, [sp, #28]
   1d484:	mov	r3, #1
   1d488:	str	r3, [sp, #52]	; 0x34
   1d48c:	movw	r3, #5140	; 0x1414
   1d490:	movt	r3, #2
   1d494:	str	r3, [sp, #60]	; 0x3c
   1d498:	mov	fp, #0
   1d49c:	b	1d2f8 <dcngettext@plt+0xc308>
   1d4a0:	mov	fp, #1
   1d4a4:	str	fp, [sp, #28]
   1d4a8:	str	fp, [sp, #52]	; 0x34
   1d4ac:	movw	r3, #5140	; 0x1414
   1d4b0:	movt	r3, #2
   1d4b4:	str	r3, [sp, #60]	; 0x3c
   1d4b8:	b	1d2f8 <dcngettext@plt+0xc308>
   1d4bc:	mov	r3, #0
   1d4c0:	str	r3, [sp, #32]
   1d4c4:	mov	fp, #1
   1d4c8:	str	fp, [sp, #52]	; 0x34
   1d4cc:	movw	r3, #5160	; 0x1428
   1d4d0:	movt	r3, #2
   1d4d4:	str	r3, [sp, #60]	; 0x3c
   1d4d8:	mov	sl, #2
   1d4dc:	b	1d2f8 <dcngettext@plt+0xc308>
   1d4e0:	mov	r3, r2
   1d4e4:	add	r4, r6, r2
   1d4e8:	ldr	r2, [sp, #24]
   1d4ec:	cmp	r3, #1
   1d4f0:	movls	r3, #0
   1d4f4:	movhi	r3, #1
   1d4f8:	cmn	r2, #1
   1d4fc:	movne	r3, #0
   1d500:	cmp	r3, #0
   1d504:	beq	1d514 <dcngettext@plt+0xc524>
   1d508:	ldr	r0, [sp, #48]	; 0x30
   1d50c:	bl	10edc <strlen@plt>
   1d510:	str	r0, [sp, #24]
   1d514:	ldr	r3, [sp, #24]
   1d518:	cmp	r4, r3
   1d51c:	bhi	1e708 <dcngettext@plt+0xd718>
   1d520:	ldr	r3, [sp, #48]	; 0x30
   1d524:	add	r4, r3, r6
   1d528:	ldr	r2, [sp, #52]	; 0x34
   1d52c:	ldr	r1, [sp, #60]	; 0x3c
   1d530:	mov	r0, r4
   1d534:	bl	10dec <memcmp@plt>
   1d538:	cmp	r0, #0
   1d53c:	bne	1e708 <dcngettext@plt+0xd718>
   1d540:	ldr	r3, [sp, #32]
   1d544:	cmp	r3, #0
   1d548:	bne	1d758 <dcngettext@plt+0xc768>
   1d54c:	ldrb	r4, [r4]
   1d550:	cmp	r4, #126	; 0x7e
   1d554:	ldrls	pc, [pc, r4, lsl #2]
   1d558:	b	1e00c <dcngettext@plt+0xd01c>
   1d55c:	muleq	r1, ip, r7
   1d560:	andeq	lr, r1, ip
   1d564:	andeq	lr, r1, ip
   1d568:	andeq	lr, r1, ip
   1d56c:	andeq	lr, r1, ip
   1d570:	andeq	lr, r1, ip
   1d574:	andeq	lr, r1, ip
   1d578:			; <UNDEFINED> instruction: 0x0001deb4
   1d57c:	andeq	sp, r1, r8, lsr sl
   1d580:	ldrdeq	sp, [r1], -ip
   1d584:	andeq	sp, r1, r8, lsl #29
   1d588:	strdeq	sp, [r1], -r0
   1d58c:	andeq	sp, r1, ip, asr #20
   1d590:	andeq	sp, r1, r0, ror #20
   1d594:	andeq	lr, r1, ip
   1d598:	andeq	lr, r1, ip
   1d59c:	andeq	lr, r1, ip
   1d5a0:	andeq	lr, r1, ip
   1d5a4:	andeq	lr, r1, ip
   1d5a8:	andeq	lr, r1, ip
   1d5ac:	andeq	lr, r1, ip
   1d5b0:	andeq	lr, r1, ip
   1d5b4:	andeq	lr, r1, ip
   1d5b8:	andeq	lr, r1, ip
   1d5bc:	andeq	lr, r1, ip
   1d5c0:	andeq	lr, r1, ip
   1d5c4:	andeq	lr, r1, ip
   1d5c8:	andeq	lr, r1, ip
   1d5cc:	andeq	lr, r1, ip
   1d5d0:	andeq	lr, r1, ip
   1d5d4:	andeq	lr, r1, ip
   1d5d8:	andeq	lr, r1, ip
   1d5dc:	andeq	sp, r1, r8, lsr #30
   1d5e0:	andeq	sp, r1, ip, asr #30
   1d5e4:	andeq	sp, r1, ip, asr #30
   1d5e8:	andeq	sp, r1, r4, ror #29
   1d5ec:	andeq	sp, r1, ip, asr #30
   1d5f0:	andeq	lr, r1, ip, ror #8
   1d5f4:	andeq	sp, r1, ip, asr #30
   1d5f8:	andeq	sp, r1, ip, ror #30
   1d5fc:	andeq	sp, r1, ip, asr #30
   1d600:	andeq	sp, r1, ip, asr #30
   1d604:	andeq	sp, r1, ip, asr #30
   1d608:	andeq	lr, r1, ip, ror #8
   1d60c:	andeq	lr, r1, ip, ror #8
   1d610:	andeq	lr, r1, ip, ror #8
   1d614:	andeq	lr, r1, ip, ror #8
   1d618:	andeq	lr, r1, ip, ror #8
   1d61c:	andeq	lr, r1, ip, ror #8
   1d620:	andeq	lr, r1, ip, ror #8
   1d624:	andeq	lr, r1, ip, ror #8
   1d628:	andeq	lr, r1, ip, ror #8
   1d62c:	andeq	lr, r1, ip, ror #8
   1d630:	andeq	lr, r1, ip, ror #8
   1d634:	andeq	lr, r1, ip, ror #8
   1d638:	andeq	lr, r1, ip, ror #8
   1d63c:	andeq	lr, r1, ip, ror #8
   1d640:	andeq	lr, r1, ip, ror #8
   1d644:	andeq	lr, r1, ip, ror #8
   1d648:	andeq	sp, r1, ip, asr #30
   1d64c:	andeq	sp, r1, ip, asr #30
   1d650:	andeq	sp, r1, ip, asr #30
   1d654:	andeq	sp, r1, ip, asr #30
   1d658:	andeq	sp, r1, ip, asr #17
   1d65c:	andeq	lr, r1, ip
   1d660:	andeq	lr, r1, ip, ror #8
   1d664:	andeq	lr, r1, ip, ror #8
   1d668:	andeq	lr, r1, ip, ror #8
   1d66c:	andeq	lr, r1, ip, ror #8
   1d670:	andeq	lr, r1, ip, ror #8
   1d674:	andeq	lr, r1, ip, ror #8
   1d678:	andeq	lr, r1, ip, ror #8
   1d67c:	andeq	lr, r1, ip, ror #8
   1d680:	andeq	lr, r1, ip, ror #8
   1d684:	andeq	lr, r1, ip, ror #8
   1d688:	andeq	lr, r1, ip, ror #8
   1d68c:	andeq	lr, r1, ip, ror #8
   1d690:	andeq	lr, r1, ip, ror #8
   1d694:	andeq	lr, r1, ip, ror #8
   1d698:	andeq	lr, r1, ip, ror #8
   1d69c:	andeq	lr, r1, ip, ror #8
   1d6a0:	andeq	lr, r1, ip, ror #8
   1d6a4:	andeq	lr, r1, ip, ror #8
   1d6a8:	andeq	lr, r1, ip, ror #8
   1d6ac:	andeq	lr, r1, ip, ror #8
   1d6b0:	andeq	lr, r1, ip, ror #8
   1d6b4:	andeq	lr, r1, ip, ror #8
   1d6b8:	andeq	lr, r1, ip, ror #8
   1d6bc:	andeq	lr, r1, ip, ror #8
   1d6c0:	andeq	lr, r1, ip, ror #8
   1d6c4:	andeq	lr, r1, ip, ror #8
   1d6c8:	andeq	sp, r1, ip, asr #30
   1d6cc:	andeq	sp, r1, r4, lsl #28
   1d6d0:	andeq	lr, r1, ip, ror #8
   1d6d4:	andeq	sp, r1, ip, asr #30
   1d6d8:	andeq	lr, r1, ip, ror #8
   1d6dc:	andeq	sp, r1, ip, asr #30
   1d6e0:	andeq	lr, r1, ip, ror #8
   1d6e4:	andeq	lr, r1, ip, ror #8
   1d6e8:	andeq	lr, r1, ip, ror #8
   1d6ec:	andeq	lr, r1, ip, ror #8
   1d6f0:	andeq	lr, r1, ip, ror #8
   1d6f4:	andeq	lr, r1, ip, ror #8
   1d6f8:	andeq	lr, r1, ip, ror #8
   1d6fc:	andeq	lr, r1, ip, ror #8
   1d700:	andeq	lr, r1, ip, ror #8
   1d704:	andeq	lr, r1, ip, ror #8
   1d708:	andeq	lr, r1, ip, ror #8
   1d70c:	andeq	lr, r1, ip, ror #8
   1d710:	andeq	lr, r1, ip, ror #8
   1d714:	andeq	lr, r1, ip, ror #8
   1d718:	andeq	lr, r1, ip, ror #8
   1d71c:	andeq	lr, r1, ip, ror #8
   1d720:	andeq	lr, r1, ip, ror #8
   1d724:	andeq	lr, r1, ip, ror #8
   1d728:	andeq	lr, r1, ip, ror #8
   1d72c:	andeq	lr, r1, ip, ror #8
   1d730:	andeq	lr, r1, ip, ror #8
   1d734:	andeq	lr, r1, ip, ror #8
   1d738:	andeq	lr, r1, ip, ror #8
   1d73c:	andeq	lr, r1, ip, ror #8
   1d740:	andeq	lr, r1, ip, ror #8
   1d744:	andeq	lr, r1, ip, ror #8
   1d748:	andeq	sp, r1, r4, asr #29
   1d74c:	andeq	sp, r1, ip, asr #30
   1d750:	andeq	sp, r1, r4, asr #29
   1d754:	andeq	sp, r1, r4, ror #29
   1d758:	mov	r8, r9
   1d75c:	mov	r7, sl
   1d760:	b	1e660 <dcngettext@plt+0xd670>
   1d764:	ldr	r3, [sp, #28]
   1d768:	cmp	r3, #0
   1d76c:	bne	1d78c <dcngettext@plt+0xc79c>
   1d770:	ldr	r3, [sp, #156]	; 0x9c
   1d774:	tst	r3, #1
   1d778:	bne	1db74 <dcngettext@plt+0xcb84>
   1d77c:	ldr	r3, [sp, #28]
   1d780:	str	r3, [sp, #44]	; 0x2c
   1d784:	mov	r5, r3
   1d788:	b	1da94 <dcngettext@plt+0xcaa4>
   1d78c:	ldr	r3, [sp, #32]
   1d790:	cmp	r3, #0
   1d794:	bne	1e610 <dcngettext@plt+0xd620>
   1d798:	str	r3, [sp, #44]	; 0x2c
   1d79c:	ldr	r3, [sp, #36]	; 0x24
   1d7a0:	eor	r3, r3, #1
   1d7a4:	cmp	sl, #2
   1d7a8:	movne	r3, #0
   1d7ac:	andeq	r3, r3, #1
   1d7b0:	cmp	r3, #0
   1d7b4:	beq	1d80c <dcngettext@plt+0xc81c>
   1d7b8:	cmp	r9, fp
   1d7bc:	movhi	r2, #39	; 0x27
   1d7c0:	strbhi	r2, [r8, fp]
   1d7c4:	add	r2, fp, #1
   1d7c8:	cmp	r9, r2
   1d7cc:	movhi	r1, #36	; 0x24
   1d7d0:	strbhi	r1, [r8, r2]
   1d7d4:	add	r2, fp, #2
   1d7d8:	cmp	r9, r2
   1d7dc:	movhi	r1, #39	; 0x27
   1d7e0:	strbhi	r1, [r8, r2]
   1d7e4:	add	r2, fp, #3
   1d7e8:	cmp	r9, r2
   1d7ec:	bls	1e6cc <dcngettext@plt+0xd6dc>
   1d7f0:	mov	r1, #92	; 0x5c
   1d7f4:	strb	r1, [r8, r2]
   1d7f8:	add	fp, fp, #4
   1d7fc:	str	r3, [sp, #36]	; 0x24
   1d800:	mov	r5, #0
   1d804:	mov	r4, #48	; 0x30
   1d808:	b	1dae0 <dcngettext@plt+0xcaf0>
   1d80c:	cmp	r9, fp
   1d810:	bhi	1d838 <dcngettext@plt+0xc848>
   1d814:	add	r1, fp, #1
   1d818:	ldr	r2, [sp, #56]	; 0x38
   1d81c:	cmp	r2, #0
   1d820:	bne	1d860 <dcngettext@plt+0xc870>
   1d824:	mov	r3, r5
   1d828:	ldr	r5, [sp, #56]	; 0x38
   1d82c:	mov	fp, r1
   1d830:	mov	r4, #48	; 0x30
   1d834:	b	1da94 <dcngettext@plt+0xcaa4>
   1d838:	mov	r2, #92	; 0x5c
   1d83c:	strb	r2, [r8, fp]
   1d840:	add	r1, fp, #1
   1d844:	ldr	r2, [sp, #56]	; 0x38
   1d848:	cmp	r2, #0
   1d84c:	moveq	r3, r5
   1d850:	moveq	r5, r2
   1d854:	moveq	fp, r1
   1d858:	moveq	r4, #48	; 0x30
   1d85c:	beq	1dae0 <dcngettext@plt+0xcaf0>
   1d860:	add	r2, r6, #1
   1d864:	ldr	r0, [sp, #24]
   1d868:	cmp	r2, r0
   1d86c:	bcs	1d888 <dcngettext@plt+0xc898>
   1d870:	ldr	r0, [sp, #48]	; 0x30
   1d874:	ldrb	r2, [r0, r2]
   1d878:	sub	r2, r2, #48	; 0x30
   1d87c:	uxtb	r2, r2
   1d880:	cmp	r2, #9
   1d884:	bls	1d8a0 <dcngettext@plt+0xc8b0>
   1d888:	mov	r2, r3
   1d88c:	mov	r3, r5
   1d890:	mov	r5, r2
   1d894:	mov	fp, r1
   1d898:	mov	r4, #48	; 0x30
   1d89c:	b	1dab8 <dcngettext@plt+0xcac8>
   1d8a0:	cmp	r9, r1
   1d8a4:	movhi	r2, #48	; 0x30
   1d8a8:	strbhi	r2, [r8, r1]
   1d8ac:	add	r2, fp, #2
   1d8b0:	cmp	r9, r2
   1d8b4:	movhi	r1, #48	; 0x30
   1d8b8:	strbhi	r1, [r8, r2]
   1d8bc:	add	r1, fp, #3
   1d8c0:	b	1d888 <dcngettext@plt+0xc898>
   1d8c4:	mov	r3, #0
   1d8c8:	str	r3, [sp, #44]	; 0x2c
   1d8cc:	cmp	sl, #2
   1d8d0:	beq	1d8ec <dcngettext@plt+0xc8fc>
   1d8d4:	cmp	sl, #5
   1d8d8:	beq	1d904 <dcngettext@plt+0xc914>
   1d8dc:	mov	r5, #0
   1d8e0:	mov	r3, r5
   1d8e4:	mov	r4, #63	; 0x3f
   1d8e8:	b	1da94 <dcngettext@plt+0xcaa4>
   1d8ec:	ldr	r3, [sp, #32]
   1d8f0:	cmp	r3, #0
   1d8f4:	bne	1e61c <dcngettext@plt+0xd62c>
   1d8f8:	mov	r5, r3
   1d8fc:	mov	r4, #63	; 0x3f
   1d900:	b	1dffc <dcngettext@plt+0xd00c>
   1d904:	ldr	r3, [sp, #156]	; 0x9c
   1d908:	tst	r3, #4
   1d90c:	beq	1e434 <dcngettext@plt+0xd444>
   1d910:	add	r2, r6, #2
   1d914:	ldr	r3, [sp, #24]
   1d918:	cmp	r2, r3
   1d91c:	bcs	1e444 <dcngettext@plt+0xd454>
   1d920:	ldr	r3, [sp, #48]	; 0x30
   1d924:	add	r3, r3, r6
   1d928:	ldrb	r4, [r3, #1]
   1d92c:	cmp	r4, #63	; 0x3f
   1d930:	movne	r5, #0
   1d934:	movne	r3, r5
   1d938:	movne	r4, #63	; 0x3f
   1d93c:	bne	1da94 <dcngettext@plt+0xcaa4>
   1d940:	ldr	r3, [sp, #48]	; 0x30
   1d944:	ldrb	r1, [r3, r2]
   1d948:	sub	r3, r1, #33	; 0x21
   1d94c:	cmp	r3, #29
   1d950:	ldrls	pc, [pc, r3, lsl #2]
   1d954:	b	1e454 <dcngettext@plt+0xd464>
   1d958:	ldrdeq	sp, [r1], -r0
   1d95c:	andeq	lr, r1, r4, asr r4
   1d960:	andeq	lr, r1, r4, asr r4
   1d964:	andeq	lr, r1, r4, asr r4
   1d968:	andeq	lr, r1, r4, asr r4
   1d96c:	andeq	lr, r1, r4, asr r4
   1d970:	ldrdeq	sp, [r1], -r0
   1d974:	ldrdeq	sp, [r1], -r0
   1d978:	ldrdeq	sp, [r1], -r0
   1d97c:	andeq	lr, r1, r4, asr r4
   1d980:	andeq	lr, r1, r4, asr r4
   1d984:	andeq	lr, r1, r4, asr r4
   1d988:	ldrdeq	sp, [r1], -r0
   1d98c:	andeq	lr, r1, r4, asr r4
   1d990:	ldrdeq	sp, [r1], -r0
   1d994:	andeq	lr, r1, r4, asr r4
   1d998:	andeq	lr, r1, r4, asr r4
   1d99c:	andeq	lr, r1, r4, asr r4
   1d9a0:	andeq	lr, r1, r4, asr r4
   1d9a4:	andeq	lr, r1, r4, asr r4
   1d9a8:	andeq	lr, r1, r4, asr r4
   1d9ac:	andeq	lr, r1, r4, asr r4
   1d9b0:	andeq	lr, r1, r4, asr r4
   1d9b4:	andeq	lr, r1, r4, asr r4
   1d9b8:	andeq	lr, r1, r4, asr r4
   1d9bc:	andeq	lr, r1, r4, asr r4
   1d9c0:	andeq	lr, r1, r4, asr r4
   1d9c4:	ldrdeq	sp, [r1], -r0
   1d9c8:	ldrdeq	sp, [r1], -r0
   1d9cc:	ldrdeq	sp, [r1], -r0
   1d9d0:	ldr	r3, [sp, #32]
   1d9d4:	cmp	r3, #0
   1d9d8:	bne	1e6c0 <dcngettext@plt+0xd6d0>
   1d9dc:	cmp	r9, fp
   1d9e0:	movhi	r3, #63	; 0x3f
   1d9e4:	strbhi	r3, [r8, fp]
   1d9e8:	add	r3, fp, #1
   1d9ec:	cmp	r9, r3
   1d9f0:	movhi	r0, #34	; 0x22
   1d9f4:	strbhi	r0, [r8, r3]
   1d9f8:	add	r3, fp, #2
   1d9fc:	cmp	r9, r3
   1da00:	movhi	r0, #34	; 0x22
   1da04:	strbhi	r0, [r8, r3]
   1da08:	add	r3, fp, #3
   1da0c:	cmp	r9, r3
   1da10:	movhi	r0, #63	; 0x3f
   1da14:	strbhi	r0, [r8, r3]
   1da18:	add	fp, fp, #4
   1da1c:	ldr	r3, [sp, #32]
   1da20:	mov	r5, r3
   1da24:	mov	r4, r1
   1da28:	mov	r6, r2
   1da2c:	b	1da94 <dcngettext@plt+0xcaa4>
   1da30:	mov	r3, #0
   1da34:	str	r3, [sp, #44]	; 0x2c
   1da38:	mov	r4, #8
   1da3c:	mov	r3, #98	; 0x62
   1da40:	b	1da80 <dcngettext@plt+0xca90>
   1da44:	mov	r3, #0
   1da48:	str	r3, [sp, #44]	; 0x2c
   1da4c:	mov	r4, #12
   1da50:	mov	r3, #102	; 0x66
   1da54:	b	1da80 <dcngettext@plt+0xca90>
   1da58:	mov	r3, #0
   1da5c:	str	r3, [sp, #44]	; 0x2c
   1da60:	mov	r4, #13
   1da64:	mov	r3, #114	; 0x72
   1da68:	ldr	r2, [sp, #32]
   1da6c:	cmp	sl, #2
   1da70:	movne	r2, #0
   1da74:	andeq	r2, r2, #1
   1da78:	cmp	r2, #0
   1da7c:	bne	1dea0 <dcngettext@plt+0xceb0>
   1da80:	ldr	r2, [sp, #28]
   1da84:	cmp	r2, #0
   1da88:	bne	1e488 <dcngettext@plt+0xd498>
   1da8c:	mov	r5, r2
   1da90:	mov	r3, r2
   1da94:	ldr	r2, [sp, #28]
   1da98:	eor	r2, r2, #1
   1da9c:	cmp	sl, #2
   1daa0:	orreq	r2, r2, #1
   1daa4:	eor	r2, r2, #1
   1daa8:	ldr	r1, [sp, #32]
   1daac:	orr	r2, r1, r2
   1dab0:	tst	r2, #255	; 0xff
   1dab4:	beq	1dae0 <dcngettext@plt+0xcaf0>
   1dab8:	ldr	r2, [sp, #160]	; 0xa0
   1dabc:	cmp	r2, #0
   1dac0:	beq	1dae0 <dcngettext@plt+0xcaf0>
   1dac4:	ubfx	r1, r4, #5, #8
   1dac8:	and	r2, r4, #31
   1dacc:	ldr	r0, [sp, #160]	; 0xa0
   1dad0:	ldr	r1, [r0, r1, lsl #2]
   1dad4:	lsr	r2, r1, r2
   1dad8:	tst	r2, #1
   1dadc:	bne	1daec <dcngettext@plt+0xcafc>
   1dae0:	ldr	r2, [sp, #44]	; 0x2c
   1dae4:	cmp	r2, #0
   1dae8:	beq	1de40 <dcngettext@plt+0xce50>
   1daec:	ldr	r3, [sp, #32]
   1daf0:	cmp	r3, #0
   1daf4:	bne	1e640 <dcngettext@plt+0xd650>
   1daf8:	ldr	r3, [sp, #36]	; 0x24
   1dafc:	eor	r3, r3, #1
   1db00:	cmp	sl, #2
   1db04:	movne	r3, #0
   1db08:	andeq	r3, r3, #1
   1db0c:	cmp	r3, #0
   1db10:	beq	1db48 <dcngettext@plt+0xcb58>
   1db14:	cmp	r9, fp
   1db18:	movhi	r2, #39	; 0x27
   1db1c:	strbhi	r2, [r8, fp]
   1db20:	add	r2, fp, #1
   1db24:	cmp	r9, r2
   1db28:	movhi	r1, #36	; 0x24
   1db2c:	strbhi	r1, [r8, r2]
   1db30:	add	r2, fp, #2
   1db34:	cmp	r9, r2
   1db38:	movhi	r1, #39	; 0x27
   1db3c:	strbhi	r1, [r8, r2]
   1db40:	add	fp, fp, #3
   1db44:	str	r3, [sp, #36]	; 0x24
   1db48:	cmp	r9, fp
   1db4c:	movhi	r3, #92	; 0x5c
   1db50:	strbhi	r3, [r8, fp]
   1db54:	add	fp, fp, #1
   1db58:	cmp	fp, r9
   1db5c:	strbcc	r4, [r8, fp]
   1db60:	add	fp, fp, #1
   1db64:	cmp	r5, #0
   1db68:	ldr	r3, [sp, #40]	; 0x28
   1db6c:	moveq	r3, r5
   1db70:	str	r3, [sp, #40]	; 0x28
   1db74:	add	r6, r6, #1
   1db78:	ldr	r3, [sp, #24]
   1db7c:	cmn	r3, #1
   1db80:	beq	1e4b0 <dcngettext@plt+0xd4c0>
   1db84:	ldr	r3, [sp, #24]
   1db88:	subs	r5, r3, r6
   1db8c:	movne	r5, #1
   1db90:	cmp	r5, #0
   1db94:	beq	1e4c4 <dcngettext@plt+0xd4d4>
   1db98:	ldr	r3, [sp, #28]
   1db9c:	cmp	sl, #2
   1dba0:	moveq	r3, #0
   1dba4:	andne	r3, r3, #1
   1dba8:	str	r3, [sp, #56]	; 0x38
   1dbac:	ldr	r2, [sp, #52]	; 0x34
   1dbb0:	adds	r7, r2, #0
   1dbb4:	movne	r7, #1
   1dbb8:	ands	r3, r3, r7
   1dbbc:	str	r3, [sp, #44]	; 0x2c
   1dbc0:	bne	1d4e0 <dcngettext@plt+0xc4f0>
   1dbc4:	ldr	r3, [sp, #48]	; 0x30
   1dbc8:	ldrb	r4, [r3, r6]
   1dbcc:	cmp	r4, #126	; 0x7e
   1dbd0:	ldrls	pc, [pc, r4, lsl #2]
   1dbd4:	b	1e00c <dcngettext@plt+0xd01c>
   1dbd8:	andeq	sp, r1, r4, ror #14
   1dbdc:	andeq	lr, r1, ip
   1dbe0:	andeq	lr, r1, ip
   1dbe4:	andeq	lr, r1, ip
   1dbe8:	andeq	lr, r1, ip
   1dbec:	andeq	lr, r1, ip
   1dbf0:	andeq	lr, r1, ip
   1dbf4:	andeq	sp, r1, ip, lsr #29
   1dbf8:	andeq	sp, r1, r8, lsr sl
   1dbfc:	ldrdeq	sp, [r1], -ip
   1dc00:	andeq	sp, r1, r0, lsl #29
   1dc04:	strdeq	sp, [r1], -r0
   1dc08:	andeq	sp, r1, ip, asr #20
   1dc0c:	andeq	sp, r1, r0, ror #20
   1dc10:	andeq	lr, r1, ip
   1dc14:	andeq	lr, r1, ip
   1dc18:	andeq	lr, r1, ip
   1dc1c:	andeq	lr, r1, ip
   1dc20:	andeq	lr, r1, ip
   1dc24:	andeq	lr, r1, ip
   1dc28:	andeq	lr, r1, ip
   1dc2c:	andeq	lr, r1, ip
   1dc30:	andeq	lr, r1, ip
   1dc34:	andeq	lr, r1, ip
   1dc38:	andeq	lr, r1, ip
   1dc3c:	andeq	lr, r1, ip
   1dc40:	andeq	lr, r1, ip
   1dc44:	andeq	lr, r1, ip
   1dc48:	andeq	lr, r1, ip
   1dc4c:	andeq	lr, r1, ip
   1dc50:	andeq	lr, r1, ip
   1dc54:	andeq	lr, r1, ip
   1dc58:	andeq	sp, r1, r8, lsr #30
   1dc5c:	andeq	sp, r1, r4, lsr #30
   1dc60:	andeq	sp, r1, r4, lsr #30
   1dc64:	andeq	sp, r1, r4, ror #29
   1dc68:	andeq	sp, r1, r4, lsr #30
   1dc6c:	andeq	lr, r1, ip, lsr #8
   1dc70:	andeq	sp, r1, r4, lsr #30
   1dc74:	andeq	sp, r1, ip, ror #30
   1dc78:	andeq	sp, r1, r4, lsr #30
   1dc7c:	andeq	sp, r1, r4, lsr #30
   1dc80:	andeq	sp, r1, r4, lsr #30
   1dc84:	andeq	lr, r1, ip, lsr #8
   1dc88:	andeq	lr, r1, ip, lsr #8
   1dc8c:	andeq	lr, r1, ip, lsr #8
   1dc90:	andeq	lr, r1, ip, lsr #8
   1dc94:	andeq	lr, r1, ip, lsr #8
   1dc98:	andeq	lr, r1, ip, lsr #8
   1dc9c:	andeq	lr, r1, ip, lsr #8
   1dca0:	andeq	lr, r1, ip, lsr #8
   1dca4:	andeq	lr, r1, ip, lsr #8
   1dca8:	andeq	lr, r1, ip, lsr #8
   1dcac:	andeq	lr, r1, ip, lsr #8
   1dcb0:	andeq	lr, r1, ip, lsr #8
   1dcb4:	andeq	lr, r1, ip, lsr #8
   1dcb8:	andeq	lr, r1, ip, lsr #8
   1dcbc:	andeq	lr, r1, ip, lsr #8
   1dcc0:	andeq	lr, r1, ip, lsr #8
   1dcc4:	andeq	sp, r1, r4, lsr #30
   1dcc8:	andeq	sp, r1, r4, lsr #30
   1dccc:	andeq	sp, r1, r4, lsr #30
   1dcd0:	andeq	sp, r1, r4, lsr #30
   1dcd4:	andeq	sp, r1, ip, asr #17
   1dcd8:	andeq	lr, r1, ip
   1dcdc:	andeq	lr, r1, ip, lsr #8
   1dce0:	andeq	lr, r1, ip, lsr #8
   1dce4:	andeq	lr, r1, ip, lsr #8
   1dce8:	andeq	lr, r1, ip, lsr #8
   1dcec:	andeq	lr, r1, ip, lsr #8
   1dcf0:	andeq	lr, r1, ip, lsr #8
   1dcf4:	andeq	lr, r1, ip, lsr #8
   1dcf8:	andeq	lr, r1, ip, lsr #8
   1dcfc:	andeq	lr, r1, ip, lsr #8
   1dd00:	andeq	lr, r1, ip, lsr #8
   1dd04:	andeq	lr, r1, ip, lsr #8
   1dd08:	andeq	lr, r1, ip, lsr #8
   1dd0c:	andeq	lr, r1, ip, lsr #8
   1dd10:	andeq	lr, r1, ip, lsr #8
   1dd14:	andeq	lr, r1, ip, lsr #8
   1dd18:	andeq	lr, r1, ip, lsr #8
   1dd1c:	andeq	lr, r1, ip, lsr #8
   1dd20:	andeq	lr, r1, ip, lsr #8
   1dd24:	andeq	lr, r1, ip, lsr #8
   1dd28:	andeq	lr, r1, ip, lsr #8
   1dd2c:	andeq	lr, r1, ip, lsr #8
   1dd30:	andeq	lr, r1, ip, lsr #8
   1dd34:	andeq	lr, r1, ip, lsr #8
   1dd38:	andeq	lr, r1, ip, lsr #8
   1dd3c:	andeq	lr, r1, ip, lsr #8
   1dd40:	andeq	lr, r1, ip, lsr #8
   1dd44:	andeq	sp, r1, r4, lsr #30
   1dd48:	andeq	sp, r1, r4, lsl #28
   1dd4c:	andeq	lr, r1, ip, lsr #8
   1dd50:	andeq	sp, r1, r4, lsr #30
   1dd54:	andeq	lr, r1, ip, lsr #8
   1dd58:	andeq	sp, r1, r4, lsr #30
   1dd5c:	andeq	lr, r1, ip, lsr #8
   1dd60:	andeq	lr, r1, ip, lsr #8
   1dd64:	andeq	lr, r1, ip, lsr #8
   1dd68:	andeq	lr, r1, ip, lsr #8
   1dd6c:	andeq	lr, r1, ip, lsr #8
   1dd70:	andeq	lr, r1, ip, lsr #8
   1dd74:	andeq	lr, r1, ip, lsr #8
   1dd78:	andeq	lr, r1, ip, lsr #8
   1dd7c:	andeq	lr, r1, ip, lsr #8
   1dd80:	andeq	lr, r1, ip, lsr #8
   1dd84:	andeq	lr, r1, ip, lsr #8
   1dd88:	andeq	lr, r1, ip, lsr #8
   1dd8c:	andeq	lr, r1, ip, lsr #8
   1dd90:	andeq	lr, r1, ip, lsr #8
   1dd94:	andeq	lr, r1, ip, lsr #8
   1dd98:	andeq	lr, r1, ip, lsr #8
   1dd9c:	andeq	lr, r1, ip, lsr #8
   1dda0:	andeq	lr, r1, ip, lsr #8
   1dda4:	andeq	lr, r1, ip, lsr #8
   1dda8:	andeq	lr, r1, ip, lsr #8
   1ddac:	andeq	lr, r1, ip, lsr #8
   1ddb0:	andeq	lr, r1, ip, lsr #8
   1ddb4:	andeq	lr, r1, ip, lsr #8
   1ddb8:	andeq	lr, r1, ip, lsr #8
   1ddbc:	andeq	lr, r1, ip, lsr #8
   1ddc0:	andeq	lr, r1, ip, lsr #8
   1ddc4:	andeq	sp, r1, r4, asr #29
   1ddc8:	andeq	sp, r1, r4, lsr #30
   1ddcc:	andeq	sp, r1, r4, asr #29
   1ddd0:	andeq	sp, r1, r4, ror #29
   1ddd4:	mov	r3, #0
   1ddd8:	str	r3, [sp, #44]	; 0x2c
   1dddc:	mov	r4, #9
   1dde0:	mov	r3, #116	; 0x74
   1dde4:	b	1da68 <dcngettext@plt+0xca78>
   1dde8:	mov	r3, #0
   1ddec:	str	r3, [sp, #44]	; 0x2c
   1ddf0:	mov	r4, #11
   1ddf4:	mov	r3, #118	; 0x76
   1ddf8:	b	1da80 <dcngettext@plt+0xca90>
   1ddfc:	mov	r3, #0
   1de00:	str	r3, [sp, #44]	; 0x2c
   1de04:	cmp	sl, #2
   1de08:	beq	1de2c <dcngettext@plt+0xce3c>
   1de0c:	ldr	r3, [sp, #28]
   1de10:	ldr	r2, [sp, #32]
   1de14:	and	r3, r3, r2
   1de18:	tst	r7, r3
   1de1c:	bne	1e4a0 <dcngettext@plt+0xd4b0>
   1de20:	mov	r4, #92	; 0x5c
   1de24:	mov	r3, r4
   1de28:	b	1da80 <dcngettext@plt+0xca90>
   1de2c:	ldr	r3, [sp, #32]
   1de30:	cmp	r3, #0
   1de34:	bne	1e628 <dcngettext@plt+0xd638>
   1de38:	mov	r5, r3
   1de3c:	mov	r4, #92	; 0x5c
   1de40:	eor	r3, r3, #1
   1de44:	ldr	r2, [sp, #36]	; 0x24
   1de48:	and	r3, r3, r2
   1de4c:	tst	r3, #255	; 0xff
   1de50:	beq	1db58 <dcngettext@plt+0xcb68>
   1de54:	cmp	r9, fp
   1de58:	movhi	r3, #39	; 0x27
   1de5c:	strbhi	r3, [r8, fp]
   1de60:	add	r3, fp, #1
   1de64:	cmp	r9, r3
   1de68:	movhi	r2, #39	; 0x27
   1de6c:	strbhi	r2, [r8, r3]
   1de70:	add	fp, fp, #2
   1de74:	mov	r3, #0
   1de78:	str	r3, [sp, #36]	; 0x24
   1de7c:	b	1db58 <dcngettext@plt+0xcb68>
   1de80:	mov	r3, #110	; 0x6e
   1de84:	b	1da68 <dcngettext@plt+0xca78>
   1de88:	mov	r3, #110	; 0x6e
   1de8c:	b	1da68 <dcngettext@plt+0xca78>
   1de90:	mov	r3, #0
   1de94:	str	r3, [sp, #44]	; 0x2c
   1de98:	mov	r3, #110	; 0x6e
   1de9c:	b	1da68 <dcngettext@plt+0xca78>
   1dea0:	mov	r8, r9
   1dea4:	mov	r7, #2
   1dea8:	b	1e648 <dcngettext@plt+0xd658>
   1deac:	mov	r3, #97	; 0x61
   1deb0:	b	1da80 <dcngettext@plt+0xca90>
   1deb4:	mov	r3, #97	; 0x61
   1deb8:	b	1da80 <dcngettext@plt+0xca90>
   1debc:	mov	r3, #0
   1dec0:	str	r3, [sp, #44]	; 0x2c
   1dec4:	ldr	r3, [sp, #24]
   1dec8:	cmn	r3, #1
   1decc:	beq	1def8 <dcngettext@plt+0xcf08>
   1ded0:	ldr	r3, [sp, #24]
   1ded4:	subs	r3, r3, #1
   1ded8:	movne	r3, #1
   1dedc:	cmp	r3, #0
   1dee0:	bne	1e460 <dcngettext@plt+0xd470>
   1dee4:	cmp	r6, #0
   1dee8:	beq	1df28 <dcngettext@plt+0xcf38>
   1deec:	mov	r5, #0
   1def0:	mov	r3, r5
   1def4:	b	1da94 <dcngettext@plt+0xcaa4>
   1def8:	ldr	r3, [sp, #48]	; 0x30
   1defc:	ldrb	r3, [r3, #1]
   1df00:	adds	r3, r3, #0
   1df04:	movne	r3, #1
   1df08:	b	1dedc <dcngettext@plt+0xceec>
   1df0c:	mov	r3, #0
   1df10:	str	r3, [sp, #44]	; 0x2c
   1df14:	b	1dee4 <dcngettext@plt+0xcef4>
   1df18:	mov	r3, #0
   1df1c:	str	r3, [sp, #44]	; 0x2c
   1df20:	b	1df28 <dcngettext@plt+0xcf38>
   1df24:	ldr	r5, [sp, #44]	; 0x2c
   1df28:	ldr	r3, [sp, #32]
   1df2c:	cmp	sl, #2
   1df30:	movne	r3, #0
   1df34:	andeq	r3, r3, #1
   1df38:	cmp	r3, #0
   1df3c:	beq	1da94 <dcngettext@plt+0xcaa4>
   1df40:	mov	r8, r9
   1df44:	mov	r7, #2
   1df48:	b	1e648 <dcngettext@plt+0xd658>
   1df4c:	ldr	r5, [sp, #32]
   1df50:	b	1df28 <dcngettext@plt+0xcf38>
   1df54:	mov	r3, #0
   1df58:	str	r3, [sp, #44]	; 0x2c
   1df5c:	mov	r5, r3
   1df60:	b	1df28 <dcngettext@plt+0xcf38>
   1df64:	mov	r3, #0
   1df68:	str	r3, [sp, #44]	; 0x2c
   1df6c:	cmp	sl, #2
   1df70:	strne	r5, [sp, #68]	; 0x44
   1df74:	movne	r3, #0
   1df78:	movne	r4, #39	; 0x27
   1df7c:	bne	1da94 <dcngettext@plt+0xcaa4>
   1df80:	ldr	r3, [sp, #32]
   1df84:	cmp	r3, #0
   1df88:	bne	1e634 <dcngettext@plt+0xd644>
   1df8c:	ldr	r3, [sp, #72]	; 0x48
   1df90:	clz	r3, r3
   1df94:	lsr	r3, r3, #5
   1df98:	cmp	r9, #0
   1df9c:	moveq	r3, #0
   1dfa0:	cmp	r3, #0
   1dfa4:	movne	r3, #0
   1dfa8:	bne	1dfd0 <dcngettext@plt+0xcfe0>
   1dfac:	cmp	r9, fp
   1dfb0:	movhi	r3, #39	; 0x27
   1dfb4:	strbhi	r3, [r8, fp]
   1dfb8:	add	r3, fp, #1
   1dfbc:	cmp	r9, r3
   1dfc0:	movhi	r2, #92	; 0x5c
   1dfc4:	strbhi	r2, [r8, r3]
   1dfc8:	mov	r3, r9
   1dfcc:	ldr	r9, [sp, #72]	; 0x48
   1dfd0:	add	r2, fp, #2
   1dfd4:	cmp	r2, r3
   1dfd8:	movcc	r1, #39	; 0x27
   1dfdc:	strbcc	r1, [r8, r2]
   1dfe0:	add	fp, fp, #3
   1dfe4:	str	r5, [sp, #68]	; 0x44
   1dfe8:	ldr	r2, [sp, #32]
   1dfec:	str	r2, [sp, #36]	; 0x24
   1dff0:	str	r9, [sp, #72]	; 0x48
   1dff4:	mov	r9, r3
   1dff8:	mov	r4, #39	; 0x27
   1dffc:	mov	r3, #0
   1e000:	b	1dae0 <dcngettext@plt+0xcaf0>
   1e004:	mov	r3, #0
   1e008:	str	r3, [sp, #44]	; 0x2c
   1e00c:	ldr	r7, [sp, #76]	; 0x4c
   1e010:	cmp	r7, #1
   1e014:	bne	1e04c <dcngettext@plt+0xd05c>
   1e018:	bl	10ec4 <__ctype_b_loc@plt>
   1e01c:	ldr	r2, [r0]
   1e020:	lsl	r3, r4, #1
   1e024:	ldrh	r5, [r2, r3]
   1e028:	ubfx	r5, r5, #14, #1
   1e02c:	mov	ip, r7
   1e030:	eor	r3, r5, #1
   1e034:	ldr	r2, [sp, #28]
   1e038:	and	r3, r3, r2
   1e03c:	ands	r3, r3, #255	; 0xff
   1e040:	beq	1da94 <dcngettext@plt+0xcaa4>
   1e044:	mov	r5, #0
   1e048:	b	1e2a8 <dcngettext@plt+0xd2b8>
   1e04c:	mov	r2, #0
   1e050:	mov	r3, #0
   1e054:	strd	r2, [sp, #104]	; 0x68
   1e058:	ldr	r3, [sp, #24]
   1e05c:	cmn	r3, #1
   1e060:	beq	1e084 <dcngettext@plt+0xd094>
   1e064:	mov	r3, #0
   1e068:	str	r4, [sp, #88]	; 0x58
   1e06c:	str	fp, [sp, #92]	; 0x5c
   1e070:	str	r8, [sp, #56]	; 0x38
   1e074:	mov	r8, r3
   1e078:	str	r9, [sp, #84]	; 0x54
   1e07c:	ldr	r9, [sp, #48]	; 0x30
   1e080:	b	1e1d0 <dcngettext@plt+0xd1e0>
   1e084:	ldr	r0, [sp, #48]	; 0x30
   1e088:	bl	10edc <strlen@plt>
   1e08c:	str	r0, [sp, #24]
   1e090:	b	1e064 <dcngettext@plt+0xd074>
   1e094:	mov	r1, fp
   1e098:	ldr	r4, [sp, #88]	; 0x58
   1e09c:	mov	r2, r8
   1e0a0:	mov	ip, r8
   1e0a4:	ldr	fp, [sp, #92]	; 0x5c
   1e0a8:	ldr	r8, [sp, #56]	; 0x38
   1e0ac:	ldr	r9, [sp, #84]	; 0x54
   1e0b0:	ldr	r0, [sp, #24]
   1e0b4:	cmp	r7, r0
   1e0b8:	bcs	1e270 <dcngettext@plt+0xd280>
   1e0bc:	ldrb	r3, [r1]
   1e0c0:	cmp	r3, #0
   1e0c4:	beq	1e278 <dcngettext@plt+0xd288>
   1e0c8:	mov	r3, r1
   1e0cc:	add	r2, r2, #1
   1e0d0:	add	r1, r6, r2
   1e0d4:	cmp	r0, r1
   1e0d8:	bls	1e280 <dcngettext@plt+0xd290>
   1e0dc:	ldrb	r1, [r3, #1]!
   1e0e0:	cmp	r1, #0
   1e0e4:	bne	1e0cc <dcngettext@plt+0xd0dc>
   1e0e8:	mov	ip, r2
   1e0ec:	mov	r5, #0
   1e0f0:	b	1e2a0 <dcngettext@plt+0xd2b0>
   1e0f4:	ldr	r3, [sp, #56]	; 0x38
   1e0f8:	str	r3, [sp, #64]	; 0x40
   1e0fc:	ldr	r8, [sp, #84]	; 0x54
   1e100:	mov	r7, #2
   1e104:	b	1e648 <dcngettext@plt+0xd658>
   1e108:	cmp	r2, r7
   1e10c:	beq	1e1ac <dcngettext@plt+0xd1bc>
   1e110:	ldrb	r3, [r2], #1
   1e114:	sub	r3, r3, #91	; 0x5b
   1e118:	cmp	r3, #33	; 0x21
   1e11c:	ldrls	pc, [pc, r3, lsl #2]
   1e120:	b	1e108 <dcngettext@plt+0xd118>
   1e124:	strdeq	lr, [r1], -r4
   1e128:	strdeq	lr, [r1], -r4
   1e12c:	andeq	lr, r1, r8, lsl #2
   1e130:	strdeq	lr, [r1], -r4
   1e134:	andeq	lr, r1, r8, lsl #2
   1e138:	strdeq	lr, [r1], -r4
   1e13c:	andeq	lr, r1, r8, lsl #2
   1e140:	andeq	lr, r1, r8, lsl #2
   1e144:	andeq	lr, r1, r8, lsl #2
   1e148:	andeq	lr, r1, r8, lsl #2
   1e14c:	andeq	lr, r1, r8, lsl #2
   1e150:	andeq	lr, r1, r8, lsl #2
   1e154:	andeq	lr, r1, r8, lsl #2
   1e158:	andeq	lr, r1, r8, lsl #2
   1e15c:	andeq	lr, r1, r8, lsl #2
   1e160:	andeq	lr, r1, r8, lsl #2
   1e164:	andeq	lr, r1, r8, lsl #2
   1e168:	andeq	lr, r1, r8, lsl #2
   1e16c:	andeq	lr, r1, r8, lsl #2
   1e170:	andeq	lr, r1, r8, lsl #2
   1e174:	andeq	lr, r1, r8, lsl #2
   1e178:	andeq	lr, r1, r8, lsl #2
   1e17c:	andeq	lr, r1, r8, lsl #2
   1e180:	andeq	lr, r1, r8, lsl #2
   1e184:	andeq	lr, r1, r8, lsl #2
   1e188:	andeq	lr, r1, r8, lsl #2
   1e18c:	andeq	lr, r1, r8, lsl #2
   1e190:	andeq	lr, r1, r8, lsl #2
   1e194:	andeq	lr, r1, r8, lsl #2
   1e198:	andeq	lr, r1, r8, lsl #2
   1e19c:	andeq	lr, r1, r8, lsl #2
   1e1a0:	andeq	lr, r1, r8, lsl #2
   1e1a4:	andeq	lr, r1, r8, lsl #2
   1e1a8:	strdeq	lr, [r1], -r4
   1e1ac:	ldr	r0, [sp, #100]	; 0x64
   1e1b0:	bl	10e28 <iswprint@plt>
   1e1b4:	cmp	r0, #0
   1e1b8:	moveq	r5, #0
   1e1bc:	add	r8, r8, r4
   1e1c0:	add	r0, sp, #104	; 0x68
   1e1c4:	bl	10dd4 <mbsinit@plt>
   1e1c8:	cmp	r0, #0
   1e1cc:	bne	1e23c <dcngettext@plt+0xd24c>
   1e1d0:	add	r7, r6, r8
   1e1d4:	add	fp, r9, r7
   1e1d8:	add	r3, sp, #104	; 0x68
   1e1dc:	ldr	r2, [sp, #24]
   1e1e0:	sub	r2, r2, r7
   1e1e4:	mov	r1, fp
   1e1e8:	add	r0, sp, #100	; 0x64
   1e1ec:	bl	201cc <dcngettext@plt+0xf1dc>
   1e1f0:	subs	r4, r0, #0
   1e1f4:	beq	1e28c <dcngettext@plt+0xd29c>
   1e1f8:	cmn	r4, #1
   1e1fc:	beq	1e254 <dcngettext@plt+0xd264>
   1e200:	cmn	r4, #2
   1e204:	beq	1e094 <dcngettext@plt+0xd0a4>
   1e208:	ldr	r3, [sp, #32]
   1e20c:	cmp	sl, #2
   1e210:	movne	r3, #0
   1e214:	andeq	r3, r3, #1
   1e218:	cmp	r3, #0
   1e21c:	beq	1e1ac <dcngettext@plt+0xd1bc>
   1e220:	cmp	r4, #1
   1e224:	bls	1e1ac <dcngettext@plt+0xd1bc>
   1e228:	add	r2, r7, #1
   1e22c:	add	r2, r9, r2
   1e230:	add	r3, r9, r4
   1e234:	add	r7, r3, r7
   1e238:	b	1e110 <dcngettext@plt+0xd120>
   1e23c:	ldr	r4, [sp, #88]	; 0x58
   1e240:	mov	ip, r8
   1e244:	ldr	fp, [sp, #92]	; 0x5c
   1e248:	ldr	r8, [sp, #56]	; 0x38
   1e24c:	ldr	r9, [sp, #84]	; 0x54
   1e250:	b	1e2a0 <dcngettext@plt+0xd2b0>
   1e254:	ldr	r4, [sp, #88]	; 0x58
   1e258:	mov	ip, r8
   1e25c:	ldr	fp, [sp, #92]	; 0x5c
   1e260:	ldr	r8, [sp, #56]	; 0x38
   1e264:	ldr	r9, [sp, #84]	; 0x54
   1e268:	mov	r5, #0
   1e26c:	b	1e2a0 <dcngettext@plt+0xd2b0>
   1e270:	mov	r5, #0
   1e274:	b	1e2a0 <dcngettext@plt+0xd2b0>
   1e278:	mov	r5, #0
   1e27c:	b	1e2a0 <dcngettext@plt+0xd2b0>
   1e280:	mov	ip, r2
   1e284:	mov	r5, #0
   1e288:	b	1e2a0 <dcngettext@plt+0xd2b0>
   1e28c:	ldr	r4, [sp, #88]	; 0x58
   1e290:	mov	ip, r8
   1e294:	ldr	fp, [sp, #92]	; 0x5c
   1e298:	ldr	r8, [sp, #56]	; 0x38
   1e29c:	ldr	r9, [sp, #84]	; 0x54
   1e2a0:	cmp	ip, #1
   1e2a4:	bls	1e030 <dcngettext@plt+0xd040>
   1e2a8:	add	lr, r6, ip
   1e2ac:	ldr	r3, [sp, #48]	; 0x30
   1e2b0:	add	r1, r3, r6
   1e2b4:	mov	r3, #0
   1e2b8:	eor	r0, r5, #1
   1e2bc:	ldr	r2, [sp, #28]
   1e2c0:	and	r0, r0, r2
   1e2c4:	uxtb	r0, r0
   1e2c8:	str	r0, [sp, #56]	; 0x38
   1e2cc:	mov	r7, #92	; 0x5c
   1e2d0:	ldr	ip, [sp, #36]	; 0x24
   1e2d4:	str	r5, [sp, #84]	; 0x54
   1e2d8:	ldr	r2, [sp, #44]	; 0x2c
   1e2dc:	b	1e34c <dcngettext@plt+0xd35c>
   1e2e0:	cmp	r2, #0
   1e2e4:	beq	1e2f4 <dcngettext@plt+0xd304>
   1e2e8:	cmp	r9, fp
   1e2ec:	strbhi	r7, [r8, fp]
   1e2f0:	add	fp, fp, #1
   1e2f4:	add	r5, r6, #1
   1e2f8:	cmp	r5, lr
   1e2fc:	bcs	1e408 <dcngettext@plt+0xd418>
   1e300:	eor	r2, r3, #1
   1e304:	and	r2, r2, ip
   1e308:	ands	r2, r2, #255	; 0xff
   1e30c:	beq	1e424 <dcngettext@plt+0xd434>
   1e310:	cmp	r9, fp
   1e314:	movhi	r2, #39	; 0x27
   1e318:	strbhi	r2, [r8, fp]
   1e31c:	add	r2, fp, #1
   1e320:	cmp	r9, r2
   1e324:	movhi	ip, #39	; 0x27
   1e328:	strbhi	ip, [r8, r2]
   1e32c:	add	fp, fp, #2
   1e330:	ldr	ip, [sp, #56]	; 0x38
   1e334:	mov	r2, ip
   1e338:	mov	r6, r5
   1e33c:	cmp	r9, fp
   1e340:	strbhi	r4, [r8, fp]
   1e344:	add	fp, fp, #1
   1e348:	ldrb	r4, [r1, #1]!
   1e34c:	cmp	r0, #0
   1e350:	beq	1e2e0 <dcngettext@plt+0xd2f0>
   1e354:	ldr	r3, [sp, #32]
   1e358:	cmp	r3, #0
   1e35c:	bne	1e5f0 <dcngettext@plt+0xd600>
   1e360:	eor	r3, ip, #1
   1e364:	cmp	sl, #2
   1e368:	movne	r3, #0
   1e36c:	andeq	r3, r3, #1
   1e370:	cmp	r3, #0
   1e374:	beq	1e3ac <dcngettext@plt+0xd3bc>
   1e378:	cmp	r9, fp
   1e37c:	movhi	ip, #39	; 0x27
   1e380:	strbhi	ip, [r8, fp]
   1e384:	add	ip, fp, #1
   1e388:	cmp	r9, ip
   1e38c:	movhi	r5, #36	; 0x24
   1e390:	strbhi	r5, [r8, ip]
   1e394:	add	ip, fp, #2
   1e398:	cmp	r9, ip
   1e39c:	movhi	r5, #39	; 0x27
   1e3a0:	strbhi	r5, [r8, ip]
   1e3a4:	add	fp, fp, #3
   1e3a8:	mov	ip, r3
   1e3ac:	cmp	r9, fp
   1e3b0:	strbhi	r7, [r8, fp]
   1e3b4:	add	r3, fp, #1
   1e3b8:	cmp	r9, r3
   1e3bc:	bls	1e3cc <dcngettext@plt+0xd3dc>
   1e3c0:	lsr	r5, r4, #6
   1e3c4:	add	r5, r5, #48	; 0x30
   1e3c8:	strb	r5, [r8, r3]
   1e3cc:	add	r3, fp, #2
   1e3d0:	cmp	r9, r3
   1e3d4:	bls	1e3e4 <dcngettext@plt+0xd3f4>
   1e3d8:	ubfx	r5, r4, #3, #3
   1e3dc:	add	r5, r5, #48	; 0x30
   1e3e0:	strb	r5, [r8, r3]
   1e3e4:	add	fp, fp, #3
   1e3e8:	and	r4, r4, #7
   1e3ec:	add	r4, r4, #48	; 0x30
   1e3f0:	add	r5, r6, #1
   1e3f4:	cmp	r5, lr
   1e3f8:	bcs	1e414 <dcngettext@plt+0xd424>
   1e3fc:	ldr	r3, [sp, #56]	; 0x38
   1e400:	mov	r6, r5
   1e404:	b	1e33c <dcngettext@plt+0xd34c>
   1e408:	str	ip, [sp, #36]	; 0x24
   1e40c:	ldr	r5, [sp, #84]	; 0x54
   1e410:	b	1de40 <dcngettext@plt+0xce50>
   1e414:	str	ip, [sp, #36]	; 0x24
   1e418:	ldr	r5, [sp, #84]	; 0x54
   1e41c:	mov	r3, r0
   1e420:	b	1de40 <dcngettext@plt+0xce50>
   1e424:	mov	r6, r5
   1e428:	b	1e33c <dcngettext@plt+0xd34c>
   1e42c:	ldr	r3, [sp, #44]	; 0x2c
   1e430:	b	1da94 <dcngettext@plt+0xcaa4>
   1e434:	mov	r5, #0
   1e438:	mov	r3, r5
   1e43c:	mov	r4, #63	; 0x3f
   1e440:	b	1da94 <dcngettext@plt+0xcaa4>
   1e444:	mov	r5, #0
   1e448:	mov	r3, r5
   1e44c:	mov	r4, #63	; 0x3f
   1e450:	b	1da94 <dcngettext@plt+0xcaa4>
   1e454:	mov	r5, #0
   1e458:	mov	r3, r5
   1e45c:	b	1da94 <dcngettext@plt+0xcaa4>
   1e460:	mov	r5, #0
   1e464:	mov	r3, r5
   1e468:	b	1da94 <dcngettext@plt+0xcaa4>
   1e46c:	ldr	r5, [sp, #44]	; 0x2c
   1e470:	ldr	r3, [sp, #32]
   1e474:	b	1da94 <dcngettext@plt+0xcaa4>
   1e478:	ldr	r5, [sp, #44]	; 0x2c
   1e47c:	mov	r3, #0
   1e480:	str	r3, [sp, #44]	; 0x2c
   1e484:	b	1da94 <dcngettext@plt+0xcaa4>
   1e488:	mov	r4, r3
   1e48c:	mov	r5, #0
   1e490:	b	1daec <dcngettext@plt+0xcafc>
   1e494:	mov	r5, #0
   1e498:	mov	r4, #97	; 0x61
   1e49c:	b	1daec <dcngettext@plt+0xcafc>
   1e4a0:	mov	r5, #0
   1e4a4:	mov	r3, r5
   1e4a8:	mov	r4, #92	; 0x5c
   1e4ac:	b	1de40 <dcngettext@plt+0xce50>
   1e4b0:	ldr	r3, [sp, #48]	; 0x30
   1e4b4:	ldrb	r5, [r3, r6]
   1e4b8:	adds	r5, r5, #0
   1e4bc:	movne	r5, #1
   1e4c0:	b	1db90 <dcngettext@plt+0xcba0>
   1e4c4:	cmp	sl, #2
   1e4c8:	movne	r3, #0
   1e4cc:	moveq	r3, #1
   1e4d0:	ldr	r1, [sp, #32]
   1e4d4:	cmp	fp, #0
   1e4d8:	andeq	r2, r3, r1
   1e4dc:	movne	r2, #0
   1e4e0:	cmp	r2, #0
   1e4e4:	bne	1e604 <dcngettext@plt+0xd614>
   1e4e8:	eor	r2, r1, #1
   1e4ec:	uxtb	r2, r2
   1e4f0:	and	r3, r3, r2
   1e4f4:	ldr	r1, [sp, #68]	; 0x44
   1e4f8:	ands	r3, r1, r3
   1e4fc:	beq	1e590 <dcngettext@plt+0xd5a0>
   1e500:	ldr	r2, [sp, #40]	; 0x28
   1e504:	cmp	r2, #0
   1e508:	bne	1e540 <dcngettext@plt+0xd550>
   1e50c:	ldr	r2, [sp, #72]	; 0x48
   1e510:	adds	r2, r2, #0
   1e514:	movne	r2, #1
   1e518:	cmp	r9, #0
   1e51c:	movne	r2, #0
   1e520:	str	r2, [sp, #68]	; 0x44
   1e524:	mov	sl, #2
   1e528:	ldr	r1, [sp, #40]	; 0x28
   1e52c:	str	r1, [sp, #32]
   1e530:	cmp	r2, #0
   1e534:	beq	1e584 <dcngettext@plt+0xd594>
   1e538:	ldr	r9, [sp, #72]	; 0x48
   1e53c:	b	1d298 <dcngettext@plt+0xc2a8>
   1e540:	ldr	r3, [sp, #168]	; 0xa8
   1e544:	str	r3, [sp, #16]
   1e548:	ldr	r3, [sp, #164]	; 0xa4
   1e54c:	str	r3, [sp, #12]
   1e550:	ldr	r3, [sp, #160]	; 0xa0
   1e554:	str	r3, [sp, #8]
   1e558:	ldr	r3, [sp, #156]	; 0x9c
   1e55c:	str	r3, [sp, #4]
   1e560:	mov	r3, #5
   1e564:	str	r3, [sp]
   1e568:	ldr	r3, [sp, #24]
   1e56c:	ldr	r2, [sp, #48]	; 0x30
   1e570:	ldr	r1, [sp, #72]	; 0x48
   1e574:	ldr	r0, [sp, #64]	; 0x40
   1e578:	bl	1d220 <dcngettext@plt+0xc230>
   1e57c:	mov	fp, r0
   1e580:	b	1e6a0 <dcngettext@plt+0xd6b0>
   1e584:	mov	r8, r9
   1e588:	mov	r2, r3
   1e58c:	b	1e594 <dcngettext@plt+0xd5a4>
   1e590:	mov	r8, r9
   1e594:	ldr	r3, [sp, #60]	; 0x3c
   1e598:	cmp	r3, #0
   1e59c:	moveq	r2, #0
   1e5a0:	andne	r2, r2, #1
   1e5a4:	cmp	r2, #0
   1e5a8:	beq	1e5d8 <dcngettext@plt+0xd5e8>
   1e5ac:	mov	r2, r3
   1e5b0:	ldrb	r3, [r3]
   1e5b4:	cmp	r3, #0
   1e5b8:	beq	1e5d8 <dcngettext@plt+0xd5e8>
   1e5bc:	ldr	r1, [sp, #64]	; 0x40
   1e5c0:	cmp	r8, fp
   1e5c4:	strbhi	r3, [r1, fp]
   1e5c8:	add	fp, fp, #1
   1e5cc:	ldrb	r3, [r2, #1]!
   1e5d0:	cmp	r3, #0
   1e5d4:	bne	1e5c0 <dcngettext@plt+0xd5d0>
   1e5d8:	cmp	r8, fp
   1e5dc:	bls	1e6a0 <dcngettext@plt+0xd6b0>
   1e5e0:	mov	r3, #0
   1e5e4:	ldr	r2, [sp, #64]	; 0x40
   1e5e8:	strb	r3, [r2, fp]
   1e5ec:	b	1e6a0 <dcngettext@plt+0xd6b0>
   1e5f0:	mov	r8, r9
   1e5f4:	mov	r7, sl
   1e5f8:	ldr	r3, [sp, #32]
   1e5fc:	str	r3, [sp, #28]
   1e600:	b	1e648 <dcngettext@plt+0xd658>
   1e604:	mov	r8, r9
   1e608:	mov	r7, #2
   1e60c:	b	1e648 <dcngettext@plt+0xd658>
   1e610:	mov	r8, r9
   1e614:	mov	r7, sl
   1e618:	b	1e648 <dcngettext@plt+0xd658>
   1e61c:	mov	r8, r9
   1e620:	mov	r7, sl
   1e624:	b	1e648 <dcngettext@plt+0xd658>
   1e628:	mov	r8, r9
   1e62c:	mov	r7, sl
   1e630:	b	1e648 <dcngettext@plt+0xd658>
   1e634:	mov	r8, r9
   1e638:	mov	r7, sl
   1e63c:	b	1e648 <dcngettext@plt+0xd658>
   1e640:	mov	r8, r9
   1e644:	mov	r7, sl
   1e648:	ldr	r3, [sp, #28]
   1e64c:	cmp	r7, #2
   1e650:	movne	r3, #0
   1e654:	andeq	r3, r3, #1
   1e658:	cmp	r3, #0
   1e65c:	movne	r7, #4
   1e660:	ldr	r3, [sp, #168]	; 0xa8
   1e664:	str	r3, [sp, #16]
   1e668:	ldr	r3, [sp, #164]	; 0xa4
   1e66c:	str	r3, [sp, #12]
   1e670:	mov	r3, #0
   1e674:	str	r3, [sp, #8]
   1e678:	ldr	r3, [sp, #156]	; 0x9c
   1e67c:	bic	r3, r3, #2
   1e680:	str	r3, [sp, #4]
   1e684:	str	r7, [sp]
   1e688:	ldr	r3, [sp, #24]
   1e68c:	ldr	r2, [sp, #48]	; 0x30
   1e690:	mov	r1, r8
   1e694:	ldr	r0, [sp, #64]	; 0x40
   1e698:	bl	1d220 <dcngettext@plt+0xc230>
   1e69c:	mov	fp, r0
   1e6a0:	mov	r0, fp
   1e6a4:	add	sp, sp, #116	; 0x74
   1e6a8:	ldrd	r4, [sp]
   1e6ac:	ldrd	r6, [sp, #8]
   1e6b0:	ldrd	r8, [sp, #16]
   1e6b4:	ldrd	sl, [sp, #24]
   1e6b8:	add	sp, sp, #32
   1e6bc:	pop	{pc}		; (ldr pc, [sp], #4)
   1e6c0:	mov	r8, r9
   1e6c4:	mov	r7, sl
   1e6c8:	b	1e660 <dcngettext@plt+0xd670>
   1e6cc:	add	fp, fp, #4
   1e6d0:	str	r3, [sp, #36]	; 0x24
   1e6d4:	mov	r5, #0
   1e6d8:	mov	r4, #48	; 0x30
   1e6dc:	b	1da94 <dcngettext@plt+0xcaa4>
   1e6e0:	mov	r3, #1
   1e6e4:	str	r3, [sp, #32]
   1e6e8:	str	r3, [sp, #28]
   1e6ec:	str	r3, [sp, #52]	; 0x34
   1e6f0:	movw	r3, #5140	; 0x1414
   1e6f4:	movt	r3, #2
   1e6f8:	str	r3, [sp, #60]	; 0x3c
   1e6fc:	mov	fp, #0
   1e700:	mov	sl, #5
   1e704:	b	1d2f8 <dcngettext@plt+0xc308>
   1e708:	ldr	r3, [sp, #48]	; 0x30
   1e70c:	ldrb	r4, [r3, r6]
   1e710:	cmp	r4, #126	; 0x7e
   1e714:	ldrls	pc, [pc, r4, lsl #2]
   1e718:	b	1e004 <dcngettext@plt+0xd014>
   1e71c:	andeq	sp, r1, ip, lsl #15
   1e720:	andeq	lr, r1, r4
   1e724:	andeq	lr, r1, r4
   1e728:	andeq	lr, r1, r4
   1e72c:	andeq	lr, r1, r4
   1e730:	andeq	lr, r1, r4
   1e734:	andeq	lr, r1, r4
   1e738:	muleq	r1, r4, r4
   1e73c:	andeq	sp, r1, r0, lsr sl
   1e740:	ldrdeq	sp, [r1], -r4
   1e744:	muleq	r1, r0, lr
   1e748:	andeq	sp, r1, r8, ror #27
   1e74c:	andeq	sp, r1, r4, asr #20
   1e750:	andeq	sp, r1, r8, asr sl
   1e754:	andeq	lr, r1, r4
   1e758:	andeq	lr, r1, r4
   1e75c:	andeq	lr, r1, r4
   1e760:	andeq	lr, r1, r4
   1e764:	andeq	lr, r1, r4
   1e768:	andeq	lr, r1, r4
   1e76c:	andeq	lr, r1, r4
   1e770:	andeq	lr, r1, r4
   1e774:	andeq	lr, r1, r4
   1e778:	andeq	lr, r1, r4
   1e77c:	andeq	lr, r1, r4
   1e780:	andeq	lr, r1, r4
   1e784:	andeq	lr, r1, r4
   1e788:	andeq	lr, r1, r4
   1e78c:	andeq	lr, r1, r4
   1e790:	andeq	lr, r1, r4
   1e794:	andeq	lr, r1, r4
   1e798:	andeq	lr, r1, r4
   1e79c:	andeq	sp, r1, r8, lsl pc
   1e7a0:	andeq	sp, r1, r4, asr pc
   1e7a4:	andeq	sp, r1, r4, asr pc
   1e7a8:	andeq	sp, r1, ip, lsl #30
   1e7ac:	andeq	sp, r1, r4, asr pc
   1e7b0:	andeq	lr, r1, r8, ror r4
   1e7b4:	andeq	sp, r1, r4, asr pc
   1e7b8:	andeq	sp, r1, r4, ror #30
   1e7bc:	andeq	sp, r1, r4, asr pc
   1e7c0:	andeq	sp, r1, r4, asr pc
   1e7c4:	andeq	sp, r1, r4, asr pc
   1e7c8:	andeq	lr, r1, r8, ror r4
   1e7cc:	andeq	lr, r1, r8, ror r4
   1e7d0:	andeq	lr, r1, r8, ror r4
   1e7d4:	andeq	lr, r1, r8, ror r4
   1e7d8:	andeq	lr, r1, r8, ror r4
   1e7dc:	andeq	lr, r1, r8, ror r4
   1e7e0:	andeq	lr, r1, r8, ror r4
   1e7e4:	andeq	lr, r1, r8, ror r4
   1e7e8:	andeq	lr, r1, r8, ror r4
   1e7ec:	andeq	lr, r1, r8, ror r4
   1e7f0:	andeq	lr, r1, r8, ror r4
   1e7f4:	andeq	lr, r1, r8, ror r4
   1e7f8:	andeq	lr, r1, r8, ror r4
   1e7fc:	andeq	lr, r1, r8, ror r4
   1e800:	andeq	lr, r1, r8, ror r4
   1e804:	andeq	lr, r1, r8, ror r4
   1e808:	andeq	sp, r1, r4, asr pc
   1e80c:	andeq	sp, r1, r4, asr pc
   1e810:	andeq	sp, r1, r4, asr pc
   1e814:	andeq	sp, r1, r4, asr pc
   1e818:	andeq	sp, r1, r4, asr #17
   1e81c:	andeq	lr, r1, r4
   1e820:	andeq	lr, r1, r8, ror r4
   1e824:	andeq	lr, r1, r8, ror r4
   1e828:	andeq	lr, r1, r8, ror r4
   1e82c:	andeq	lr, r1, r8, ror r4
   1e830:	andeq	lr, r1, r8, ror r4
   1e834:	andeq	lr, r1, r8, ror r4
   1e838:	andeq	lr, r1, r8, ror r4
   1e83c:	andeq	lr, r1, r8, ror r4
   1e840:	andeq	lr, r1, r8, ror r4
   1e844:	andeq	lr, r1, r8, ror r4
   1e848:	andeq	lr, r1, r8, ror r4
   1e84c:	andeq	lr, r1, r8, ror r4
   1e850:	andeq	lr, r1, r8, ror r4
   1e854:	andeq	lr, r1, r8, ror r4
   1e858:	andeq	lr, r1, r8, ror r4
   1e85c:	andeq	lr, r1, r8, ror r4
   1e860:	andeq	lr, r1, r8, ror r4
   1e864:	andeq	lr, r1, r8, ror r4
   1e868:	andeq	lr, r1, r8, ror r4
   1e86c:	andeq	lr, r1, r8, ror r4
   1e870:	andeq	lr, r1, r8, ror r4
   1e874:	andeq	lr, r1, r8, ror r4
   1e878:	andeq	lr, r1, r8, ror r4
   1e87c:	andeq	lr, r1, r8, ror r4
   1e880:	andeq	lr, r1, r8, ror r4
   1e884:	andeq	lr, r1, r8, ror r4
   1e888:	andeq	sp, r1, r4, asr pc
   1e88c:	strdeq	sp, [r1], -ip
   1e890:	andeq	lr, r1, r8, ror r4
   1e894:	andeq	sp, r1, r4, asr pc
   1e898:	andeq	lr, r1, r8, ror r4
   1e89c:	andeq	sp, r1, r4, asr pc
   1e8a0:	andeq	lr, r1, r8, ror r4
   1e8a4:	andeq	lr, r1, r8, ror r4
   1e8a8:	andeq	lr, r1, r8, ror r4
   1e8ac:	andeq	lr, r1, r8, ror r4
   1e8b0:	andeq	lr, r1, r8, ror r4
   1e8b4:	andeq	lr, r1, r8, ror r4
   1e8b8:	andeq	lr, r1, r8, ror r4
   1e8bc:	andeq	lr, r1, r8, ror r4
   1e8c0:	andeq	lr, r1, r8, ror r4
   1e8c4:	andeq	lr, r1, r8, ror r4
   1e8c8:	andeq	lr, r1, r8, ror r4
   1e8cc:	andeq	lr, r1, r8, ror r4
   1e8d0:	andeq	lr, r1, r8, ror r4
   1e8d4:	andeq	lr, r1, r8, ror r4
   1e8d8:	andeq	lr, r1, r8, ror r4
   1e8dc:	andeq	lr, r1, r8, ror r4
   1e8e0:	andeq	lr, r1, r8, ror r4
   1e8e4:	andeq	lr, r1, r8, ror r4
   1e8e8:	andeq	lr, r1, r8, ror r4
   1e8ec:	andeq	lr, r1, r8, ror r4
   1e8f0:	andeq	lr, r1, r8, ror r4
   1e8f4:	andeq	lr, r1, r8, ror r4
   1e8f8:	andeq	lr, r1, r8, ror r4
   1e8fc:	andeq	lr, r1, r8, ror r4
   1e900:	andeq	lr, r1, r8, ror r4
   1e904:	andeq	lr, r1, r8, ror r4
   1e908:			; <UNDEFINED> instruction: 0x0001debc
   1e90c:	andeq	sp, r1, r4, asr pc
   1e910:			; <UNDEFINED> instruction: 0x0001debc
   1e914:	andeq	sp, r1, ip, lsl #30
   1e918:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1e91c:	strd	r6, [sp, #8]
   1e920:	strd	r8, [sp, #16]
   1e924:	strd	sl, [sp, #24]
   1e928:	str	lr, [sp, #32]
   1e92c:	sub	sp, sp, #52	; 0x34
   1e930:	mov	r5, r0
   1e934:	str	r1, [sp, #24]
   1e938:	str	r2, [sp, #28]
   1e93c:	mov	r4, r3
   1e940:	bl	10ef4 <__errno_location@plt>
   1e944:	str	r0, [sp, #32]
   1e948:	ldr	r3, [r0]
   1e94c:	str	r3, [sp, #36]	; 0x24
   1e950:	movw	r3, #8460	; 0x210c
   1e954:	movt	r3, #3
   1e958:	ldr	r6, [r3]
   1e95c:	cmn	r5, #-2147483647	; 0x80000001
   1e960:	movne	r3, #0
   1e964:	moveq	r3, #1
   1e968:	orrs	r3, r3, r5, lsr #31
   1e96c:	bne	1ead0 <dcngettext@plt+0xdae0>
   1e970:	movw	r3, #8460	; 0x210c
   1e974:	movt	r3, #3
   1e978:	ldr	r2, [r3, #4]
   1e97c:	cmp	r2, r5
   1e980:	bgt	1e9f0 <dcngettext@plt+0xda00>
   1e984:	str	r2, [sp, #44]	; 0x2c
   1e988:	add	r3, r3, #8
   1e98c:	cmp	r6, r3
   1e990:	beq	1ead4 <dcngettext@plt+0xdae4>
   1e994:	sub	r2, r5, r2
   1e998:	mov	r3, #8
   1e99c:	str	r3, [sp]
   1e9a0:	mvn	r3, #-2147483648	; 0x80000000
   1e9a4:	add	r2, r2, #1
   1e9a8:	add	r1, sp, #44	; 0x2c
   1e9ac:	mov	r0, r6
   1e9b0:	bl	1faf8 <dcngettext@plt+0xeb08>
   1e9b4:	mov	r6, r0
   1e9b8:	movw	r3, #8460	; 0x210c
   1e9bc:	movt	r3, #3
   1e9c0:	str	r0, [r3]
   1e9c4:	movw	r7, #8460	; 0x210c
   1e9c8:	movt	r7, #3
   1e9cc:	ldr	r0, [r7, #4]
   1e9d0:	ldr	r2, [sp, #44]	; 0x2c
   1e9d4:	sub	r2, r2, r0
   1e9d8:	lsl	r2, r2, #3
   1e9dc:	mov	r1, #0
   1e9e0:	add	r0, r6, r0, lsl #3
   1e9e4:	bl	10f18 <memset@plt>
   1e9e8:	ldr	r3, [sp, #44]	; 0x2c
   1e9ec:	str	r3, [r7, #4]
   1e9f0:	add	fp, r6, r5, lsl #3
   1e9f4:	ldr	r8, [r6, r5, lsl #3]
   1e9f8:	ldr	r7, [fp, #4]
   1e9fc:	ldr	r3, [r4, #4]
   1ea00:	orr	r9, r3, #1
   1ea04:	add	sl, r4, #8
   1ea08:	ldr	r3, [r4, #44]	; 0x2c
   1ea0c:	str	r3, [sp, #16]
   1ea10:	ldr	r3, [r4, #40]	; 0x28
   1ea14:	str	r3, [sp, #12]
   1ea18:	str	sl, [sp, #8]
   1ea1c:	str	r9, [sp, #4]
   1ea20:	ldr	r3, [r4]
   1ea24:	str	r3, [sp]
   1ea28:	ldr	r3, [sp, #28]
   1ea2c:	ldr	r2, [sp, #24]
   1ea30:	mov	r1, r8
   1ea34:	mov	r0, r7
   1ea38:	bl	1d220 <dcngettext@plt+0xc230>
   1ea3c:	cmp	r8, r0
   1ea40:	bhi	1eaa4 <dcngettext@plt+0xdab4>
   1ea44:	add	r8, r0, #1
   1ea48:	str	r8, [r6, r5, lsl #3]
   1ea4c:	movw	r3, #8592	; 0x2190
   1ea50:	movt	r3, #3
   1ea54:	cmp	r7, r3
   1ea58:	beq	1ea64 <dcngettext@plt+0xda74>
   1ea5c:	mov	r0, r7
   1ea60:	bl	1ce9c <dcngettext@plt+0xbeac>
   1ea64:	mov	r0, r8
   1ea68:	bl	1f8f4 <dcngettext@plt+0xe904>
   1ea6c:	mov	r7, r0
   1ea70:	str	r0, [fp, #4]
   1ea74:	ldr	r3, [r4, #44]	; 0x2c
   1ea78:	str	r3, [sp, #16]
   1ea7c:	ldr	r3, [r4, #40]	; 0x28
   1ea80:	str	r3, [sp, #12]
   1ea84:	str	sl, [sp, #8]
   1ea88:	str	r9, [sp, #4]
   1ea8c:	ldr	r3, [r4]
   1ea90:	str	r3, [sp]
   1ea94:	ldr	r3, [sp, #28]
   1ea98:	ldr	r2, [sp, #24]
   1ea9c:	mov	r1, r8
   1eaa0:	bl	1d220 <dcngettext@plt+0xc230>
   1eaa4:	ldr	r3, [sp, #32]
   1eaa8:	ldr	r2, [sp, #36]	; 0x24
   1eaac:	str	r2, [r3]
   1eab0:	mov	r0, r7
   1eab4:	add	sp, sp, #52	; 0x34
   1eab8:	ldrd	r4, [sp]
   1eabc:	ldrd	r6, [sp, #8]
   1eac0:	ldrd	r8, [sp, #16]
   1eac4:	ldrd	sl, [sp, #24]
   1eac8:	add	sp, sp, #32
   1eacc:	pop	{pc}		; (ldr pc, [sp], #4)
   1ead0:	bl	10fd8 <abort@plt>
   1ead4:	sub	r2, r5, r2
   1ead8:	mov	r3, #8
   1eadc:	str	r3, [sp]
   1eae0:	mvn	r3, #-2147483648	; 0x80000000
   1eae4:	add	r2, r2, #1
   1eae8:	add	r1, sp, #44	; 0x2c
   1eaec:	mov	r0, #0
   1eaf0:	bl	1faf8 <dcngettext@plt+0xeb08>
   1eaf4:	mov	r6, r0
   1eaf8:	movw	r3, #8460	; 0x210c
   1eafc:	movt	r3, #3
   1eb00:	str	r0, [r3]
   1eb04:	ldrd	r2, [r3, #8]
   1eb08:	strd	r2, [r0]
   1eb0c:	b	1e9c4 <dcngettext@plt+0xd9d4>
   1eb10:	strd	r4, [sp, #-16]!
   1eb14:	str	r6, [sp, #8]
   1eb18:	str	lr, [sp, #12]
   1eb1c:	mov	r4, r0
   1eb20:	bl	10ef4 <__errno_location@plt>
   1eb24:	mov	r5, r0
   1eb28:	ldr	r6, [r0]
   1eb2c:	cmp	r4, #0
   1eb30:	ldr	r3, [pc, #32]	; 1eb58 <dcngettext@plt+0xdb68>
   1eb34:	moveq	r4, r3
   1eb38:	mov	r1, #48	; 0x30
   1eb3c:	mov	r0, r4
   1eb40:	bl	1fc68 <dcngettext@plt+0xec78>
   1eb44:	str	r6, [r5]
   1eb48:	ldrd	r4, [sp]
   1eb4c:	ldr	r6, [sp, #8]
   1eb50:	add	sp, sp, #12
   1eb54:	pop	{pc}		; (ldr pc, [sp], #4)
   1eb58:	muleq	r3, r0, r2
   1eb5c:	subs	r3, r0, #0
   1eb60:	ldr	r2, [pc, #8]	; 1eb70 <dcngettext@plt+0xdb80>
   1eb64:	moveq	r3, r2
   1eb68:	ldr	r0, [r3]
   1eb6c:	bx	lr
   1eb70:	muleq	r3, r0, r2
   1eb74:	subs	r3, r0, #0
   1eb78:	ldr	r2, [pc, #8]	; 1eb88 <dcngettext@plt+0xdb98>
   1eb7c:	moveq	r3, r2
   1eb80:	str	r1, [r3]
   1eb84:	bx	lr
   1eb88:	muleq	r3, r0, r2
   1eb8c:	push	{lr}		; (str lr, [sp, #-4]!)
   1eb90:	subs	r3, r0, #0
   1eb94:	ldr	r0, [pc, #44]	; 1ebc8 <dcngettext@plt+0xdbd8>
   1eb98:	moveq	r3, r0
   1eb9c:	add	r3, r3, #8
   1eba0:	lsr	lr, r1, #5
   1eba4:	and	r1, r1, #31
   1eba8:	ldr	ip, [r3, lr, lsl #2]
   1ebac:	lsr	r0, ip, r1
   1ebb0:	eor	r2, r2, r0
   1ebb4:	and	r2, r2, #1
   1ebb8:	eor	r1, ip, r2, lsl r1
   1ebbc:	str	r1, [r3, lr, lsl #2]
   1ebc0:	and	r0, r0, #1
   1ebc4:	pop	{pc}		; (ldr pc, [sp], #4)
   1ebc8:	muleq	r3, r0, r2
   1ebcc:	subs	r3, r0, #0
   1ebd0:	ldr	r2, [pc, #12]	; 1ebe4 <dcngettext@plt+0xdbf4>
   1ebd4:	moveq	r3, r2
   1ebd8:	ldr	r0, [r3, #4]
   1ebdc:	str	r1, [r3, #4]
   1ebe0:	bx	lr
   1ebe4:	muleq	r3, r0, r2
   1ebe8:	subs	r3, r0, #0
   1ebec:	ldr	r0, [pc, #44]	; 1ec20 <dcngettext@plt+0xdc30>
   1ebf0:	moveq	r3, r0
   1ebf4:	mov	r0, #10
   1ebf8:	str	r0, [r3]
   1ebfc:	cmp	r2, #0
   1ec00:	cmpne	r1, #0
   1ec04:	beq	1ec14 <dcngettext@plt+0xdc24>
   1ec08:	str	r1, [r3, #40]	; 0x28
   1ec0c:	str	r2, [r3, #44]	; 0x2c
   1ec10:	bx	lr
   1ec14:	str	r4, [sp, #-8]!
   1ec18:	str	lr, [sp, #4]
   1ec1c:	bl	10fd8 <abort@plt>
   1ec20:	muleq	r3, r0, r2
   1ec24:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1ec28:	strd	r6, [sp, #8]
   1ec2c:	strd	r8, [sp, #16]
   1ec30:	str	sl, [sp, #24]
   1ec34:	str	lr, [sp, #28]
   1ec38:	sub	sp, sp, #24
   1ec3c:	mov	r7, r0
   1ec40:	mov	r8, r1
   1ec44:	mov	r9, r2
   1ec48:	mov	sl, r3
   1ec4c:	ldr	r4, [sp, #56]	; 0x38
   1ec50:	cmp	r4, #0
   1ec54:	ldr	r3, [pc, #104]	; 1ecc4 <dcngettext@plt+0xdcd4>
   1ec58:	moveq	r4, r3
   1ec5c:	bl	10ef4 <__errno_location@plt>
   1ec60:	mov	r5, r0
   1ec64:	ldr	r6, [r0]
   1ec68:	ldr	r3, [r4, #44]	; 0x2c
   1ec6c:	str	r3, [sp, #16]
   1ec70:	ldr	r3, [r4, #40]	; 0x28
   1ec74:	str	r3, [sp, #12]
   1ec78:	add	r3, r4, #8
   1ec7c:	str	r3, [sp, #8]
   1ec80:	ldr	r3, [r4, #4]
   1ec84:	str	r3, [sp, #4]
   1ec88:	ldr	r3, [r4]
   1ec8c:	str	r3, [sp]
   1ec90:	mov	r3, sl
   1ec94:	mov	r2, r9
   1ec98:	mov	r1, r8
   1ec9c:	mov	r0, r7
   1eca0:	bl	1d220 <dcngettext@plt+0xc230>
   1eca4:	str	r6, [r5]
   1eca8:	add	sp, sp, #24
   1ecac:	ldrd	r4, [sp]
   1ecb0:	ldrd	r6, [sp, #8]
   1ecb4:	ldrd	r8, [sp, #16]
   1ecb8:	ldr	sl, [sp, #24]
   1ecbc:	add	sp, sp, #28
   1ecc0:	pop	{pc}		; (ldr pc, [sp], #4)
   1ecc4:	muleq	r3, r0, r2
   1ecc8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1eccc:	strd	r6, [sp, #8]
   1ecd0:	strd	r8, [sp, #16]
   1ecd4:	strd	sl, [sp, #24]
   1ecd8:	str	lr, [sp, #32]
   1ecdc:	sub	sp, sp, #44	; 0x2c
   1ece0:	mov	r8, r0
   1ece4:	mov	sl, r1
   1ece8:	mov	r6, r2
   1ecec:	subs	r4, r3, #0
   1ecf0:	ldr	r3, [pc, #200]	; 1edc0 <dcngettext@plt+0xddd0>
   1ecf4:	moveq	r4, r3
   1ecf8:	bl	10ef4 <__errno_location@plt>
   1ecfc:	mov	r7, r0
   1ed00:	ldr	fp, [r0]
   1ed04:	ldr	r5, [r4, #4]
   1ed08:	cmp	r6, #0
   1ed0c:	orreq	r5, r5, #1
   1ed10:	add	r9, r4, #8
   1ed14:	ldr	r3, [r4, #44]	; 0x2c
   1ed18:	str	r3, [sp, #16]
   1ed1c:	ldr	r3, [r4, #40]	; 0x28
   1ed20:	str	r3, [sp, #12]
   1ed24:	str	r9, [sp, #8]
   1ed28:	str	r5, [sp, #4]
   1ed2c:	ldr	r3, [r4]
   1ed30:	str	r3, [sp]
   1ed34:	str	sl, [sp, #36]	; 0x24
   1ed38:	mov	r3, sl
   1ed3c:	str	r8, [sp, #32]
   1ed40:	mov	r2, r8
   1ed44:	mov	r1, #0
   1ed48:	mov	r0, r1
   1ed4c:	bl	1d220 <dcngettext@plt+0xc230>
   1ed50:	mov	sl, r0
   1ed54:	add	r8, r0, #1
   1ed58:	mov	r0, r8
   1ed5c:	bl	1f8f4 <dcngettext@plt+0xe904>
   1ed60:	str	r0, [sp, #28]
   1ed64:	ldr	r3, [r4, #44]	; 0x2c
   1ed68:	str	r3, [sp, #16]
   1ed6c:	ldr	r3, [r4, #40]	; 0x28
   1ed70:	str	r3, [sp, #12]
   1ed74:	str	r9, [sp, #8]
   1ed78:	str	r5, [sp, #4]
   1ed7c:	ldr	r3, [r4]
   1ed80:	str	r3, [sp]
   1ed84:	ldr	r3, [sp, #36]	; 0x24
   1ed88:	ldr	r2, [sp, #32]
   1ed8c:	mov	r1, r8
   1ed90:	bl	1d220 <dcngettext@plt+0xc230>
   1ed94:	str	fp, [r7]
   1ed98:	cmp	r6, #0
   1ed9c:	strne	sl, [r6]
   1eda0:	ldr	r0, [sp, #28]
   1eda4:	add	sp, sp, #44	; 0x2c
   1eda8:	ldrd	r4, [sp]
   1edac:	ldrd	r6, [sp, #8]
   1edb0:	ldrd	r8, [sp, #16]
   1edb4:	ldrd	sl, [sp, #24]
   1edb8:	add	sp, sp, #32
   1edbc:	pop	{pc}		; (ldr pc, [sp], #4)
   1edc0:	muleq	r3, r0, r2
   1edc4:	str	r4, [sp, #-8]!
   1edc8:	str	lr, [sp, #4]
   1edcc:	mov	r3, r2
   1edd0:	mov	r2, #0
   1edd4:	bl	1ecc8 <dcngettext@plt+0xdcd8>
   1edd8:	ldr	r4, [sp]
   1eddc:	add	sp, sp, #4
   1ede0:	pop	{pc}		; (ldr pc, [sp], #4)
   1ede4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1ede8:	strd	r6, [sp, #8]
   1edec:	str	r8, [sp, #16]
   1edf0:	str	lr, [sp, #20]
   1edf4:	movw	r3, #8460	; 0x210c
   1edf8:	movt	r3, #3
   1edfc:	ldr	r7, [r3]
   1ee00:	ldr	r3, [r3, #4]
   1ee04:	cmp	r3, #1
   1ee08:	ble	1ee34 <dcngettext@plt+0xde44>
   1ee0c:	mov	r4, #1
   1ee10:	add	r6, r7, #4
   1ee14:	movw	r5, #8460	; 0x210c
   1ee18:	movt	r5, #3
   1ee1c:	ldr	r0, [r6, r4, lsl #3]
   1ee20:	bl	1ce9c <dcngettext@plt+0xbeac>
   1ee24:	add	r4, r4, #1
   1ee28:	ldr	r3, [r5, #4]
   1ee2c:	cmp	r3, r4
   1ee30:	bgt	1ee1c <dcngettext@plt+0xde2c>
   1ee34:	ldr	r0, [r7, #4]
   1ee38:	movw	r3, #8592	; 0x2190
   1ee3c:	movt	r3, #3
   1ee40:	cmp	r0, r3
   1ee44:	beq	1ee68 <dcngettext@plt+0xde78>
   1ee48:	bl	1ce9c <dcngettext@plt+0xbeac>
   1ee4c:	movw	r3, #8460	; 0x210c
   1ee50:	movt	r3, #3
   1ee54:	mov	r2, #256	; 0x100
   1ee58:	str	r2, [r3, #8]
   1ee5c:	movw	r2, #8592	; 0x2190
   1ee60:	movt	r2, #3
   1ee64:	str	r2, [r3, #12]
   1ee68:	ldr	r3, [pc, #64]	; 1eeb0 <dcngettext@plt+0xdec0>
   1ee6c:	cmp	r7, r3
   1ee70:	beq	1ee8c <dcngettext@plt+0xde9c>
   1ee74:	mov	r0, r7
   1ee78:	bl	1ce9c <dcngettext@plt+0xbeac>
   1ee7c:	movw	r3, #8460	; 0x210c
   1ee80:	movt	r3, #3
   1ee84:	add	r2, r3, #8
   1ee88:	str	r2, [r3]
   1ee8c:	movw	r3, #8460	; 0x210c
   1ee90:	movt	r3, #3
   1ee94:	mov	r2, #1
   1ee98:	str	r2, [r3, #4]
   1ee9c:	ldrd	r4, [sp]
   1eea0:	ldrd	r6, [sp, #8]
   1eea4:	ldr	r8, [sp, #16]
   1eea8:	add	sp, sp, #20
   1eeac:	pop	{pc}		; (ldr pc, [sp], #4)
   1eeb0:	andeq	r2, r3, r4, lsl r1
   1eeb4:	str	r4, [sp, #-8]!
   1eeb8:	str	lr, [sp, #4]
   1eebc:	ldr	r3, [pc, #16]	; 1eed4 <dcngettext@plt+0xdee4>
   1eec0:	mvn	r2, #0
   1eec4:	bl	1e918 <dcngettext@plt+0xd928>
   1eec8:	ldr	r4, [sp]
   1eecc:	add	sp, sp, #4
   1eed0:	pop	{pc}		; (ldr pc, [sp], #4)
   1eed4:	muleq	r3, r0, r2
   1eed8:	str	r4, [sp, #-8]!
   1eedc:	str	lr, [sp, #4]
   1eee0:	ldr	r3, [pc, #12]	; 1eef4 <dcngettext@plt+0xdf04>
   1eee4:	bl	1e918 <dcngettext@plt+0xd928>
   1eee8:	ldr	r4, [sp]
   1eeec:	add	sp, sp, #4
   1eef0:	pop	{pc}		; (ldr pc, [sp], #4)
   1eef4:	muleq	r3, r0, r2
   1eef8:	str	r4, [sp, #-8]!
   1eefc:	str	lr, [sp, #4]
   1ef00:	mov	r1, r0
   1ef04:	mov	r0, #0
   1ef08:	bl	1eeb4 <dcngettext@plt+0xdec4>
   1ef0c:	ldr	r4, [sp]
   1ef10:	add	sp, sp, #4
   1ef14:	pop	{pc}		; (ldr pc, [sp], #4)
   1ef18:	str	r4, [sp, #-8]!
   1ef1c:	str	lr, [sp, #4]
   1ef20:	mov	r2, r1
   1ef24:	mov	r1, r0
   1ef28:	mov	r0, #0
   1ef2c:	bl	1eed8 <dcngettext@plt+0xdee8>
   1ef30:	ldr	r4, [sp]
   1ef34:	add	sp, sp, #4
   1ef38:	pop	{pc}		; (ldr pc, [sp], #4)
   1ef3c:	strd	r4, [sp, #-12]!
   1ef40:	str	lr, [sp, #8]
   1ef44:	sub	sp, sp, #52	; 0x34
   1ef48:	mov	r4, r0
   1ef4c:	mov	r5, r2
   1ef50:	mov	r0, sp
   1ef54:	bl	1d08c <dcngettext@plt+0xc09c>
   1ef58:	mov	r3, sp
   1ef5c:	mvn	r2, #0
   1ef60:	mov	r1, r5
   1ef64:	mov	r0, r4
   1ef68:	bl	1e918 <dcngettext@plt+0xd928>
   1ef6c:	add	sp, sp, #52	; 0x34
   1ef70:	ldrd	r4, [sp]
   1ef74:	add	sp, sp, #8
   1ef78:	pop	{pc}		; (ldr pc, [sp], #4)
   1ef7c:	strd	r4, [sp, #-16]!
   1ef80:	str	r6, [sp, #8]
   1ef84:	str	lr, [sp, #12]
   1ef88:	sub	sp, sp, #48	; 0x30
   1ef8c:	mov	r4, r0
   1ef90:	mov	r5, r2
   1ef94:	mov	r6, r3
   1ef98:	mov	r0, sp
   1ef9c:	bl	1d08c <dcngettext@plt+0xc09c>
   1efa0:	mov	r3, sp
   1efa4:	mov	r2, r6
   1efa8:	mov	r1, r5
   1efac:	mov	r0, r4
   1efb0:	bl	1e918 <dcngettext@plt+0xd928>
   1efb4:	add	sp, sp, #48	; 0x30
   1efb8:	ldrd	r4, [sp]
   1efbc:	ldr	r6, [sp, #8]
   1efc0:	add	sp, sp, #12
   1efc4:	pop	{pc}		; (ldr pc, [sp], #4)
   1efc8:	str	r4, [sp, #-8]!
   1efcc:	str	lr, [sp, #4]
   1efd0:	mov	r2, r1
   1efd4:	mov	r1, r0
   1efd8:	mov	r0, #0
   1efdc:	bl	1ef3c <dcngettext@plt+0xdf4c>
   1efe0:	ldr	r4, [sp]
   1efe4:	add	sp, sp, #4
   1efe8:	pop	{pc}		; (ldr pc, [sp], #4)
   1efec:	str	r4, [sp, #-8]!
   1eff0:	str	lr, [sp, #4]
   1eff4:	mov	r3, r2
   1eff8:	mov	r2, r1
   1effc:	mov	r1, r0
   1f000:	mov	r0, #0
   1f004:	bl	1ef7c <dcngettext@plt+0xdf8c>
   1f008:	ldr	r4, [sp]
   1f00c:	add	sp, sp, #4
   1f010:	pop	{pc}		; (ldr pc, [sp], #4)
   1f014:	strd	r4, [sp, #-12]!
   1f018:	str	lr, [sp, #8]
   1f01c:	sub	sp, sp, #52	; 0x34
   1f020:	mov	r4, r0
   1f024:	mov	r5, r1
   1f028:	mov	r1, r2
   1f02c:	ldr	r0, [pc, #92]	; 1f090 <dcngettext@plt+0xe0a0>
   1f030:	ldrd	r2, [r0]
   1f034:	strd	r2, [sp]
   1f038:	ldrd	r2, [r0, #8]
   1f03c:	strd	r2, [sp, #8]
   1f040:	ldrd	r2, [r0, #16]
   1f044:	strd	r2, [sp, #16]
   1f048:	ldrd	r2, [r0, #24]
   1f04c:	strd	r2, [sp, #24]
   1f050:	ldrd	r2, [r0, #32]
   1f054:	strd	r2, [sp, #32]
   1f058:	ldrd	r2, [r0, #40]	; 0x28
   1f05c:	strd	r2, [sp, #40]	; 0x28
   1f060:	mov	r2, #1
   1f064:	mov	r0, sp
   1f068:	bl	1eb8c <dcngettext@plt+0xdb9c>
   1f06c:	mov	r3, sp
   1f070:	mov	r2, r5
   1f074:	mov	r1, r4
   1f078:	mov	r0, #0
   1f07c:	bl	1e918 <dcngettext@plt+0xd928>
   1f080:	add	sp, sp, #52	; 0x34
   1f084:	ldrd	r4, [sp]
   1f088:	add	sp, sp, #8
   1f08c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f090:	muleq	r3, r0, r2
   1f094:	str	r4, [sp, #-8]!
   1f098:	str	lr, [sp, #4]
   1f09c:	mov	r2, r1
   1f0a0:	mvn	r1, #0
   1f0a4:	bl	1f014 <dcngettext@plt+0xe024>
   1f0a8:	ldr	r4, [sp]
   1f0ac:	add	sp, sp, #4
   1f0b0:	pop	{pc}		; (ldr pc, [sp], #4)
   1f0b4:	str	r4, [sp, #-8]!
   1f0b8:	str	lr, [sp, #4]
   1f0bc:	mov	r1, #58	; 0x3a
   1f0c0:	bl	1f094 <dcngettext@plt+0xe0a4>
   1f0c4:	ldr	r4, [sp]
   1f0c8:	add	sp, sp, #4
   1f0cc:	pop	{pc}		; (ldr pc, [sp], #4)
   1f0d0:	str	r4, [sp, #-8]!
   1f0d4:	str	lr, [sp, #4]
   1f0d8:	mov	r2, #58	; 0x3a
   1f0dc:	bl	1f014 <dcngettext@plt+0xe024>
   1f0e0:	ldr	r4, [sp]
   1f0e4:	add	sp, sp, #4
   1f0e8:	pop	{pc}		; (ldr pc, [sp], #4)
   1f0ec:	strd	r4, [sp, #-12]!
   1f0f0:	str	lr, [sp, #8]
   1f0f4:	sub	sp, sp, #100	; 0x64
   1f0f8:	mov	r4, r0
   1f0fc:	mov	r5, r2
   1f100:	mov	r0, sp
   1f104:	bl	1d08c <dcngettext@plt+0xc09c>
   1f108:	ldrd	r2, [sp]
   1f10c:	strd	r2, [sp, #48]	; 0x30
   1f110:	ldrd	r2, [sp, #8]
   1f114:	strd	r2, [sp, #56]	; 0x38
   1f118:	ldrd	r2, [sp, #16]
   1f11c:	strd	r2, [sp, #64]	; 0x40
   1f120:	ldrd	r2, [sp, #24]
   1f124:	strd	r2, [sp, #72]	; 0x48
   1f128:	ldrd	r2, [sp, #32]
   1f12c:	strd	r2, [sp, #80]	; 0x50
   1f130:	ldrd	r2, [sp, #40]	; 0x28
   1f134:	strd	r2, [sp, #88]	; 0x58
   1f138:	mov	r2, #1
   1f13c:	mov	r1, #58	; 0x3a
   1f140:	add	r0, sp, #48	; 0x30
   1f144:	bl	1eb8c <dcngettext@plt+0xdb9c>
   1f148:	add	r3, sp, #48	; 0x30
   1f14c:	mvn	r2, #0
   1f150:	mov	r1, r5
   1f154:	mov	r0, r4
   1f158:	bl	1e918 <dcngettext@plt+0xd928>
   1f15c:	add	sp, sp, #100	; 0x64
   1f160:	ldrd	r4, [sp]
   1f164:	add	sp, sp, #8
   1f168:	pop	{pc}		; (ldr pc, [sp], #4)
   1f16c:	strd	r4, [sp, #-20]!	; 0xffffffec
   1f170:	strd	r6, [sp, #8]
   1f174:	str	lr, [sp, #16]
   1f178:	sub	sp, sp, #52	; 0x34
   1f17c:	mov	r4, r0
   1f180:	mov	r5, r3
   1f184:	ldr	r3, [pc, #92]	; 1f1e8 <dcngettext@plt+0xe1f8>
   1f188:	ldrd	r6, [r3]
   1f18c:	strd	r6, [sp]
   1f190:	ldrd	r6, [r3, #8]
   1f194:	strd	r6, [sp, #8]
   1f198:	ldrd	r6, [r3, #16]
   1f19c:	strd	r6, [sp, #16]
   1f1a0:	ldrd	r6, [r3, #24]
   1f1a4:	strd	r6, [sp, #24]
   1f1a8:	ldrd	r6, [r3, #32]
   1f1ac:	strd	r6, [sp, #32]
   1f1b0:	ldrd	r6, [r3, #40]	; 0x28
   1f1b4:	strd	r6, [sp, #40]	; 0x28
   1f1b8:	mov	r0, sp
   1f1bc:	bl	1ebe8 <dcngettext@plt+0xdbf8>
   1f1c0:	mov	r3, sp
   1f1c4:	ldr	r2, [sp, #72]	; 0x48
   1f1c8:	mov	r1, r5
   1f1cc:	mov	r0, r4
   1f1d0:	bl	1e918 <dcngettext@plt+0xd928>
   1f1d4:	add	sp, sp, #52	; 0x34
   1f1d8:	ldrd	r4, [sp]
   1f1dc:	ldrd	r6, [sp, #8]
   1f1e0:	add	sp, sp, #16
   1f1e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f1e8:	muleq	r3, r0, r2
   1f1ec:	push	{lr}		; (str lr, [sp, #-4]!)
   1f1f0:	sub	sp, sp, #12
   1f1f4:	mvn	ip, #0
   1f1f8:	str	ip, [sp]
   1f1fc:	bl	1f16c <dcngettext@plt+0xe17c>
   1f200:	add	sp, sp, #12
   1f204:	pop	{pc}		; (ldr pc, [sp], #4)
   1f208:	str	r4, [sp, #-8]!
   1f20c:	str	lr, [sp, #4]
   1f210:	mov	r3, r2
   1f214:	mov	r2, r1
   1f218:	mov	r1, r0
   1f21c:	mov	r0, #0
   1f220:	bl	1f1ec <dcngettext@plt+0xe1fc>
   1f224:	ldr	r4, [sp]
   1f228:	add	sp, sp, #4
   1f22c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f230:	push	{lr}		; (str lr, [sp, #-4]!)
   1f234:	sub	sp, sp, #12
   1f238:	str	r3, [sp]
   1f23c:	mov	r3, r2
   1f240:	mov	r2, r1
   1f244:	mov	r1, r0
   1f248:	mov	r0, #0
   1f24c:	bl	1f16c <dcngettext@plt+0xe17c>
   1f250:	add	sp, sp, #12
   1f254:	pop	{pc}		; (ldr pc, [sp], #4)
   1f258:	str	r4, [sp, #-8]!
   1f25c:	str	lr, [sp, #4]
   1f260:	ldr	r3, [pc, #12]	; 1f274 <dcngettext@plt+0xe284>
   1f264:	bl	1e918 <dcngettext@plt+0xd928>
   1f268:	ldr	r4, [sp]
   1f26c:	add	sp, sp, #4
   1f270:	pop	{pc}		; (ldr pc, [sp], #4)
   1f274:	andeq	r2, r3, ip, lsl r1
   1f278:	str	r4, [sp, #-8]!
   1f27c:	str	lr, [sp, #4]
   1f280:	mov	r2, r1
   1f284:	mov	r1, r0
   1f288:	mov	r0, #0
   1f28c:	bl	1f258 <dcngettext@plt+0xe268>
   1f290:	ldr	r4, [sp]
   1f294:	add	sp, sp, #4
   1f298:	pop	{pc}		; (ldr pc, [sp], #4)
   1f29c:	str	r4, [sp, #-8]!
   1f2a0:	str	lr, [sp, #4]
   1f2a4:	mvn	r2, #0
   1f2a8:	bl	1f258 <dcngettext@plt+0xe268>
   1f2ac:	ldr	r4, [sp]
   1f2b0:	add	sp, sp, #4
   1f2b4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f2b8:	str	r4, [sp, #-8]!
   1f2bc:	str	lr, [sp, #4]
   1f2c0:	mov	r1, r0
   1f2c4:	mov	r0, #0
   1f2c8:	bl	1f29c <dcngettext@plt+0xe2ac>
   1f2cc:	ldr	r4, [sp]
   1f2d0:	add	sp, sp, #4
   1f2d4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f2d8:	str	r4, [sp, #-8]!
   1f2dc:	str	lr, [sp, #4]
   1f2e0:	mov	r2, #3
   1f2e4:	mov	r1, #0
   1f2e8:	bl	1ff1c <dcngettext@plt+0xef2c>
   1f2ec:	ldr	r4, [sp]
   1f2f0:	add	sp, sp, #4
   1f2f4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f2f8:	strd	r4, [sp, #-16]!
   1f2fc:	str	r6, [sp, #8]
   1f300:	str	lr, [sp, #12]
   1f304:	sub	sp, sp, #32
   1f308:	mov	r4, r0
   1f30c:	ldr	r5, [sp, #48]	; 0x30
   1f310:	ldr	r6, [sp, #52]	; 0x34
   1f314:	cmp	r1, #0
   1f318:	beq	1f3e4 <dcngettext@plt+0xe3f4>
   1f31c:	str	r3, [sp, #4]
   1f320:	str	r2, [sp]
   1f324:	mov	r3, r1
   1f328:	movw	r2, #5272	; 0x1498
   1f32c:	movt	r2, #2
   1f330:	mov	r1, #1
   1f334:	bl	10f3c <__fprintf_chk@plt>
   1f338:	mov	r2, #5
   1f33c:	movw	r1, #5292	; 0x14ac
   1f340:	movt	r1, #2
   1f344:	mov	r0, #0
   1f348:	bl	10e04 <dcgettext@plt>
   1f34c:	movw	r3, #2022	; 0x7e6
   1f350:	str	r3, [sp]
   1f354:	mov	r3, r0
   1f358:	movw	r2, #6020	; 0x1784
   1f35c:	movt	r2, #2
   1f360:	mov	r1, #1
   1f364:	mov	r0, r4
   1f368:	bl	10f3c <__fprintf_chk@plt>
   1f36c:	mov	r1, r4
   1f370:	mov	r0, #10
   1f374:	bl	10df8 <fputc_unlocked@plt>
   1f378:	mov	r2, #5
   1f37c:	movw	r1, #5296	; 0x14b0
   1f380:	movt	r1, #2
   1f384:	mov	r0, #0
   1f388:	bl	10e04 <dcgettext@plt>
   1f38c:	movw	r3, #5468	; 0x155c
   1f390:	movt	r3, #2
   1f394:	mov	r2, r0
   1f398:	mov	r1, #1
   1f39c:	mov	r0, r4
   1f3a0:	bl	10f3c <__fprintf_chk@plt>
   1f3a4:	mov	r1, r4
   1f3a8:	mov	r0, #10
   1f3ac:	bl	10df8 <fputc_unlocked@plt>
   1f3b0:	cmp	r6, #9
   1f3b4:	ldrls	pc, [pc, r6, lsl #2]
   1f3b8:	b	1f6bc <dcngettext@plt+0xe6cc>
   1f3bc:	andeq	pc, r1, r8, lsr #8
   1f3c0:	andeq	pc, r1, r0, lsl #8
   1f3c4:	andeq	pc, r1, ip, lsr r4	; <UNPREDICTABLE>
   1f3c8:	andeq	pc, r1, r0, ror r4	; <UNPREDICTABLE>
   1f3cc:	andeq	pc, r1, ip, lsr #9
   1f3d0:	strdeq	pc, [r1], -r0
   1f3d4:	andeq	pc, r1, ip, lsr r5	; <UNPREDICTABLE>
   1f3d8:	muleq	r1, r0, r5
   1f3dc:	andeq	pc, r1, ip, ror #11
   1f3e0:	andeq	pc, r1, r0, asr r6	; <UNPREDICTABLE>
   1f3e4:	str	r3, [sp]
   1f3e8:	mov	r3, r2
   1f3ec:	movw	r2, #5284	; 0x14a4
   1f3f0:	movt	r2, #2
   1f3f4:	mov	r1, #1
   1f3f8:	bl	10f3c <__fprintf_chk@plt>
   1f3fc:	b	1f338 <dcngettext@plt+0xe348>
   1f400:	mov	r2, #5
   1f404:	movw	r1, #5504	; 0x1580
   1f408:	movt	r1, #2
   1f40c:	mov	r0, #0
   1f410:	bl	10e04 <dcgettext@plt>
   1f414:	ldr	r3, [r5]
   1f418:	mov	r2, r0
   1f41c:	mov	r1, #1
   1f420:	mov	r0, r4
   1f424:	bl	10f3c <__fprintf_chk@plt>
   1f428:	add	sp, sp, #32
   1f42c:	ldrd	r4, [sp]
   1f430:	ldr	r6, [sp, #8]
   1f434:	add	sp, sp, #12
   1f438:	pop	{pc}		; (ldr pc, [sp], #4)
   1f43c:	mov	r2, #5
   1f440:	movw	r1, #5520	; 0x1590
   1f444:	movt	r1, #2
   1f448:	mov	r0, #0
   1f44c:	bl	10e04 <dcgettext@plt>
   1f450:	ldr	r3, [r5, #4]
   1f454:	str	r3, [sp]
   1f458:	ldr	r3, [r5]
   1f45c:	mov	r2, r0
   1f460:	mov	r1, #1
   1f464:	mov	r0, r4
   1f468:	bl	10f3c <__fprintf_chk@plt>
   1f46c:	b	1f428 <dcngettext@plt+0xe438>
   1f470:	mov	r2, #5
   1f474:	movw	r1, #5544	; 0x15a8
   1f478:	movt	r1, #2
   1f47c:	mov	r0, #0
   1f480:	bl	10e04 <dcgettext@plt>
   1f484:	ldr	r3, [r5, #8]
   1f488:	str	r3, [sp, #4]
   1f48c:	ldr	r3, [r5, #4]
   1f490:	str	r3, [sp]
   1f494:	ldr	r3, [r5]
   1f498:	mov	r2, r0
   1f49c:	mov	r1, #1
   1f4a0:	mov	r0, r4
   1f4a4:	bl	10f3c <__fprintf_chk@plt>
   1f4a8:	b	1f428 <dcngettext@plt+0xe438>
   1f4ac:	mov	r2, #5
   1f4b0:	movw	r1, #5572	; 0x15c4
   1f4b4:	movt	r1, #2
   1f4b8:	mov	r0, #0
   1f4bc:	bl	10e04 <dcgettext@plt>
   1f4c0:	ldr	r3, [r5, #12]
   1f4c4:	str	r3, [sp, #8]
   1f4c8:	ldr	r3, [r5, #8]
   1f4cc:	str	r3, [sp, #4]
   1f4d0:	ldr	r3, [r5, #4]
   1f4d4:	str	r3, [sp]
   1f4d8:	ldr	r3, [r5]
   1f4dc:	mov	r2, r0
   1f4e0:	mov	r1, #1
   1f4e4:	mov	r0, r4
   1f4e8:	bl	10f3c <__fprintf_chk@plt>
   1f4ec:	b	1f428 <dcngettext@plt+0xe438>
   1f4f0:	mov	r2, #5
   1f4f4:	movw	r1, #5604	; 0x15e4
   1f4f8:	movt	r1, #2
   1f4fc:	mov	r0, #0
   1f500:	bl	10e04 <dcgettext@plt>
   1f504:	ldr	r3, [r5, #16]
   1f508:	str	r3, [sp, #12]
   1f50c:	ldr	r3, [r5, #12]
   1f510:	str	r3, [sp, #8]
   1f514:	ldr	r3, [r5, #8]
   1f518:	str	r3, [sp, #4]
   1f51c:	ldr	r3, [r5, #4]
   1f520:	str	r3, [sp]
   1f524:	ldr	r3, [r5]
   1f528:	mov	r2, r0
   1f52c:	mov	r1, #1
   1f530:	mov	r0, r4
   1f534:	bl	10f3c <__fprintf_chk@plt>
   1f538:	b	1f428 <dcngettext@plt+0xe438>
   1f53c:	mov	r2, #5
   1f540:	movw	r1, #5640	; 0x1608
   1f544:	movt	r1, #2
   1f548:	mov	r0, #0
   1f54c:	bl	10e04 <dcgettext@plt>
   1f550:	ldr	r3, [r5, #20]
   1f554:	str	r3, [sp, #16]
   1f558:	ldr	r3, [r5, #16]
   1f55c:	str	r3, [sp, #12]
   1f560:	ldr	r3, [r5, #12]
   1f564:	str	r3, [sp, #8]
   1f568:	ldr	r3, [r5, #8]
   1f56c:	str	r3, [sp, #4]
   1f570:	ldr	r3, [r5, #4]
   1f574:	str	r3, [sp]
   1f578:	ldr	r3, [r5]
   1f57c:	mov	r2, r0
   1f580:	mov	r1, #1
   1f584:	mov	r0, r4
   1f588:	bl	10f3c <__fprintf_chk@plt>
   1f58c:	b	1f428 <dcngettext@plt+0xe438>
   1f590:	mov	r2, #5
   1f594:	movw	r1, #5680	; 0x1630
   1f598:	movt	r1, #2
   1f59c:	mov	r0, #0
   1f5a0:	bl	10e04 <dcgettext@plt>
   1f5a4:	ldr	r3, [r5, #24]
   1f5a8:	str	r3, [sp, #20]
   1f5ac:	ldr	r3, [r5, #20]
   1f5b0:	str	r3, [sp, #16]
   1f5b4:	ldr	r3, [r5, #16]
   1f5b8:	str	r3, [sp, #12]
   1f5bc:	ldr	r3, [r5, #12]
   1f5c0:	str	r3, [sp, #8]
   1f5c4:	ldr	r3, [r5, #8]
   1f5c8:	str	r3, [sp, #4]
   1f5cc:	ldr	r3, [r5, #4]
   1f5d0:	str	r3, [sp]
   1f5d4:	ldr	r3, [r5]
   1f5d8:	mov	r2, r0
   1f5dc:	mov	r1, #1
   1f5e0:	mov	r0, r4
   1f5e4:	bl	10f3c <__fprintf_chk@plt>
   1f5e8:	b	1f428 <dcngettext@plt+0xe438>
   1f5ec:	mov	r2, #5
   1f5f0:	movw	r1, #5724	; 0x165c
   1f5f4:	movt	r1, #2
   1f5f8:	mov	r0, #0
   1f5fc:	bl	10e04 <dcgettext@plt>
   1f600:	ldr	r3, [r5, #28]
   1f604:	str	r3, [sp, #24]
   1f608:	ldr	r3, [r5, #24]
   1f60c:	str	r3, [sp, #20]
   1f610:	ldr	r3, [r5, #20]
   1f614:	str	r3, [sp, #16]
   1f618:	ldr	r3, [r5, #16]
   1f61c:	str	r3, [sp, #12]
   1f620:	ldr	r3, [r5, #12]
   1f624:	str	r3, [sp, #8]
   1f628:	ldr	r3, [r5, #8]
   1f62c:	str	r3, [sp, #4]
   1f630:	ldr	r3, [r5, #4]
   1f634:	str	r3, [sp]
   1f638:	ldr	r3, [r5]
   1f63c:	mov	r2, r0
   1f640:	mov	r1, #1
   1f644:	mov	r0, r4
   1f648:	bl	10f3c <__fprintf_chk@plt>
   1f64c:	b	1f428 <dcngettext@plt+0xe438>
   1f650:	mov	r2, #5
   1f654:	movw	r1, #5772	; 0x168c
   1f658:	movt	r1, #2
   1f65c:	mov	r0, #0
   1f660:	bl	10e04 <dcgettext@plt>
   1f664:	ldr	r3, [r5, #32]
   1f668:	str	r3, [sp, #28]
   1f66c:	ldr	r3, [r5, #28]
   1f670:	str	r3, [sp, #24]
   1f674:	ldr	r3, [r5, #24]
   1f678:	str	r3, [sp, #20]
   1f67c:	ldr	r3, [r5, #20]
   1f680:	str	r3, [sp, #16]
   1f684:	ldr	r3, [r5, #16]
   1f688:	str	r3, [sp, #12]
   1f68c:	ldr	r3, [r5, #12]
   1f690:	str	r3, [sp, #8]
   1f694:	ldr	r3, [r5, #8]
   1f698:	str	r3, [sp, #4]
   1f69c:	ldr	r3, [r5, #4]
   1f6a0:	str	r3, [sp]
   1f6a4:	ldr	r3, [r5]
   1f6a8:	mov	r2, r0
   1f6ac:	mov	r1, #1
   1f6b0:	mov	r0, r4
   1f6b4:	bl	10f3c <__fprintf_chk@plt>
   1f6b8:	b	1f428 <dcngettext@plt+0xe438>
   1f6bc:	mov	r2, #5
   1f6c0:	movw	r1, #5824	; 0x16c0
   1f6c4:	movt	r1, #2
   1f6c8:	mov	r0, #0
   1f6cc:	bl	10e04 <dcgettext@plt>
   1f6d0:	ldr	r3, [r5, #32]
   1f6d4:	str	r3, [sp, #28]
   1f6d8:	ldr	r3, [r5, #28]
   1f6dc:	str	r3, [sp, #24]
   1f6e0:	ldr	r3, [r5, #24]
   1f6e4:	str	r3, [sp, #20]
   1f6e8:	ldr	r3, [r5, #20]
   1f6ec:	str	r3, [sp, #16]
   1f6f0:	ldr	r3, [r5, #16]
   1f6f4:	str	r3, [sp, #12]
   1f6f8:	ldr	r3, [r5, #12]
   1f6fc:	str	r3, [sp, #8]
   1f700:	ldr	r3, [r5, #8]
   1f704:	str	r3, [sp, #4]
   1f708:	ldr	r3, [r5, #4]
   1f70c:	str	r3, [sp]
   1f710:	ldr	r3, [r5]
   1f714:	mov	r2, r0
   1f718:	mov	r1, #1
   1f71c:	mov	r0, r4
   1f720:	bl	10f3c <__fprintf_chk@plt>
   1f724:	b	1f428 <dcngettext@plt+0xe438>
   1f728:	strd	r4, [sp, #-12]!
   1f72c:	str	lr, [sp, #8]
   1f730:	sub	sp, sp, #12
   1f734:	ldr	r5, [sp, #24]
   1f738:	ldr	ip, [r5]
   1f73c:	cmp	ip, #0
   1f740:	beq	1f778 <dcngettext@plt+0xe788>
   1f744:	mov	lr, r5
   1f748:	mov	ip, #0
   1f74c:	add	ip, ip, #1
   1f750:	ldr	r4, [lr, #4]!
   1f754:	cmp	r4, #0
   1f758:	bne	1f74c <dcngettext@plt+0xe75c>
   1f75c:	str	ip, [sp, #4]
   1f760:	str	r5, [sp]
   1f764:	bl	1f2f8 <dcngettext@plt+0xe308>
   1f768:	add	sp, sp, #12
   1f76c:	ldrd	r4, [sp]
   1f770:	add	sp, sp, #8
   1f774:	pop	{pc}		; (ldr pc, [sp], #4)
   1f778:	mov	ip, #0
   1f77c:	b	1f75c <dcngettext@plt+0xe76c>
   1f780:	strd	r4, [sp, #-12]!
   1f784:	str	lr, [sp, #8]
   1f788:	sub	sp, sp, #52	; 0x34
   1f78c:	ldr	r5, [sp, #64]	; 0x40
   1f790:	add	r4, sp, #8
   1f794:	mov	ip, #0
   1f798:	ldr	lr, [r5], #4
   1f79c:	str	lr, [r4], #4
   1f7a0:	cmp	lr, #0
   1f7a4:	beq	1f7b4 <dcngettext@plt+0xe7c4>
   1f7a8:	add	ip, ip, #1
   1f7ac:	cmp	ip, #10
   1f7b0:	bne	1f798 <dcngettext@plt+0xe7a8>
   1f7b4:	str	ip, [sp, #4]
   1f7b8:	add	ip, sp, #8
   1f7bc:	str	ip, [sp]
   1f7c0:	bl	1f2f8 <dcngettext@plt+0xe308>
   1f7c4:	add	sp, sp, #52	; 0x34
   1f7c8:	ldrd	r4, [sp]
   1f7cc:	add	sp, sp, #8
   1f7d0:	pop	{pc}		; (ldr pc, [sp], #4)
   1f7d4:	push	{r3}		; (str r3, [sp, #-4]!)
   1f7d8:	push	{lr}		; (str lr, [sp, #-4]!)
   1f7dc:	sub	sp, sp, #16
   1f7e0:	add	r3, sp, #24
   1f7e4:	str	r3, [sp, #12]
   1f7e8:	str	r3, [sp]
   1f7ec:	ldr	r3, [sp, #20]
   1f7f0:	bl	1f780 <dcngettext@plt+0xe790>
   1f7f4:	add	sp, sp, #16
   1f7f8:	pop	{lr}		; (ldr lr, [sp], #4)
   1f7fc:	add	sp, sp, #4
   1f800:	bx	lr
   1f804:	str	r4, [sp, #-8]!
   1f808:	str	lr, [sp, #4]
   1f80c:	movw	r3, #8556	; 0x216c
   1f810:	movt	r3, #3
   1f814:	ldr	r1, [r3]
   1f818:	mov	r0, #10
   1f81c:	bl	10df8 <fputc_unlocked@plt>
   1f820:	mov	r2, #5
   1f824:	movw	r1, #5884	; 0x16fc
   1f828:	movt	r1, #2
   1f82c:	mov	r0, #0
   1f830:	bl	10e04 <dcgettext@plt>
   1f834:	movw	r2, #5904	; 0x1710
   1f838:	movt	r2, #2
   1f83c:	mov	r1, r0
   1f840:	mov	r0, #1
   1f844:	bl	10f24 <__printf_chk@plt>
   1f848:	mov	r2, #5
   1f84c:	movw	r1, #5928	; 0x1728
   1f850:	movt	r1, #2
   1f854:	mov	r0, #0
   1f858:	bl	10e04 <dcgettext@plt>
   1f85c:	movw	r3, #3236	; 0xca4
   1f860:	movt	r3, #2
   1f864:	movw	r2, #3276	; 0xccc
   1f868:	movt	r2, #2
   1f86c:	mov	r1, r0
   1f870:	mov	r0, #1
   1f874:	bl	10f24 <__printf_chk@plt>
   1f878:	mov	r2, #5
   1f87c:	movw	r1, #5948	; 0x173c
   1f880:	movt	r1, #2
   1f884:	mov	r0, #0
   1f888:	bl	10e04 <dcgettext@plt>
   1f88c:	movw	r2, #5988	; 0x1764
   1f890:	movt	r2, #2
   1f894:	mov	r1, r0
   1f898:	mov	r0, #1
   1f89c:	bl	10f24 <__printf_chk@plt>
   1f8a0:	ldr	r4, [sp]
   1f8a4:	add	sp, sp, #4
   1f8a8:	pop	{pc}		; (ldr pc, [sp], #4)
   1f8ac:	str	r4, [sp, #-8]!
   1f8b0:	str	lr, [sp, #4]
   1f8b4:	bl	1fdf8 <dcngettext@plt+0xee08>
   1f8b8:	cmp	r0, #0
   1f8bc:	beq	1f8cc <dcngettext@plt+0xe8dc>
   1f8c0:	ldr	r4, [sp]
   1f8c4:	add	sp, sp, #4
   1f8c8:	pop	{pc}		; (ldr pc, [sp], #4)
   1f8cc:	bl	1fd40 <dcngettext@plt+0xed50>
   1f8d0:	str	r4, [sp, #-8]!
   1f8d4:	str	lr, [sp, #4]
   1f8d8:	bl	1fdf8 <dcngettext@plt+0xee08>
   1f8dc:	cmp	r0, #0
   1f8e0:	beq	1f8f0 <dcngettext@plt+0xe900>
   1f8e4:	ldr	r4, [sp]
   1f8e8:	add	sp, sp, #4
   1f8ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1f8f0:	bl	1fd40 <dcngettext@plt+0xed50>
   1f8f4:	str	r4, [sp, #-8]!
   1f8f8:	str	lr, [sp, #4]
   1f8fc:	bl	1f8ac <dcngettext@plt+0xe8bc>
   1f900:	ldr	r4, [sp]
   1f904:	add	sp, sp, #4
   1f908:	pop	{pc}		; (ldr pc, [sp], #4)
   1f90c:	strd	r4, [sp, #-16]!
   1f910:	str	r6, [sp, #8]
   1f914:	str	lr, [sp, #12]
   1f918:	mov	r5, r0
   1f91c:	mov	r4, r1
   1f920:	bl	1fe34 <dcngettext@plt+0xee44>
   1f924:	cmp	r0, #0
   1f928:	beq	1f93c <dcngettext@plt+0xe94c>
   1f92c:	ldrd	r4, [sp]
   1f930:	ldr	r6, [sp, #8]
   1f934:	add	sp, sp, #12
   1f938:	pop	{pc}		; (ldr pc, [sp], #4)
   1f93c:	adds	r4, r4, #0
   1f940:	movne	r4, #1
   1f944:	cmp	r5, #0
   1f948:	moveq	r4, #1
   1f94c:	cmp	r4, #0
   1f950:	beq	1f92c <dcngettext@plt+0xe93c>
   1f954:	bl	1fd40 <dcngettext@plt+0xed50>
   1f958:	str	r4, [sp, #-8]!
   1f95c:	str	lr, [sp, #4]
   1f960:	cmp	r1, #0
   1f964:	orreq	r1, r1, #1
   1f968:	bl	1fe34 <dcngettext@plt+0xee44>
   1f96c:	cmp	r0, #0
   1f970:	beq	1f980 <dcngettext@plt+0xe990>
   1f974:	ldr	r4, [sp]
   1f978:	add	sp, sp, #4
   1f97c:	pop	{pc}		; (ldr pc, [sp], #4)
   1f980:	bl	1fd40 <dcngettext@plt+0xed50>
   1f984:	strd	r4, [sp, #-16]!
   1f988:	str	r6, [sp, #8]
   1f98c:	str	lr, [sp, #12]
   1f990:	mov	r4, r0
   1f994:	mov	r6, r1
   1f998:	mov	r5, r2
   1f99c:	bl	2023c <dcngettext@plt+0xf24c>
   1f9a0:	cmp	r0, #0
   1f9a4:	beq	1f9b8 <dcngettext@plt+0xe9c8>
   1f9a8:	ldrd	r4, [sp]
   1f9ac:	ldr	r6, [sp, #8]
   1f9b0:	add	sp, sp, #12
   1f9b4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f9b8:	cmp	r4, #0
   1f9bc:	beq	1f9cc <dcngettext@plt+0xe9dc>
   1f9c0:	cmp	r6, #0
   1f9c4:	cmpne	r5, #0
   1f9c8:	beq	1f9a8 <dcngettext@plt+0xe9b8>
   1f9cc:	bl	1fd40 <dcngettext@plt+0xed50>
   1f9d0:	str	r4, [sp, #-8]!
   1f9d4:	str	lr, [sp, #4]
   1f9d8:	bl	1f984 <dcngettext@plt+0xe994>
   1f9dc:	ldr	r4, [sp]
   1f9e0:	add	sp, sp, #4
   1f9e4:	pop	{pc}		; (ldr pc, [sp], #4)
   1f9e8:	str	r4, [sp, #-8]!
   1f9ec:	str	lr, [sp, #4]
   1f9f0:	mov	ip, r1
   1f9f4:	mov	r3, r2
   1f9f8:	cmp	r2, #0
   1f9fc:	cmpne	r1, #0
   1fa00:	moveq	r3, #1
   1fa04:	moveq	ip, r3
   1fa08:	mov	r2, r3
   1fa0c:	mov	r1, ip
   1fa10:	bl	2023c <dcngettext@plt+0xf24c>
   1fa14:	cmp	r0, #0
   1fa18:	beq	1fa28 <dcngettext@plt+0xea38>
   1fa1c:	ldr	r4, [sp]
   1fa20:	add	sp, sp, #4
   1fa24:	pop	{pc}		; (ldr pc, [sp], #4)
   1fa28:	bl	1fd40 <dcngettext@plt+0xed50>
   1fa2c:	str	r4, [sp, #-8]!
   1fa30:	str	lr, [sp, #4]
   1fa34:	mov	r2, r1
   1fa38:	mov	r1, r0
   1fa3c:	mov	r0, #0
   1fa40:	bl	1f984 <dcngettext@plt+0xe994>
   1fa44:	ldr	r4, [sp]
   1fa48:	add	sp, sp, #4
   1fa4c:	pop	{pc}		; (ldr pc, [sp], #4)
   1fa50:	str	r4, [sp, #-8]!
   1fa54:	str	lr, [sp, #4]
   1fa58:	mov	r2, r1
   1fa5c:	mov	r1, r0
   1fa60:	mov	r0, #0
   1fa64:	bl	1f9e8 <dcngettext@plt+0xe9f8>
   1fa68:	ldr	r4, [sp]
   1fa6c:	add	sp, sp, #4
   1fa70:	pop	{pc}		; (ldr pc, [sp], #4)
   1fa74:	strd	r4, [sp, #-16]!
   1fa78:	str	r6, [sp, #8]
   1fa7c:	str	lr, [sp, #12]
   1fa80:	mov	r5, r1
   1fa84:	ldr	r4, [r1]
   1fa88:	cmp	r0, #0
   1fa8c:	beq	1fabc <dcngettext@plt+0xeacc>
   1fa90:	lsr	r3, r4, #1
   1fa94:	add	r3, r3, #1
   1fa98:	adds	r4, r4, r3
   1fa9c:	bcs	1fad8 <dcngettext@plt+0xeae8>
   1faa0:	mov	r1, r4
   1faa4:	bl	1f984 <dcngettext@plt+0xe994>
   1faa8:	str	r4, [r5]
   1faac:	ldrd	r4, [sp]
   1fab0:	ldr	r6, [sp, #8]
   1fab4:	add	sp, sp, #12
   1fab8:	pop	{pc}		; (ldr pc, [sp], #4)
   1fabc:	cmp	r4, #0
   1fac0:	bne	1faa0 <dcngettext@plt+0xeab0>
   1fac4:	mov	r4, #64	; 0x40
   1fac8:	udiv	r4, r4, r2
   1facc:	cmp	r2, #64	; 0x40
   1fad0:	addhi	r4, r4, #1
   1fad4:	b	1faa0 <dcngettext@plt+0xeab0>
   1fad8:	bl	1fd40 <dcngettext@plt+0xed50>
   1fadc:	str	r4, [sp, #-8]!
   1fae0:	str	lr, [sp, #4]
   1fae4:	mov	r2, #1
   1fae8:	bl	1fa74 <dcngettext@plt+0xea84>
   1faec:	ldr	r4, [sp]
   1faf0:	add	sp, sp, #4
   1faf4:	pop	{pc}		; (ldr pc, [sp], #4)
   1faf8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1fafc:	strd	r6, [sp, #8]
   1fb00:	str	r8, [sp, #16]
   1fb04:	str	lr, [sp, #20]
   1fb08:	mov	r5, r1
   1fb0c:	ldr	lr, [sp, #24]
   1fb10:	ldr	ip, [r1]
   1fb14:	asr	r4, ip, #1
   1fb18:	adds	r4, ip, r4
   1fb1c:	movvs	r1, #1
   1fb20:	movvc	r1, #0
   1fb24:	cmp	r1, #0
   1fb28:	mvnne	r4, #-2147483648	; 0x80000000
   1fb2c:	mvn	r8, r3
   1fb30:	lsr	r8, r8, #31
   1fb34:	cmp	r3, r4
   1fb38:	movge	r1, #0
   1fb3c:	andlt	r1, r8, #1
   1fb40:	cmp	r1, #0
   1fb44:	movne	r4, r3
   1fb48:	smull	r6, r7, r4, lr
   1fb4c:	asr	r1, r6, #31
   1fb50:	cmp	r1, r7
   1fb54:	bne	1fb6c <dcngettext@plt+0xeb7c>
   1fb58:	mov	r1, r6
   1fb5c:	cmp	r6, #63	; 0x3f
   1fb60:	movle	r1, #64	; 0x40
   1fb64:	ble	1fb70 <dcngettext@plt+0xeb80>
   1fb68:	b	1fb7c <dcngettext@plt+0xeb8c>
   1fb6c:	mvn	r1, #-2147483648	; 0x80000000
   1fb70:	sdiv	r4, r1, lr
   1fb74:	mls	r6, lr, r4, r1
   1fb78:	sub	r1, r1, r6
   1fb7c:	cmp	r0, #0
   1fb80:	moveq	r6, #0
   1fb84:	streq	r6, [r5]
   1fb88:	sub	r6, r4, ip
   1fb8c:	cmp	r6, r2
   1fb90:	bge	1fbc8 <dcngettext@plt+0xebd8>
   1fb94:	adds	r2, ip, r2
   1fb98:	mov	r4, r2
   1fb9c:	bvs	1fbe4 <dcngettext@plt+0xebf4>
   1fba0:	cmp	r2, r3
   1fba4:	movle	r3, #0
   1fba8:	andgt	r3, r8, #1
   1fbac:	cmp	r3, #0
   1fbb0:	bne	1fbe4 <dcngettext@plt+0xebf4>
   1fbb4:	smull	r2, r3, r2, lr
   1fbb8:	asr	ip, r2, #31
   1fbbc:	mov	r1, r2
   1fbc0:	cmp	ip, r3
   1fbc4:	bne	1fbe4 <dcngettext@plt+0xebf4>
   1fbc8:	bl	1f90c <dcngettext@plt+0xe91c>
   1fbcc:	str	r4, [r5]
   1fbd0:	ldrd	r4, [sp]
   1fbd4:	ldrd	r6, [sp, #8]
   1fbd8:	ldr	r8, [sp, #16]
   1fbdc:	add	sp, sp, #20
   1fbe0:	pop	{pc}		; (ldr pc, [sp], #4)
   1fbe4:	bl	1fd40 <dcngettext@plt+0xed50>
   1fbe8:	str	r4, [sp, #-8]!
   1fbec:	str	lr, [sp, #4]
   1fbf0:	bl	1fd84 <dcngettext@plt+0xed94>
   1fbf4:	cmp	r0, #0
   1fbf8:	beq	1fc08 <dcngettext@plt+0xec18>
   1fbfc:	ldr	r4, [sp]
   1fc00:	add	sp, sp, #4
   1fc04:	pop	{pc}		; (ldr pc, [sp], #4)
   1fc08:	bl	1fd40 <dcngettext@plt+0xed50>
   1fc0c:	str	r4, [sp, #-8]!
   1fc10:	str	lr, [sp, #4]
   1fc14:	mov	r1, #1
   1fc18:	bl	1fbe8 <dcngettext@plt+0xebf8>
   1fc1c:	ldr	r4, [sp]
   1fc20:	add	sp, sp, #4
   1fc24:	pop	{pc}		; (ldr pc, [sp], #4)
   1fc28:	str	r4, [sp, #-8]!
   1fc2c:	str	lr, [sp, #4]
   1fc30:	bl	1fd84 <dcngettext@plt+0xed94>
   1fc34:	cmp	r0, #0
   1fc38:	beq	1fc48 <dcngettext@plt+0xec58>
   1fc3c:	ldr	r4, [sp]
   1fc40:	add	sp, sp, #4
   1fc44:	pop	{pc}		; (ldr pc, [sp], #4)
   1fc48:	bl	1fd40 <dcngettext@plt+0xed50>
   1fc4c:	str	r4, [sp, #-8]!
   1fc50:	str	lr, [sp, #4]
   1fc54:	mov	r1, #1
   1fc58:	bl	1fc28 <dcngettext@plt+0xec38>
   1fc5c:	ldr	r4, [sp]
   1fc60:	add	sp, sp, #4
   1fc64:	pop	{pc}		; (ldr pc, [sp], #4)
   1fc68:	strd	r4, [sp, #-16]!
   1fc6c:	str	r6, [sp, #8]
   1fc70:	str	lr, [sp, #12]
   1fc74:	mov	r5, r0
   1fc78:	mov	r4, r1
   1fc7c:	mov	r0, r1
   1fc80:	bl	1f8ac <dcngettext@plt+0xe8bc>
   1fc84:	mov	r2, r4
   1fc88:	mov	r1, r5
   1fc8c:	bl	10dc8 <memcpy@plt>
   1fc90:	ldrd	r4, [sp]
   1fc94:	ldr	r6, [sp, #8]
   1fc98:	add	sp, sp, #12
   1fc9c:	pop	{pc}		; (ldr pc, [sp], #4)
   1fca0:	strd	r4, [sp, #-16]!
   1fca4:	str	r6, [sp, #8]
   1fca8:	str	lr, [sp, #12]
   1fcac:	mov	r5, r0
   1fcb0:	mov	r4, r1
   1fcb4:	mov	r0, r1
   1fcb8:	bl	1f8d0 <dcngettext@plt+0xe8e0>
   1fcbc:	mov	r2, r4
   1fcc0:	mov	r1, r5
   1fcc4:	bl	10dc8 <memcpy@plt>
   1fcc8:	ldrd	r4, [sp]
   1fccc:	ldr	r6, [sp, #8]
   1fcd0:	add	sp, sp, #12
   1fcd4:	pop	{pc}		; (ldr pc, [sp], #4)
   1fcd8:	strd	r4, [sp, #-16]!
   1fcdc:	str	r6, [sp, #8]
   1fce0:	str	lr, [sp, #12]
   1fce4:	mov	r5, r0
   1fce8:	mov	r4, r1
   1fcec:	add	r0, r1, #1
   1fcf0:	bl	1f8d0 <dcngettext@plt+0xe8e0>
   1fcf4:	mov	r2, #0
   1fcf8:	strb	r2, [r0, r4]
   1fcfc:	mov	r2, r4
   1fd00:	mov	r1, r5
   1fd04:	bl	10dc8 <memcpy@plt>
   1fd08:	ldrd	r4, [sp]
   1fd0c:	ldr	r6, [sp, #8]
   1fd10:	add	sp, sp, #12
   1fd14:	pop	{pc}		; (ldr pc, [sp], #4)
   1fd18:	str	r4, [sp, #-8]!
   1fd1c:	str	lr, [sp, #4]
   1fd20:	mov	r4, r0
   1fd24:	bl	10edc <strlen@plt>
   1fd28:	add	r1, r0, #1
   1fd2c:	mov	r0, r4
   1fd30:	bl	1fc68 <dcngettext@plt+0xec78>
   1fd34:	ldr	r4, [sp]
   1fd38:	add	sp, sp, #4
   1fd3c:	pop	{pc}		; (ldr pc, [sp], #4)
   1fd40:	str	r4, [sp, #-8]!
   1fd44:	str	lr, [sp, #4]
   1fd48:	movw	r3, #8456	; 0x2108
   1fd4c:	movt	r3, #3
   1fd50:	ldr	r4, [r3]
   1fd54:	mov	r2, #5
   1fd58:	movw	r1, #6068	; 0x17b4
   1fd5c:	movt	r1, #2
   1fd60:	mov	r0, #0
   1fd64:	bl	10e04 <dcgettext@plt>
   1fd68:	mov	r3, r0
   1fd6c:	movw	r2, #4840	; 0x12e8
   1fd70:	movt	r2, #2
   1fd74:	mov	r1, #0
   1fd78:	mov	r0, r4
   1fd7c:	bl	10e70 <error@plt>
   1fd80:	bl	10fd8 <abort@plt>
   1fd84:	strd	r4, [sp, #-16]!
   1fd88:	str	r6, [sp, #8]
   1fd8c:	str	lr, [sp, #12]
   1fd90:	cmp	r1, #0
   1fd94:	cmpne	r0, #0
   1fd98:	beq	1fdd4 <dcngettext@plt+0xede4>
   1fd9c:	mov	r2, r0
   1fda0:	mov	r3, r1
   1fda4:	umull	r4, r5, r0, r1
   1fda8:	adds	r1, r5, #0
   1fdac:	movne	r1, #1
   1fdb0:	cmp	r4, #0
   1fdb4:	movlt	r1, #1
   1fdb8:	cmp	r1, #0
   1fdbc:	beq	1fddc <dcngettext@plt+0xedec>
   1fdc0:	bl	10ef4 <__errno_location@plt>
   1fdc4:	mov	r3, #12
   1fdc8:	str	r3, [r0]
   1fdcc:	mov	r0, #0
   1fdd0:	b	1fde8 <dcngettext@plt+0xedf8>
   1fdd4:	mov	r3, #1
   1fdd8:	mov	r2, r3
   1fddc:	mov	r1, r3
   1fde0:	mov	r0, r2
   1fde4:	bl	10d5c <calloc@plt>
   1fde8:	ldrd	r4, [sp]
   1fdec:	ldr	r6, [sp, #8]
   1fdf0:	add	sp, sp, #12
   1fdf4:	pop	{pc}		; (ldr pc, [sp], #4)
   1fdf8:	str	r4, [sp, #-8]!
   1fdfc:	str	lr, [sp, #4]
   1fe00:	cmp	r0, #0
   1fe04:	beq	1fe20 <dcngettext@plt+0xee30>
   1fe08:	bge	1fe24 <dcngettext@plt+0xee34>
   1fe0c:	bl	10ef4 <__errno_location@plt>
   1fe10:	mov	r3, #12
   1fe14:	str	r3, [r0]
   1fe18:	mov	r0, #0
   1fe1c:	b	1fe28 <dcngettext@plt+0xee38>
   1fe20:	mov	r0, #1
   1fe24:	bl	10e7c <malloc@plt>
   1fe28:	ldr	r4, [sp]
   1fe2c:	add	sp, sp, #4
   1fe30:	pop	{pc}		; (ldr pc, [sp], #4)
   1fe34:	str	r4, [sp, #-8]!
   1fe38:	str	lr, [sp, #4]
   1fe3c:	cmp	r0, #0
   1fe40:	beq	1fe64 <dcngettext@plt+0xee74>
   1fe44:	cmp	r1, #0
   1fe48:	beq	1fe70 <dcngettext@plt+0xee80>
   1fe4c:	cmp	r1, #0
   1fe50:	blt	1fe7c <dcngettext@plt+0xee8c>
   1fe54:	bl	10e10 <realloc@plt>
   1fe58:	ldr	r4, [sp]
   1fe5c:	add	sp, sp, #4
   1fe60:	pop	{pc}		; (ldr pc, [sp], #4)
   1fe64:	mov	r0, r1
   1fe68:	bl	1fdf8 <dcngettext@plt+0xee08>
   1fe6c:	b	1fe58 <dcngettext@plt+0xee68>
   1fe70:	bl	1ce9c <dcngettext@plt+0xbeac>
   1fe74:	mov	r0, #0
   1fe78:	b	1fe58 <dcngettext@plt+0xee68>
   1fe7c:	bl	10ef4 <__errno_location@plt>
   1fe80:	mov	r3, #12
   1fe84:	str	r3, [r0]
   1fe88:	mov	r0, #0
   1fe8c:	b	1fe58 <dcngettext@plt+0xee68>
   1fe90:	strd	r4, [sp, #-16]!
   1fe94:	str	r6, [sp, #8]
   1fe98:	str	lr, [sp, #12]
   1fe9c:	mov	r5, r0
   1fea0:	bl	10e58 <__fpending@plt>
   1fea4:	mov	r6, r0
   1fea8:	ldr	r4, [r5]
   1feac:	and	r4, r4, #32
   1feb0:	mov	r0, r5
   1feb4:	bl	1ccc0 <dcngettext@plt+0xbcd0>
   1feb8:	cmp	r4, #0
   1febc:	bne	1fef0 <dcngettext@plt+0xef00>
   1fec0:	cmp	r0, #0
   1fec4:	beq	1fee0 <dcngettext@plt+0xeef0>
   1fec8:	cmp	r6, #0
   1fecc:	bne	1ff0c <dcngettext@plt+0xef1c>
   1fed0:	bl	10ef4 <__errno_location@plt>
   1fed4:	ldr	r0, [r0]
   1fed8:	subs	r0, r0, #9
   1fedc:	mvnne	r0, #0
   1fee0:	ldrd	r4, [sp]
   1fee4:	ldr	r6, [sp, #8]
   1fee8:	add	sp, sp, #12
   1feec:	pop	{pc}		; (ldr pc, [sp], #4)
   1fef0:	cmp	r0, #0
   1fef4:	bne	1ff14 <dcngettext@plt+0xef24>
   1fef8:	bl	10ef4 <__errno_location@plt>
   1fefc:	mov	r3, #0
   1ff00:	str	r3, [r0]
   1ff04:	mvn	r0, #0
   1ff08:	b	1fee0 <dcngettext@plt+0xeef0>
   1ff0c:	mvn	r0, #0
   1ff10:	b	1fee0 <dcngettext@plt+0xeef0>
   1ff14:	mvn	r0, #0
   1ff18:	b	1fee0 <dcngettext@plt+0xeef0>
   1ff1c:	push	{r1, r2, r3}
   1ff20:	strd	r4, [sp, #-16]!
   1ff24:	str	r6, [sp, #8]
   1ff28:	str	lr, [sp, #12]
   1ff2c:	sub	sp, sp, #12
   1ff30:	mov	r5, r0
   1ff34:	ldr	r1, [sp, #28]
   1ff38:	add	r3, sp, #32
   1ff3c:	str	r3, [sp, #4]
   1ff40:	cmp	r1, #0
   1ff44:	beq	1ff8c <dcngettext@plt+0xef9c>
   1ff48:	movw	r3, #1030	; 0x406
   1ff4c:	cmp	r1, r3
   1ff50:	beq	1ffc8 <dcngettext@plt+0xefd8>
   1ff54:	cmp	r1, #11
   1ff58:	beq	20178 <dcngettext@plt+0xf188>
   1ff5c:	bgt	20104 <dcngettext@plt+0xf114>
   1ff60:	cmp	r1, #3
   1ff64:	beq	20178 <dcngettext@plt+0xf188>
   1ff68:	ble	200c4 <dcngettext@plt+0xf0d4>
   1ff6c:	cmp	r1, #8
   1ff70:	beq	200e4 <dcngettext@plt+0xf0f4>
   1ff74:	ble	200dc <dcngettext@plt+0xf0ec>
   1ff78:	cmp	r1, #9
   1ff7c:	beq	20178 <dcngettext@plt+0xf188>
   1ff80:	cmp	r1, #10
   1ff84:	bne	2013c <dcngettext@plt+0xf14c>
   1ff88:	b	200e4 <dcngettext@plt+0xf0f4>
   1ff8c:	ldr	r3, [sp, #4]
   1ff90:	add	r2, r3, #4
   1ff94:	str	r2, [sp, #4]
   1ff98:	ldr	r2, [r3]
   1ff9c:	mov	r1, #0
   1ffa0:	bl	10f60 <fcntl64@plt>
   1ffa4:	mov	r4, r0
   1ffa8:	mov	r0, r4
   1ffac:	add	sp, sp, #12
   1ffb0:	ldrd	r4, [sp]
   1ffb4:	ldr	r6, [sp, #8]
   1ffb8:	ldr	lr, [sp, #12]
   1ffbc:	add	sp, sp, #16
   1ffc0:	add	sp, sp, #12
   1ffc4:	bx	lr
   1ffc8:	ldr	r3, [sp, #4]
   1ffcc:	add	r2, r3, #4
   1ffd0:	str	r2, [sp, #4]
   1ffd4:	ldr	r6, [r3]
   1ffd8:	movw	r3, #8896	; 0x22c0
   1ffdc:	movt	r3, #3
   1ffe0:	ldr	r3, [r3]
   1ffe4:	cmp	r3, #0
   1ffe8:	blt	20050 <dcngettext@plt+0xf060>
   1ffec:	mov	r2, r6
   1fff0:	movw	r1, #1030	; 0x406
   1fff4:	bl	10f60 <fcntl64@plt>
   1fff8:	subs	r4, r0, #0
   1fffc:	blt	20014 <dcngettext@plt+0xf024>
   20000:	movw	r3, #8896	; 0x22c0
   20004:	movt	r3, #3
   20008:	mov	r2, #1
   2000c:	str	r2, [r3]
   20010:	b	1ffa8 <dcngettext@plt+0xefb8>
   20014:	bl	10ef4 <__errno_location@plt>
   20018:	ldr	r3, [r0]
   2001c:	cmp	r3, #22
   20020:	bne	20000 <dcngettext@plt+0xf010>
   20024:	mov	r2, r6
   20028:	mov	r1, #0
   2002c:	mov	r0, r5
   20030:	bl	10f60 <fcntl64@plt>
   20034:	subs	r4, r0, #0
   20038:	blt	1ffa8 <dcngettext@plt+0xefb8>
   2003c:	movw	r3, #8896	; 0x22c0
   20040:	movt	r3, #3
   20044:	mvn	r2, #0
   20048:	str	r2, [r3]
   2004c:	b	20078 <dcngettext@plt+0xf088>
   20050:	mov	r2, r6
   20054:	mov	r1, #0
   20058:	bl	10f60 <fcntl64@plt>
   2005c:	subs	r4, r0, #0
   20060:	blt	1ffa8 <dcngettext@plt+0xefb8>
   20064:	movw	r3, #8896	; 0x22c0
   20068:	movt	r3, #3
   2006c:	ldr	r3, [r3]
   20070:	cmn	r3, #1
   20074:	bne	1ffa8 <dcngettext@plt+0xefb8>
   20078:	mov	r1, #1
   2007c:	mov	r0, r4
   20080:	bl	10f60 <fcntl64@plt>
   20084:	subs	r2, r0, #0
   20088:	blt	200a4 <dcngettext@plt+0xf0b4>
   2008c:	orr	r2, r2, #1
   20090:	mov	r1, #2
   20094:	mov	r0, r4
   20098:	bl	10f60 <fcntl64@plt>
   2009c:	cmn	r0, #1
   200a0:	bne	1ffa8 <dcngettext@plt+0xefb8>
   200a4:	bl	10ef4 <__errno_location@plt>
   200a8:	mov	r5, r0
   200ac:	ldr	r6, [r0]
   200b0:	mov	r0, r4
   200b4:	bl	10fe4 <close@plt>
   200b8:	str	r6, [r5]
   200bc:	mvn	r4, #0
   200c0:	b	1ffa8 <dcngettext@plt+0xefb8>
   200c4:	cmp	r1, #1
   200c8:	beq	20178 <dcngettext@plt+0xf188>
   200cc:	bgt	200e4 <dcngettext@plt+0xf0f4>
   200d0:	cmp	r1, #0
   200d4:	bne	2013c <dcngettext@plt+0xf14c>
   200d8:	b	200e4 <dcngettext@plt+0xf0f4>
   200dc:	cmp	r1, #4
   200e0:	bne	2013c <dcngettext@plt+0xf14c>
   200e4:	ldr	r3, [sp, #4]
   200e8:	add	r2, r3, #4
   200ec:	str	r2, [sp, #4]
   200f0:	ldr	r2, [r3]
   200f4:	mov	r0, r5
   200f8:	bl	10f60 <fcntl64@plt>
   200fc:	mov	r4, r0
   20100:	b	1ffa8 <dcngettext@plt+0xefb8>
   20104:	movw	r3, #1031	; 0x407
   20108:	cmp	r1, r3
   2010c:	bgt	2015c <dcngettext@plt+0xf16c>
   20110:	movw	r3, #1030	; 0x406
   20114:	cmp	r1, r3
   20118:	bge	200e4 <dcngettext@plt+0xf0f4>
   2011c:	movw	r3, #1025	; 0x401
   20120:	cmp	r1, r3
   20124:	beq	20178 <dcngettext@plt+0xf188>
   20128:	movw	r3, #1026	; 0x402
   2012c:	cmp	r1, r3
   20130:	beq	200e4 <dcngettext@plt+0xf0f4>
   20134:	cmp	r1, #1024	; 0x400
   20138:	beq	200e4 <dcngettext@plt+0xf0f4>
   2013c:	ldr	r3, [sp, #4]
   20140:	add	r2, r3, #4
   20144:	str	r2, [sp, #4]
   20148:	ldr	r2, [r3]
   2014c:	mov	r0, r5
   20150:	bl	10f60 <fcntl64@plt>
   20154:	mov	r4, r0
   20158:	b	1ffa8 <dcngettext@plt+0xefb8>
   2015c:	movw	r3, #1033	; 0x409
   20160:	cmp	r1, r3
   20164:	beq	200e4 <dcngettext@plt+0xf0f4>
   20168:	blt	20178 <dcngettext@plt+0xf188>
   2016c:	movw	r3, #1034	; 0x40a
   20170:	cmp	r1, r3
   20174:	bne	2013c <dcngettext@plt+0xf14c>
   20178:	mov	r0, r5
   2017c:	bl	10f60 <fcntl64@plt>
   20180:	mov	r4, r0
   20184:	b	1ffa8 <dcngettext@plt+0xefb8>
   20188:	str	r4, [sp, #-8]!
   2018c:	str	lr, [sp, #4]
   20190:	mov	r0, #14
   20194:	bl	10f90 <nl_langinfo@plt>
   20198:	cmp	r0, #0
   2019c:	beq	201c0 <dcngettext@plt+0xf1d0>
   201a0:	ldrb	r2, [r0]
   201a4:	movw	r3, #6088	; 0x17c8
   201a8:	movt	r3, #2
   201ac:	cmp	r2, #0
   201b0:	moveq	r0, r3
   201b4:	ldr	r4, [sp]
   201b8:	add	sp, sp, #4
   201bc:	pop	{pc}		; (ldr pc, [sp], #4)
   201c0:	movw	r0, #6088	; 0x17c8
   201c4:	movt	r0, #2
   201c8:	b	201b4 <dcngettext@plt+0xf1c4>
   201cc:	strd	r4, [sp, #-20]!	; 0xffffffec
   201d0:	strd	r6, [sp, #8]
   201d4:	str	lr, [sp, #16]
   201d8:	sub	sp, sp, #12
   201dc:	mov	r7, r1
   201e0:	mov	r5, r2
   201e4:	subs	r6, r0, #0
   201e8:	addeq	r6, sp, #4
   201ec:	mov	r0, r6
   201f0:	bl	10e64 <mbrtowc@plt>
   201f4:	mov	r4, r0
   201f8:	cmp	r5, #0
   201fc:	cmnne	r0, #3
   20200:	bhi	2021c <dcngettext@plt+0xf22c>
   20204:	mov	r0, r4
   20208:	add	sp, sp, #12
   2020c:	ldrd	r4, [sp]
   20210:	ldrd	r6, [sp, #8]
   20214:	add	sp, sp, #16
   20218:	pop	{pc}		; (ldr pc, [sp], #4)
   2021c:	mov	r0, #0
   20220:	bl	20278 <dcngettext@plt+0xf288>
   20224:	cmp	r0, #0
   20228:	bne	20204 <dcngettext@plt+0xf214>
   2022c:	ldrb	r3, [r7]
   20230:	str	r3, [r6]
   20234:	mov	r4, #1
   20238:	b	20204 <dcngettext@plt+0xf214>
   2023c:	str	r4, [sp, #-8]!
   20240:	str	lr, [sp, #4]
   20244:	umull	r2, r3, r1, r2
   20248:	cmp	r3, #0
   2024c:	bne	20264 <dcngettext@plt+0xf274>
   20250:	mov	r1, r2
   20254:	bl	1fe34 <dcngettext@plt+0xee44>
   20258:	ldr	r4, [sp]
   2025c:	add	sp, sp, #4
   20260:	pop	{pc}		; (ldr pc, [sp], #4)
   20264:	bl	10ef4 <__errno_location@plt>
   20268:	mov	r3, #12
   2026c:	str	r3, [r0]
   20270:	mov	r0, #0
   20274:	b	20258 <dcngettext@plt+0xf268>
   20278:	push	{lr}		; (str lr, [sp, #-4]!)
   2027c:	sub	sp, sp, #268	; 0x10c
   20280:	movw	r2, #257	; 0x101
   20284:	add	r1, sp, #4
   20288:	bl	202d4 <dcngettext@plt+0xf2e4>
   2028c:	cmp	r0, #0
   20290:	movne	r0, #0
   20294:	bne	202cc <dcngettext@plt+0xf2dc>
   20298:	movw	r1, #6096	; 0x17d0
   2029c:	movt	r1, #2
   202a0:	add	r0, sp, #4
   202a4:	bl	10d8c <strcmp@plt>
   202a8:	cmp	r0, #0
   202ac:	beq	202c8 <dcngettext@plt+0xf2d8>
   202b0:	movw	r1, #6100	; 0x17d4
   202b4:	movt	r1, #2
   202b8:	add	r0, sp, #4
   202bc:	bl	10d8c <strcmp@plt>
   202c0:	adds	r0, r0, #0
   202c4:	movne	r0, #1
   202c8:	and	r0, r0, #1
   202cc:	add	sp, sp, #268	; 0x10c
   202d0:	pop	{pc}		; (ldr pc, [sp], #4)
   202d4:	strd	r4, [sp, #-16]!
   202d8:	str	r6, [sp, #8]
   202dc:	str	lr, [sp, #12]
   202e0:	mov	r6, r1
   202e4:	mov	r4, r2
   202e8:	mov	r1, #0
   202ec:	bl	10f78 <setlocale@plt>
   202f0:	subs	r5, r0, #0
   202f4:	beq	20338 <dcngettext@plt+0xf348>
   202f8:	mov	r0, r5
   202fc:	bl	10edc <strlen@plt>
   20300:	cmp	r4, r0
   20304:	bhi	20354 <dcngettext@plt+0xf364>
   20308:	cmp	r4, #0
   2030c:	moveq	r0, #34	; 0x22
   20310:	beq	20368 <dcngettext@plt+0xf378>
   20314:	sub	r4, r4, #1
   20318:	mov	r2, r4
   2031c:	mov	r1, r5
   20320:	mov	r0, r6
   20324:	bl	10dc8 <memcpy@plt>
   20328:	mov	r3, #0
   2032c:	strb	r3, [r6, r4]
   20330:	mov	r0, #34	; 0x22
   20334:	b	20368 <dcngettext@plt+0xf378>
   20338:	cmp	r4, #0
   2033c:	moveq	r0, #22
   20340:	beq	20368 <dcngettext@plt+0xf378>
   20344:	mov	r3, #0
   20348:	strb	r3, [r6]
   2034c:	mov	r0, #22
   20350:	b	20368 <dcngettext@plt+0xf378>
   20354:	add	r2, r0, #1
   20358:	mov	r1, r5
   2035c:	mov	r0, r6
   20360:	bl	10dc8 <memcpy@plt>
   20364:	mov	r0, #0
   20368:	ldrd	r4, [sp]
   2036c:	ldr	r6, [sp, #8]
   20370:	add	sp, sp, #12
   20374:	pop	{pc}		; (ldr pc, [sp], #4)
   20378:	str	r4, [sp, #-8]!
   2037c:	str	lr, [sp, #4]
   20380:	mov	r1, #0
   20384:	bl	10f78 <setlocale@plt>
   20388:	ldr	r4, [sp]
   2038c:	add	sp, sp, #4
   20390:	pop	{pc}		; (ldr pc, [sp], #4)
   20394:	cmp	r3, #0
   20398:	cmpeq	r2, #0
   2039c:	bne	203b4 <dcngettext@plt+0xf3c4>
   203a0:	cmp	r1, #0
   203a4:	cmpeq	r0, #0
   203a8:	mvnne	r1, #0
   203ac:	mvnne	r0, #0
   203b0:	b	203d0 <dcngettext@plt+0xf3e0>
   203b4:	sub	sp, sp, #8
   203b8:	push	{sp, lr}
   203bc:	bl	203e0 <dcngettext@plt+0xf3f0>
   203c0:	ldr	lr, [sp, #4]
   203c4:	add	sp, sp, #8
   203c8:	pop	{r2, r3}
   203cc:	bx	lr
   203d0:	push	{r1, lr}
   203d4:	mov	r0, #8
   203d8:	bl	10d74 <raise@plt>
   203dc:	pop	{r1, pc}
   203e0:	cmp	r1, r3
   203e4:	cmpeq	r0, r2
   203e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   203ec:	mov	r4, r0
   203f0:	movcc	r0, #0
   203f4:	mov	r5, r1
   203f8:	ldr	lr, [sp, #36]	; 0x24
   203fc:	movcc	r1, r0
   20400:	bcc	204fc <dcngettext@plt+0xf50c>
   20404:	cmp	r3, #0
   20408:	clzeq	ip, r2
   2040c:	clzne	ip, r3
   20410:	addeq	ip, ip, #32
   20414:	cmp	r5, #0
   20418:	clzeq	r1, r4
   2041c:	addeq	r1, r1, #32
   20420:	clzne	r1, r5
   20424:	sub	ip, ip, r1
   20428:	sub	sl, ip, #32
   2042c:	lsl	r9, r3, ip
   20430:	rsb	fp, ip, #32
   20434:	orr	r9, r9, r2, lsl sl
   20438:	orr	r9, r9, r2, lsr fp
   2043c:	lsl	r8, r2, ip
   20440:	cmp	r5, r9
   20444:	cmpeq	r4, r8
   20448:	movcc	r0, #0
   2044c:	movcc	r1, r0
   20450:	bcc	2046c <dcngettext@plt+0xf47c>
   20454:	mov	r0, #1
   20458:	subs	r4, r4, r8
   2045c:	lsl	r1, r0, sl
   20460:	orr	r1, r1, r0, lsr fp
   20464:	lsl	r0, r0, ip
   20468:	sbc	r5, r5, r9
   2046c:	cmp	ip, #0
   20470:	beq	204fc <dcngettext@plt+0xf50c>
   20474:	lsr	r6, r8, #1
   20478:	orr	r6, r6, r9, lsl #31
   2047c:	lsr	r7, r9, #1
   20480:	mov	r2, ip
   20484:	b	204a8 <dcngettext@plt+0xf4b8>
   20488:	subs	r3, r4, r6
   2048c:	sbc	r8, r5, r7
   20490:	adds	r3, r3, r3
   20494:	adc	r8, r8, r8
   20498:	adds	r4, r3, #1
   2049c:	adc	r5, r8, #0
   204a0:	subs	r2, r2, #1
   204a4:	beq	204c4 <dcngettext@plt+0xf4d4>
   204a8:	cmp	r5, r7
   204ac:	cmpeq	r4, r6
   204b0:	bcs	20488 <dcngettext@plt+0xf498>
   204b4:	adds	r4, r4, r4
   204b8:	adc	r5, r5, r5
   204bc:	subs	r2, r2, #1
   204c0:	bne	204a8 <dcngettext@plt+0xf4b8>
   204c4:	lsr	r3, r4, ip
   204c8:	orr	r3, r3, r5, lsl fp
   204cc:	lsr	r2, r5, ip
   204d0:	orr	r3, r3, r5, lsr sl
   204d4:	adds	r0, r0, r4
   204d8:	mov	r4, r3
   204dc:	lsl	r3, r2, ip
   204e0:	orr	r3, r3, r4, lsl sl
   204e4:	lsl	ip, r4, ip
   204e8:	orr	r3, r3, r4, lsr fp
   204ec:	adc	r1, r1, r5
   204f0:	subs	r0, r0, ip
   204f4:	mov	r5, r2
   204f8:	sbc	r1, r1, r3
   204fc:	cmp	lr, #0
   20500:	strdne	r4, [lr]
   20504:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20508:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2050c:	mov	r7, r0
   20510:	ldr	r6, [pc, #72]	; 20560 <dcngettext@plt+0xf570>
   20514:	ldr	r5, [pc, #72]	; 20564 <dcngettext@plt+0xf574>
   20518:	add	r6, pc, r6
   2051c:	add	r5, pc, r5
   20520:	sub	r6, r6, r5
   20524:	mov	r8, r1
   20528:	mov	r9, r2
   2052c:	bl	10d30 <fdopen@plt-0x20>
   20530:	asrs	r6, r6, #2
   20534:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   20538:	mov	r4, #0
   2053c:	add	r4, r4, #1
   20540:	ldr	r3, [r5], #4
   20544:	mov	r2, r9
   20548:	mov	r1, r8
   2054c:	mov	r0, r7
   20550:	blx	r3
   20554:	cmp	r6, r4
   20558:	bne	2053c <dcngettext@plt+0xf54c>
   2055c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   20560:	strdeq	r1, [r1], -r4
   20564:	andeq	r1, r1, ip, ror #19
   20568:	bx	lr
   2056c:	ldr	r3, [pc, #12]	; 20580 <dcngettext@plt+0xf590>
   20570:	mov	r1, #0
   20574:	add	r3, pc, r3
   20578:	ldr	r2, [r3]
   2057c:	b	10f00 <__cxa_atexit@plt>
   20580:	andeq	r1, r1, ip, ror fp

Disassembly of section .fini:

00020584 <.fini>:
   20584:	push	{r3, lr}
   20588:	pop	{r3, pc}
