# EESchema Netlist Version 1.1 created  Mon 26 May 2014 08:09:33 PM CEST
(
 ( /538382CE $noname  R3 10_kΩ {Lib=R}
  (    1 /SPI_MISO )
  (    2 VCC )
 )
 ( /538370E5 $noname  R2 10_kΩ {Lib=R}
  (    1 VCC )
  (    2 /FINT )
 )
 ( /53812DE5 $noname  C4 C {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /53812DE2 $noname  C5 C {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /53812DD9 $noname  C10 C {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /53812DD7 $noname  C9 C {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /53812DD4 $noname  C8 C {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /53812DD1 $noname  C7 C {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /53812DCE $noname  C6 C {Lib=C}
  (    1 VCC )
  (    2 GND )
 )
 ( /5380A4B5 $noname  U7 40106 {Lib=40106}
  (    1 N-000084 )
  (    2 N-000040 )
  (    3 /RW )
  (    4 /RAM_OE )
  (    5 /SPI_SSEL0 )
  (    6 /EE_SEL )
  (    7 GND )
  (   14 VCC )
 )
 ( /5380A499 $noname  U9 96LC48 {Lib=96LC48}
  (    1 /EE_SEL )
  (    2 /SPI_CLK )
  (    3 /SPI_MOSI )
  (    4 /SPI_MISO )
  (    5 GND )
  (    8 VCC )
 )
 ( /5380A0EA $noname  RV1 POT {Lib=POT}
  (    1 VCC )
  (    2 N-000058 )
  (    3 GND )
 )
 ( /53809AB4 $noname  P2 CONN_1 {Lib=CONN_1}
  (    1 /ROM_ENABLE )
 )
 ( /538097BC $noname  C3 CP1 {Lib=CP1}
  (    1 VCC )
  (    2 GND )
 )
 ( /53809177 $noname  U8 74LS109 {Lib=74LS109}
  (    1 /CLEAR_INT )
  (    2 GND )
  (    3 GND )
  (    4 N-000040 )
  (    5 VCC )
  (    6 /INT )
  (    7 ? )
  (    8 GND )
  (   16 VCC )
 )
 ( /538086AD $noname  C2 27_pF {Lib=C}
  (    1 GND )
  (    2 N-000038 )
 )
 ( /538086A9 $noname  C1 27_pF {Lib=C}
  (    1 GND )
  (    2 N-000057 )
 )
 ( /5380869F $noname  X1 CRYSTAL {Lib=CRYSTAL}
  (    1 N-000038 )
  (    2 N-000057 )
 )
 ( /537FACF5 $noname  D2 5.1_V {Lib=ZENER}
  (    1 N-000050 )
  (    2 N-000084 )
 )
 ( /537FACE5 $noname  R1 10_kΩ {Lib=R}
  (    1 N-000084 )
  (    2 N-000039 )
 )
 ( /537FACD6 $noname  D1 1N4148 {Lib=DIODE}
  (    1 N-000048 )
  (    2 N-000039 )
 )
 ( /537FA8A4 $noname  P1 CONN_8 {Lib=CONN_8}
  (    1 /SPI_SSEL1 )
  (    2 /SPI_MISO )
  (    3 /SPI_MOSI )
  (    4 /SPI_CLK )
  (    5 GND )
  (    6 VCC )
  (    7 N-000048 )
  (    8 N-000050 )
 )
 ( /537FA36C $noname  U5 74LS374 {Lib=74LS374}
  (    1 /IN_ENABLE )
  (    2 ? )
  (    3 ? )
  (    4 ? )
  (    5 ? )
  (    6 /D2 )
  (    7 ? )
  (    8 /SPI_MISO )
  (    9 /D3 )
  (   10 GND )
  (   11 /IN_ENABLE )
  (   12 /D4 )
  (   13 ? )
  (   14 ? )
  (   15 ? )
  (   16 ? )
  (   17 ? )
  (   18 ? )
  (   19 ? )
  (   20 VCC )
 )
 ( /537FA235 $noname  U6 74LS374 {Lib=74LS374}
  (    1 GND )
  (    2 ? )
  (    3 ? )
  (    4 /D1 )
  (    5 /SPI_SSEL0 )
  (    6 /SPI_SSEL1 )
  (    7 /D2 )
  (    8 /D3 )
  (    9 /SPI_MOSI )
  (   10 GND )
  (   11 /OUT_ENABLE )
  (   12 /SPI_CLK )
  (   13 /D4 )
  (   14 ? )
  (   15 ? )
  (   16 ? )
  (   17 ? )
  (   18 ? )
  (   19 ? )
  (   20 VCC )
 )
 ( /537F4B9E $noname  U2 74LS154 {Lib=74LS154}
  (    1 /RAM_ENABLE )
  (    2 /LCD_ENABLE )
  (    3 ? )
  (    4 /OUT_ENABLE )
  (    5 /IN_ENABLE )
  (    6 /CLEAR_INT )
  (    7 ? )
  (    8 ? )
  (    9 ? )
  (   10 ? )
  (   11 ? )
  (   12 GND )
  (   13 ? )
  (   14 ? )
  (   15 ? )
  (   16 ? )
  (   17 /ROM_ENABLE )
  (   18 GND )
  (   19 GND )
  (   20 /A15 )
  (   21 /A14 )
  (   22 /A13 )
  (   23 /A12 )
  (   24 VCC )
 )
 ( /537F4975 $noname  U3 2716 {Lib=2716}
  (    1 /A7 )
  (    2 /A6 )
  (    3 /A5 )
  (    4 /A4 )
  (    5 /A3 )
  (    6 /A2 )
  (    7 /A1 )
  (    8 /A0 )
  (    9 /D0 )
  (   10 /D1 )
  (   11 /D2 )
  (   12 GND )
  (   13 /D3 )
  (   14 /D4 )
  (   15 /D5 )
  (   16 /D6 )
  (   17 /D7 )
  (   18 /RAM_ENABLE )
  (   19 /A10 )
  (   20 /RAM_OE )
  (   21 /RW )
  (   22 /A9 )
  (   23 /A8 )
  (   24 VCC )
 )
 ( /537F486E $noname  U4 M6809P {Lib=M6809P}
  (    1 GND )
  (    2 VCC )
  (    3 /INT )
  (    4 /FINT )
  (    5 ? )
  (    6 ? )
  (    7 VCC )
  (    8 /A0 )
  (    9 /A1 )
  (   10 /A2 )
  (   11 /A3 )
  (   12 /A4 )
  (   13 /A5 )
  (   14 /A6 )
  (   15 /A7 )
  (   16 /A8 )
  (   17 /A9 )
  (   18 /A10 )
  (   19 ? )
  (   20 /A12 )
  (   21 /A13 )
  (   22 /A14 )
  (   23 /A15 )
  (   24 /D7 )
  (   25 /D6 )
  (   26 /D5 )
  (   27 /D4 )
  (   28 /D3 )
  (   29 /D2 )
  (   30 /D1 )
  (   31 /D0 )
  (   32 /RW )
  (   33 VCC )
  (   34 ? )
  (   35 ? )
  (   36 VCC )
  (   37 VCC )
  (   38 N-000038 )
  (   39 N-000057 )
  (   40 VCC )
 )
 ( /537F47FB $noname  U1 HD44780 {Lib=HD44780}
  (    1 GND )
  (    2 VCC )
  (    3 N-000058 )
  (    4 /A0 )
  (    5 GND )
  (    6 /LCD_ENABLE )
  (    7 /D0 )
  (    8 /D1 )
  (    9 /D2 )
  (   10 /D3 )
  (   11 /D4 )
  (   12 /D5 )
  (   13 /D6 )
  (   14 /D7 )
  (   15 VCC )
  (   16 GND )
 )
)
*
{ Allowed footprints by component:
$component R3
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component R2
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component C4
 SM*
 C?
 C1-1
$endlist
$component C5
 SM*
 C?
 C1-1
$endlist
$component C10
 SM*
 C?
 C1-1
$endlist
$component C9
 SM*
 C?
 C1-1
$endlist
$component C8
 SM*
 C?
 C1-1
$endlist
$component C7
 SM*
 C?
 C1-1
$endlist
$component C6
 SM*
 C?
 C1-1
$endlist
$component C3
 CP*
 SM*
$endlist
$component C2
 SM*
 C?
 C1-1
$endlist
$component C1
 SM*
 C?
 C1-1
$endlist
$component D2
 D?
 SO*
 SM*
$endlist
$component R1
 R?
 SM0603
 SM0805
 R?-*
 SM1206
$endlist
$component D1
 D?
 S*
$endlist
$endfootprintlist
}
{ Pin List by Nets
Net 17 "/A4" "A4"
 U4 12
 U3 4
Net 18 "/D1" "D1"
 U1 8
 U6 4
 U4 30
 U3 10
Net 19 "/D0" "D0"
 U4 31
 U1 7
 U3 9
Net 21 "/A10" "A10"
 U3 19
 U4 18
Net 22 "/A9" "A9"
 U3 22
 U4 17
Net 23 "/A8" "A8"
 U3 23
 U4 16
Net 24 "/A7" "A7"
 U3 1
 U4 15
Net 25 "/A6" "A6"
 U3 2
 U4 14
Net 26 "/A5" "A5"
 U3 3
 U4 13
Net 27 "/D2" "D2"
 U3 11
 U4 29
 U5 6
 U6 7
 U1 9
Net 28 "/A3" "A3"
 U4 11
 U3 5
Net 29 "/A2" "A2"
 U4 10
 U3 6
Net 30 "/A1" "A1"
 U3 7
 U4 9
Net 31 "/INT" "INT"
 U4 3
 U8 6
Net 33 "/D7" "D7"
 U4 24
 U3 17
 U1 14
Net 34 "/D6" "D6"
 U3 16
 U1 13
 U4 25
Net 35 "/D5" "D5"
 U4 26
 U1 12
 U3 15
Net 36 "/D4" "D4"
 U5 12
 U4 27
 U1 11
 U6 13
 U3 14
Net 37 "/D3" "D3"
 U5 9
 U6 8
 U4 28
 U1 10
 U3 13
Net 38 "" ""
 C2 2
 X1 1
 U4 38
Net 39 "" ""
 D1 2
 R1 2
Net 40 "" ""
 U7 2
 U8 4
Net 42 "GND" "GND"
 U8 8
 U6 1
 U8 2
 U8 3
 RV1 3
 C2 1
 C1 1
 U6 10
 U9 5
 U2 12
 U7 7
 U1 1
 U2 19
 U2 18
 U1 5
 U1 16
 U5 10
 C3 2
 C6 2
 C7 2
 C8 2
 C9 2
 U3 12
 U4 1
 C4 2
 C5 2
 C10 2
 P1 5
Net 43 "VCC" "VCC"
 C4 1
 C5 1
 C10 1
 C9 1
 C7 1
 C6 1
 C3 1
 RV1 1
 U7 14
 U9 8
 C8 1
 U3 24
 R3 2
 U2 24
 R2 1
 U4 33
 U1 2
 P1 6
 U4 40
 U4 2
 U4 7
 U4 37
 U4 36
 U1 15
 U8 16
 U8 5
 U6 20
 U5 20
Net 48 "" ""
 D1 1
 P1 7
Net 49 "/SPI_SSEL1" "SPI_SSEL1"
 U6 6
 P1 1
Net 50 "" ""
 P1 8
 D2 1
Net 51 "/SPI_MOSI" "SPI_MOSI"
 U6 9
 U9 3
 P1 3
Net 52 "/SPI_CLK" "SPI_CLK"
 U9 2
 P1 4
 U6 12
Net 53 "/FINT" "FINT"
 R2 2
 U4 4
Net 56 "/RAM_ENABLE" "RAM_ENABLE"
 U2 1
 U3 18
Net 57 "" ""
 X1 2
 U4 39
 C1 2
Net 58 "" ""
 RV1 2
 U1 3
Net 59 "/A0" "A0"
 U3 8
 U4 8
 U1 4
Net 60 "/RW" "RW"
 U4 32
 U7 3
 U3 21
Net 66 "/ROM_ENABLE" "ROM_ENABLE"
 P2 1
 U2 17
Net 67 "/OUT_ENABLE" "OUT_ENABLE"
 U2 4
 U6 11
Net 68 "/A13" "A13"
 U4 21
 U2 22
Net 69 "/A12" "A12"
 U4 20
 U2 23
Net 70 "/LCD_ENABLE" "LCD_ENABLE"
 U2 2
 U1 6
Net 72 "/IN_ENABLE" "IN_ENABLE"
 U2 5
 U5 1
 U5 11
Net 77 "/A15" "A15"
 U4 23
 U2 20
Net 79 "/A14" "A14"
 U2 21
 U4 22
Net 80 "/CLEAR_INT" "CLEAR_INT"
 U2 6
 U8 1
Net 81 "/SPI_SSEL0" "SPI_SSEL0"
 U7 5
 U6 5
Net 82 "/EE_SEL" "EE_SEL"
 U9 1
 U7 6
Net 83 "/RAM_OE" "RAM_OE"
 U7 4
 U3 20
Net 84 "" ""
 D2 2
 R1 1
 U7 1
Net 85 "/SPI_MISO" "SPI_MISO"
 U9 4
 P1 2
 U5 8
 R3 1
}
#End
