# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\Lyon\Downloads\trabalho\cpu.csv
# Generated on: Fri Dec 08 13:49:40 2017

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
a,Output,PIN_L3,2,B2_N1,PIN_D16,,,,
b,Output,PIN_L2,2,B2_N1,PIN_H16,,,,
c,Output,PIN_L9,2,B2_N1,PIN_E15,,,,
clk,Input,PIN_G26,5,B5_N0,PIN_P2,,,,
d,Output,PIN_L6,2,B2_N1,PIN_D15,,,,
e,Output,PIN_L7,2,B2_N1,PIN_H15,,,,
f,Output,PIN_P9,2,B2_N1,PIN_C15,,,,
g,Output,PIN_N9,2,B2_N1,PIN_B16,,,,
opcode_teste[3],Output,,,,PIN_G15,,,,
opcode_teste[2],Output,,,,PIN_G12,,,,
opcode_teste[1],Output,,,,PIN_G16,,,,
opcode_teste[0],Output,,,,PIN_B17,,,,
output[3],Output,,,,PIN_C17,,,,
output[2],Output,,,,PIN_A17,,,,
output[1],Output,,,,PIN_D17,,,,
output[0],Output,,,,PIN_A18,,,,
rst,Input,PIN_N23,5,B5_N1,PIN_P1,,,,
start,Input,PIN_V2,1,B1_N0,PIN_C13,,,,
teste_en_acc,Output,,,,PIN_E8,,,,
teste_en_rf,Output,,,,PIN_F15,,,,
teste_sel_mux,Output,,,,PIN_F16,,,,
