







.version 5.0
.target sm_61
.address_size 64


.global .align 8 .b8 _ZTVSt9basic_iosIcSt11char_traitsIcEE[32];
.global .align 8 .b8 _ZTTSo[8];
.global .align 8 .b8 _ZTVSt15basic_streambufIcSt11char_traitsIcEE[128];
.global .align 8 .b8 _ZTVNSt7__cxx1115basic_stringbufIcSt11char_traitsIcESaIcEEE[128];
.global .align 8 .b8 _ZTTNSt7__cxx1119basic_ostringstreamIcSt11char_traitsIcESaIcEEE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv117__class_type_infoE[8];
.global .align 8 .b8 _ZTVN10__cxxabiv120__si_class_type_infoE[8];
.global .align 8 .b8 _ZTVN3c105ErrorE[40];
.global .align 1 .b8 __T21[38] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 117, 110, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T22[36] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 105, 103, 110, 101, 100, 32, 99, 104, 97, 114, 93, 0};
.global .align 1 .b8 __T23[30] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 115, 104, 111, 114, 116, 93, 0};
.global .align 1 .b8 __T24[28] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 105, 110, 116, 93, 0};
.global .align 1 .b8 __T25[29] = {84, 32, 112, 111, 119, 105, 40, 84, 44, 32, 84, 41, 32, 91, 119, 105, 116, 104, 32, 84, 32, 61, 32, 108, 111, 110, 103, 93, 0};

.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<33>;
.reg .f32 %f<14>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
ld.param.u16 %rs11, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB0_8;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;

BB0_2:
mul.lo.s32 %r14, %r16, %r8;
mul.lo.s32 %r15, %r16, %r9;
mul.wide.u32 %rd6, %r15, 2;
add.s64 %rd7, %rd2, %rd6;
ld.global.u16 %rs2, [%rd7];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs11;}


	setp.gt.f32	%p2, %f1, %f2;
mul.wide.u32 %rd8, %r14, 2;
add.s64 %rd3, %rd1, %rd8;
@%p2 bra BB0_6;
bra.uni BB0_3;

BB0_6:

	{ cvt.f32.f16 %f11, %rs2;}


	
	{ cvt.f32.f16 %f12, %rs11;}


	sub.f32 %f13, %f11, %f12;

	{ cvt.rn.f16.f32 %rs32, %f13;}


	st.global.u16 [%rd3], %rs32;
bra.uni BB0_7;

BB0_3:

	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs24, %f5;}


	
	{ cvt.f32.f16 %f6, %rs24;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB0_5;
bra.uni BB0_4;

BB0_5:

	{ cvt.f32.f16 %f8, %rs2;}


	
	{ cvt.f32.f16 %f9, %rs11;}


	add.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs29, %f10;}


	st.global.u16 [%rd3], %rs29;
bra.uni BB0_7;

BB0_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs26, %f7;}


	st.global.u16 [%rd3], %rs26;

BB0_7:
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p4, %r16, %r10;
@%p4 bra BB0_2;

BB0_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<25>;
.reg .f32 %f<14>;
.reg .b32 %r<44>;
.reg .b64 %rd<13>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3];
cvta.to.global.u64 %rd1, %rd3;
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r43, %r28, %r29, %r30;
setp.ge.u32	%p1, %r43, %r19;
@%p1 bra BB1_8;

cvta.to.global.u64 %rd2, %rd4;

BB1_2:
mul.hi.u32 %r31, %r43, %r22;
add.s32 %r32, %r31, %r43;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r43, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd5, %r37, 2;
add.s64 %rd6, %rd2, %rd5;
ld.global.u16 %rs2, [%rd6];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p2, %f1, %f2;
@%p2 bra BB1_6;
bra.uni BB1_3;

BB1_6:

	{ cvt.f32.f16 %f11, %rs2;}


	
	{ cvt.f32.f16 %f12, %rs7;}


	sub.f32 %f13, %f11, %f12;

	{ cvt.rn.f16.f32 %rs24, %f13;}


	mul.lo.s32 %r40, %r43, %r10;
mul.wide.u32 %rd11, %r40, 2;
add.s64 %rd12, %rd1, %rd11;
st.global.u16 [%rd12], %rs24;
bra.uni BB1_7;

BB1_3:

	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB1_5;
bra.uni BB1_4;

BB1_5:

	{ cvt.f32.f16 %f8, %rs2;}


	
	{ cvt.f32.f16 %f9, %rs7;}


	add.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs21, %f10;}


	mul.lo.s32 %r39, %r43, %r10;
mul.wide.u32 %rd9, %r39, 2;
add.s64 %rd10, %rd1, %rd9;
st.global.u16 [%rd10], %rs21;
bra.uni BB1_7;

BB1_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	mul.lo.s32 %r38, %r43, %r10;
mul.wide.u32 %rd7, %r38, 2;
add.s64 %rd8, %rd1, %rd7;
st.global.u16 [%rd8], %rs18;

BB1_7:
mov.u32 %r41, %nctaid.x;
mad.lo.s32 %r43, %r41, %r28, %r43;
setp.lt.u32	%p4, %r43, %r19;
@%p4 bra BB1_2;

BB1_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot2[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<25>;
.reg .f32 %f<14>;
.reg .b32 %r<44>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot2;
cvta.local.u64 %SP, %rd22;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB2_2;

BB2_1:
mul.wide.s32 %rd12, %r33, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB2_1;

BB2_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB2_12;

cvta.to.global.u64 %rd4, %rd10;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd16, %r24, 4;
add.s64 %rd5, %rd1, %rd16;

BB2_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd21, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB2_6;

BB2_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd21+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd21+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd21, %rd21, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB2_5;

BB2_6:
mul.lo.s32 %r30, %r8, %r18;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r38, %r42;
ld.local.u64 %rd17, [%rd1];
mul.wide.u32 %rd18, %r32, 2;
add.s64 %rd19, %rd17, %rd18;
ld.u16 %rs2, [%rd19];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p6, %f1, %f2;
mul.wide.u32 %rd20, %r30, 2;
add.s64 %rd9, %rd4, %rd20;
@%p6 bra BB2_10;
bra.uni BB2_7;

BB2_10:

	{ cvt.f32.f16 %f11, %rs2;}


	
	{ cvt.f32.f16 %f12, %rs7;}


	sub.f32 %f13, %f11, %f12;

	{ cvt.rn.f16.f32 %rs24, %f13;}


	st.global.u16 [%rd9], %rs24;
bra.uni BB2_11;

BB2_7:

	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB2_9;
bra.uni BB2_8;

BB2_9:

	{ cvt.f32.f16 %f8, %rs2;}


	
	{ cvt.f32.f16 %f9, %rs7;}


	add.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs21, %f10;}


	st.global.u16 [%rd9], %rs21;
bra.uni BB2_11;

BB2_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	st.global.u16 [%rd9], %rs18;

BB2_11:
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p8, %r40, %r19;
@%p8 bra BB2_4;

BB2_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<25>;
.reg .f32 %f<14>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3];
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r41, %r28, %r29, %r30;
setp.ge.u32	%p1, %r41, %r19;
@%p1 bra BB3_8;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd4;

BB3_2:
mul.hi.u32 %r31, %r41, %r22;
add.s32 %r32, %r31, %r41;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r41, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.lo.s32 %r38, %r41, %r18;
mul.wide.u32 %rd6, %r38, 2;
add.s64 %rd7, %rd1, %rd6;
ld.global.u16 %rs2, [%rd7];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p2, %f1, %f2;
mul.wide.u32 %rd8, %r37, 2;
add.s64 %rd3, %rd2, %rd8;
@%p2 bra BB3_6;
bra.uni BB3_3;

BB3_6:

	{ cvt.f32.f16 %f11, %rs2;}


	
	{ cvt.f32.f16 %f12, %rs7;}


	sub.f32 %f13, %f11, %f12;

	{ cvt.rn.f16.f32 %rs24, %f13;}


	st.global.u16 [%rd3], %rs24;
bra.uni BB3_7;

BB3_3:

	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB3_5;
bra.uni BB3_4;

BB3_5:

	{ cvt.f32.f16 %f8, %rs2;}


	
	{ cvt.f32.f16 %f9, %rs7;}


	add.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs21, %f10;}


	st.global.u16 [%rd3], %rs21;
bra.uni BB3_7;

BB3_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	st.global.u16 [%rd3], %rs18;

BB3_7:
mov.u32 %r39, %nctaid.x;
mad.lo.s32 %r41, %r39, %r28, %r41;
setp.lt.u32	%p4, %r41, %r19;
@%p4 bra BB3_2;

BB3_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<14>;
.reg .b32 %r<67>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.v2.u32 {%r39, %r40}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+32];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+24];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3];
mov.u32 %r47, %ntid.x;
mov.u32 %r48, %ctaid.x;
mov.u32 %r49, %tid.x;
mad.lo.s32 %r66, %r47, %r48, %r49;
setp.ge.u32	%p1, %r66, %r30;
@%p1 bra BB4_8;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;

BB4_2:
mul.hi.u32 %r50, %r66, %r33;
add.s32 %r51, %r50, %r66;
shr.u32 %r52, %r51, %r34;
mul.lo.s32 %r53, %r52, %r36;
sub.s32 %r54, %r66, %r53;
mul.lo.s32 %r55, %r54, %r32;
mad.lo.s32 %r56, %r31, %r52, %r55;
mul.hi.u32 %r57, %r66, %r41;
add.s32 %r58, %r57, %r66;
shr.u32 %r59, %r58, %r42;
mul.lo.s32 %r60, %r59, %r44;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r40;
mad.lo.s32 %r63, %r39, %r59, %r62;
mul.wide.u32 %rd6, %r63, 2;
add.s64 %rd7, %rd2, %rd6;
ld.global.u16 %rs2, [%rd7];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p2, %f1, %f2;
mul.wide.u32 %rd8, %r56, 2;
add.s64 %rd3, %rd1, %rd8;
@%p2 bra BB4_6;
bra.uni BB4_3;

BB4_6:

	{ cvt.f32.f16 %f11, %rs2;}


	
	{ cvt.f32.f16 %f12, %rs3;}


	sub.f32 %f13, %f11, %f12;

	{ cvt.rn.f16.f32 %rs16, %f13;}


	st.global.u16 [%rd3], %rs16;
bra.uni BB4_7;

BB4_3:

	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB4_5;
bra.uni BB4_4;

BB4_5:

	{ cvt.f32.f16 %f8, %rs2;}


	
	{ cvt.f32.f16 %f9, %rs3;}


	add.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs13, %f10;}


	st.global.u16 [%rd3], %rs13;
bra.uni BB4_7;

BB4_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.global.u16 [%rd3], %rs10;

BB4_7:
mov.u32 %r64, %nctaid.x;
mad.lo.s32 %r66, %r64, %r47, %r66;
setp.lt.u32	%p4, %r66, %r30;
@%p4 bra BB4_2;

BB4_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot5[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<14>;
.reg .b32 %r<69>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot5;
cvta.local.u64 %SP, %rd22;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB5_2;

BB5_1:
mul.wide.s32 %rd13, %r58, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB5_1;

BB5_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB5_12;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd5, [%rd1];
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB5_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd21, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB5_6;

BB5_5:
mov.u32 %r14, %r64;
mov.u32 %r13, %r59;
ld.local.u32 %r46, [%rd21+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd21+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r17, %r14, %r46;
add.s64 %rd21, %rd21, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r59, %r18;
mov.u32 %r63, %r17;
mov.u32 %r64, %r17;
mov.u32 %r67, %r68;
@%p5 bra BB5_5;

BB5_6:
add.s32 %r49, %r12, %r11;
shr.u32 %r50, %r49, %r35;
mul.lo.s32 %r51, %r50, %r37;
sub.s32 %r52, %r11, %r51;
mul.lo.s32 %r53, %r52, %r33;
mad.lo.s32 %r54, %r32, %r50, %r53;
mad.lo.s32 %r55, %r10, %r63, %r67;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd5, %rd18;
ld.u16 %rs2, [%rd19];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p6, %f1, %f2;
mul.wide.u32 %rd20, %r54, 2;
add.s64 %rd10, %rd4, %rd20;
@%p6 bra BB5_10;
bra.uni BB5_7;

BB5_10:

	{ cvt.f32.f16 %f11, %rs2;}


	
	{ cvt.f32.f16 %f12, %rs3;}


	sub.f32 %f13, %f11, %f12;

	{ cvt.rn.f16.f32 %rs16, %f13;}


	st.global.u16 [%rd10], %rs16;
bra.uni BB5_11;

BB5_7:

	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB5_9;
bra.uni BB5_8;

BB5_9:

	{ cvt.f32.f16 %f8, %rs2;}


	
	{ cvt.f32.f16 %f9, %rs3;}


	add.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs13, %f10;}


	st.global.u16 [%rd10], %rs13;
bra.uni BB5_11;

BB5_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.global.u16 [%rd10], %rs10;

BB5_11:
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r65, %r56, %r40, %r11;
setp.lt.u32	%p8, %r65, %r30;
@%p8 bra BB5_4;

BB5_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot6[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<25>;
.reg .f32 %f<14>;
.reg .b32 %r<44>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot6;
cvta.local.u64 %SP, %rd22;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB6_2;

BB6_1:
mul.wide.s32 %rd12, %r33, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB6_1;

BB6_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB6_12;

cvta.to.global.u64 %rd4, %rd10;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd16, %r24, 4;
add.s64 %rd5, %rd1, %rd16;

BB6_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd21, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB6_6;

BB6_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd21+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd21+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd21, %rd21, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB6_5;

BB6_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd17, [%rd1];
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd18, %r32, 2;
add.s64 %rd19, %rd4, %rd18;
ld.global.u16 %rs2, [%rd19];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p6, %f1, %f2;
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd9, %rd17, %rd20;
@%p6 bra BB6_10;
bra.uni BB6_7;

BB6_10:

	{ cvt.f32.f16 %f11, %rs2;}


	
	{ cvt.f32.f16 %f12, %rs7;}


	sub.f32 %f13, %f11, %f12;

	{ cvt.rn.f16.f32 %rs24, %f13;}


	st.u16 [%rd9], %rs24;
bra.uni BB6_11;

BB6_7:

	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB6_9;
bra.uni BB6_8;

BB6_9:

	{ cvt.f32.f16 %f8, %rs2;}


	
	{ cvt.f32.f16 %f9, %rs7;}


	add.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs21, %f10;}


	st.u16 [%rd9], %rs21;
bra.uni BB6_11;

BB6_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	st.u16 [%rd9], %rs18;

BB6_11:
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p8, %r40, %r19;
@%p8 bra BB6_4;

BB6_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot7[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<17>;
.reg .f32 %f<14>;
.reg .b32 %r<69>;
.reg .b64 %rd<23>;


mov.u64 %rd22, __local_depot7;
cvta.local.u64 %SP, %rd22;
ld.param.v2.u32 {%r31, %r32}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+32];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+24];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB7_2;

BB7_1:
mul.wide.s32 %rd13, %r58, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB7_1;

BB7_2:
mov.u32 %r39, %ntid.x;
mov.u32 %r40, %ctaid.x;
mov.u32 %r41, %tid.x;
mad.lo.s32 %r65, %r39, %r40, %r41;
setp.ge.u32	%p3, %r65, %r29;
@%p3 bra BB7_12;

cvta.to.global.u64 %rd4, %rd11;
ld.local.u32 %r42, [%rd1+208];
add.s32 %r9, %r42, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd5, [%rd1];
mul.wide.s32 %rd17, %r42, 4;
add.s64 %rd6, %rd1, %rd17;

BB7_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd21, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB7_6;

BB7_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r45, [%rd21+4];
rem.u32 %r46, %r13, %r45;
ld.local.u32 %r47, [%rd21+104];
mad.lo.s32 %r68, %r47, %r46, %r68;
div.u32 %r16, %r13, %r45;
add.s64 %rd21, %rd21, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB7_5;

BB7_6:
mad.lo.s32 %r48, %r10, %r63, %r67;
mul.hi.u32 %r49, %r11, %r33;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r34;
mul.lo.s32 %r52, %r51, %r36;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r32;
mad.lo.s32 %r55, %r31, %r51, %r54;
mul.wide.u32 %rd18, %r55, 2;
add.s64 %rd19, %rd4, %rd18;
ld.global.u16 %rs2, [%rd19];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p6, %f1, %f2;
mul.wide.u32 %rd20, %r48, 2;
add.s64 %rd10, %rd5, %rd20;
@%p6 bra BB7_10;
bra.uni BB7_7;

BB7_10:

	{ cvt.f32.f16 %f11, %rs2;}


	
	{ cvt.f32.f16 %f12, %rs3;}


	sub.f32 %f13, %f11, %f12;

	{ cvt.rn.f16.f32 %rs16, %f13;}


	st.u16 [%rd10], %rs16;
bra.uni BB7_11;

BB7_7:

	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB7_9;
bra.uni BB7_8;

BB7_9:

	{ cvt.f32.f16 %f8, %rs2;}


	
	{ cvt.f32.f16 %f9, %rs3;}


	add.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs13, %f10;}


	st.u16 [%rd10], %rs13;
bra.uni BB7_11;

BB7_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.u16 [%rd10], %rs10;

BB7_11:
mov.u32 %r56, %nctaid.x;
mad.lo.s32 %r65, %r56, %r39, %r11;
setp.lt.u32	%p8, %r65, %r29;
@%p8 bra BB7_4;

BB7_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot8[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<17>;
.reg .f32 %f<14>;
.reg .b32 %r<72>;
.reg .b64 %rd<37>;


mov.u64 %rd36, __local_depot8;
cvta.local.u64 %SP, %rd36;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_jLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB8_2;

BB8_1:
mul.wide.s32 %rd21, %r50, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB8_1;

BB8_2:
mov.u32 %r51, 0;
@%p1 bra BB8_4;

BB8_3:
mul.wide.s32 %rd25, %r51, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB8_3;

BB8_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r64, %r32, %r33, %r34;
setp.ge.u32	%p5, %r64, %r29;
@%p5 bra BB8_16;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd8, [%rd2];
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd9, [%rd3];
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd10, %rd2, %rd29;
mul.wide.s32 %rd30, %r36, 4;
add.s64 %rd11, %rd3, %rd30;

BB8_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd34, %rd10;
mov.u32 %r38, 0;
mov.u32 %r71, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r38;
@%p6 bra BB8_8;

BB8_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r39, [%rd34+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd34+104];
mad.lo.s32 %r71, %r41, %r40, %r71;
div.u32 %r15, %r12, %r39;
add.s64 %rd34, %rd34, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB8_7;

BB8_8:
mov.u32 %r18, %r70;
mov.u64 %rd35, %rd11;
mad.lo.s32 %r19, %r7, %r62, %r18;
mov.u32 %r69, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r38;
@%p8 bra BB8_10;

BB8_9:
mov.u32 %r20, %r53;
ld.local.u32 %r44, [%rd35+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd35+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd35, %rd35, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r53, %r25;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB8_9;

BB8_10:
mad.lo.s32 %r47, %r9, %r60, %r68;
mul.wide.u32 %rd31, %r47, 2;
add.s64 %rd32, %rd9, %rd31;
ld.u16 %rs2, [%rd32];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p10, %f1, %f2;
mul.wide.u32 %rd33, %r19, 2;
add.s64 %rd18, %rd8, %rd33;
@%p10 bra BB8_14;
bra.uni BB8_11;

BB8_14:

	{ cvt.f32.f16 %f11, %rs2;}


	
	{ cvt.f32.f16 %f12, %rs3;}


	sub.f32 %f13, %f11, %f12;

	{ cvt.rn.f16.f32 %rs16, %f13;}


	st.u16 [%rd18], %rs16;
bra.uni BB8_15;

BB8_11:

	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p11, %f3, %f6;
@%p11 bra BB8_13;
bra.uni BB8_12;

BB8_13:

	{ cvt.f32.f16 %f8, %rs2;}


	
	{ cvt.f32.f16 %f9, %rs3;}


	add.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs13, %f10;}


	st.u16 [%rd18], %rs13;
bra.uni BB8_15;

BB8_12:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.u16 [%rd18], %rs10;

BB8_15:
mov.u32 %r48, %nctaid.x;
mad.lo.s32 %r64, %r48, %r32, %r10;
setp.lt.u32	%p12, %r64, %r29;
@%p12 bra BB8_6;

BB8_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<14>;
.reg .b32 %r<5>;
.reg .b64 %rd<25>;


ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1+8];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd16, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd17, %r3;
add.s64 %rd24, %rd16, %rd17;
setp.ge.u64	%p1, %rd24, %rd15;
@%p1 bra BB9_8;

cvta.to.global.u64 %rd3, %rd11;
cvta.to.global.u64 %rd5, %rd13;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd18, %r4;
mul.lo.s64 %rd7, %rd18, %rd1;

BB9_2:
mul.lo.s64 %rd19, %rd24, %rd14;
shl.b64 %rd20, %rd19, 1;
add.s64 %rd21, %rd5, %rd20;
ld.global.u16 %rs2, [%rd21];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p2, %f1, %f2;
mul.lo.s64 %rd22, %rd24, %rd12;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd9, %rd3, %rd23;
@%p2 bra BB9_6;
bra.uni BB9_3;

BB9_6:

	{ cvt.f32.f16 %f11, %rs2;}


	
	{ cvt.f32.f16 %f12, %rs3;}


	sub.f32 %f13, %f11, %f12;

	{ cvt.rn.f16.f32 %rs16, %f13;}


	st.global.u16 [%rd9], %rs16;
bra.uni BB9_7;

BB9_3:

	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB9_5;
bra.uni BB9_4;

BB9_5:

	{ cvt.f32.f16 %f8, %rs2;}


	
	{ cvt.f32.f16 %f9, %rs3;}


	add.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs13, %f10;}


	st.global.u16 [%rd9], %rs13;
bra.uni BB9_7;

BB9_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.global.u16 [%rd9], %rs10;

BB9_7:
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p4, %rd24, %rd15;
@%p4 bra BB9_2;

BB9_8:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2,
.param .align 2 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3[2]
)
{
.local .align 8 .b8 __local_depot10[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b16 %rs<17>;
.reg .f32 %f<14>;
.reg .b32 %r<32>;
.reg .b64 %rd<111>;


mov.u64 %rd110, __local_depot10;
cvta.local.u64 %SP, %rd110;
ld.param.u64 %rd50, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_2];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIN3c104HalfEES2_S2_mLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES4_IT1_S6_XT4_EES6_T__param_1;
add.u64 %rd51, %SP, 416;
cvta.to.local.u64 %rd2, %rd51;
add.u64 %rd52, %SP, 0;
cvta.to.local.u64 %rd3, %rd52;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB10_2;

BB10_1:
mul.wide.s32 %rd53, %r28, 8;
add.s64 %rd54, %rd4, %rd53;
ld.param.u64 %rd55, [%rd54];
add.s64 %rd56, %rd2, %rd53;
st.local.u64 [%rd56], %rd55;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB10_1;

BB10_2:
mov.u32 %r29, 0;
@%p1 bra BB10_4;

BB10_3:
mul.wide.s32 %rd57, %r29, 8;
add.s64 %rd58, %rd1, %rd57;
ld.param.u64 %rd59, [%rd58];
add.s64 %rd60, %rd3, %rd57;
st.local.u64 [%rd60], %rd59;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB10_3;

BB10_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd61, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd62, %r15;
add.s64 %rd102, %rd61, %rd62;
setp.ge.u64	%p5, %rd102, %rd50;
@%p5 bra BB10_22;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd10, [%rd2];
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd12, [%rd3];
mul.wide.s32 %rd63, %r16, 8;
add.s64 %rd13, %rd2, %rd63;
mul.wide.s32 %rd64, %r17, 8;
add.s64 %rd14, %rd3, %rd64;

BB10_6:
mov.u64 %rd88, %rd102;
mov.u64 %rd15, %rd88;
mov.u64 %rd84, %rd13;
mov.u64 %rd66, 0;
mov.u64 %rd109, %rd66;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd99, %rd15;
mov.u64 %rd100, %rd15;
mov.u64 %rd108, %rd66;
@%p6 bra BB10_11;

BB10_7:
mov.u64 %rd18, %rd100;
mov.u32 %r7, %r30;
ld.local.u64 %rd21, [%rd84];
or.b64 %rd67, %rd18, %rd21;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB10_9;
bra.uni BB10_8;

BB10_9:
cvt.u32.u64	%r18, %rd21;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd101, %r20;
cvt.u64.u32	%rd85, %r21;
bra.uni BB10_10;

BB10_8:
div.u64 %rd101, %rd18, %rd21;
rem.u64 %rd85, %rd18, %rd21;

BB10_10:
mov.u64 %rd26, %rd101;
ld.local.u64 %rd69, [%rd84+200];
mul.lo.s64 %rd70, %rd69, %rd85;
add.s64 %rd109, %rd70, %rd109;
add.s64 %rd84, %rd84, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd99, %rd26;
mov.u64 %rd100, %rd26;
mov.u64 %rd103, %rd109;
mov.u64 %rd108, %rd103;
@%p8 bra BB10_7;

BB10_11:
mov.u64 %rd31, %rd108;
mov.u64 %rd86, %rd14;
mul.lo.s64 %rd73, %rd9, %rd99;
add.s64 %rd33, %rd73, %rd31;
mov.u64 %rd107, %rd66;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd97, %rd15;
mov.u64 %rd96, %rd15;
mov.u64 %rd106, %rd66;
@%p9 bra BB10_16;

BB10_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd37, [%rd86];
or.b64 %rd74, %rd97, %rd37;
and.b64 %rd75, %rd74, -4294967296;
setp.eq.s64	%p10, %rd75, 0;
@%p10 bra BB10_14;
bra.uni BB10_13;

BB10_14:
cvt.u32.u64	%r22, %rd37;
cvt.u32.u64	%r23, %rd97;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd98, %r24;
cvt.u64.u32	%rd87, %r25;
bra.uni BB10_15;

BB10_13:
div.u64 %rd98, %rd97, %rd37;
rem.u64 %rd87, %rd97, %rd37;

BB10_15:
mov.u64 %rd97, %rd98;
ld.local.u64 %rd76, [%rd86+200];
mul.lo.s64 %rd77, %rd76, %rd87;
add.s64 %rd107, %rd77, %rd107;
add.s64 %rd86, %rd86, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd96, %rd97;
mov.u64 %rd106, %rd107;
@%p11 bra BB10_12;

BB10_16:
mul.lo.s64 %rd78, %rd11, %rd96;
add.s64 %rd79, %rd78, %rd106;
shl.b64 %rd80, %rd79, 1;
add.s64 %rd81, %rd12, %rd80;
ld.u16 %rs2, [%rd81];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p12, %f1, %f2;
shl.b64 %rd82, %rd33, 1;
add.s64 %rd48, %rd10, %rd82;
@%p12 bra BB10_20;
bra.uni BB10_17;

BB10_20:

	{ cvt.f32.f16 %f11, %rs2;}


	
	{ cvt.f32.f16 %f12, %rs3;}


	sub.f32 %f13, %f11, %f12;

	{ cvt.rn.f16.f32 %rs16, %f13;}


	st.u16 [%rd48], %rs16;
bra.uni BB10_21;

BB10_17:

	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p13, %f3, %f6;
@%p13 bra BB10_19;
bra.uni BB10_18;

BB10_19:

	{ cvt.f32.f16 %f8, %rs2;}


	
	{ cvt.f32.f16 %f9, %rs3;}


	add.f32 %f10, %f8, %f9;

	{ cvt.rn.f16.f32 %rs13, %f10;}


	st.u16 [%rd48], %rs13;
bra.uni BB10_21;

BB10_18:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.u16 [%rd48], %rs10;

BB10_21:
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd83, %r26, %r14;
add.s64 %rd102, %rd83, %rd15;
setp.lt.u64	%p14, %rd102, %rd50;
@%p14 bra BB10_6;

BB10_22:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<36>;
.reg .f32 %f<8>;
.reg .b32 %r<21>;
.reg .b64 %rd<15>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs15, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r20, %r1, %r13, %r14;
setp.ge.u32	%p1, %r20, %r12;
@%p1 bra BB11_7;

cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB11_2:
mul.lo.s32 %r16, %r20, %r10;
mul.wide.u32 %rd7, %r16, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs2, [%rd8];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs15;}


	setp.gt.f32	%p2, %f1, %f2;
@%p2 bra BB11_5;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs15;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs32, %f5;}


	
	{ cvt.f32.f16 %f6, %rs32;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB11_5;
bra.uni BB11_4;

BB11_5:
mul.lo.s32 %r18, %r20, %r11;
mul.wide.u32 %rd11, %r18, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs35, [%rd12];
mul.lo.s32 %r19, %r20, %r9;
mul.wide.u32 %rd13, %r19, 2;
add.s64 %rd14, %rd1, %rd13;
st.global.u16 [%rd14], %rs35;
bra.uni BB11_6;

BB11_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs34, %f7;}


	mul.lo.s32 %r17, %r20, %r9;
mul.wide.u32 %rd9, %r17, 2;
add.s64 %rd10, %rd1, %rd9;
st.global.u16 [%rd10], %rs34;

BB11_6:
add.s32 %r20, %r6, %r20;
setp.lt.u32	%p4, %r20, %r12;
@%p4 bra BB11_2;

BB11_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<28>;
.reg .f32 %f<8>;
.reg .b32 %r<46>;
.reg .b64 %rd<15>;


ld.param.u32 %r12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r45, %r31, %r32, %r33;
setp.ge.u32	%p1, %r45, %r22;
@%p1 bra BB12_7;

cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB12_2:
mul.hi.u32 %r10, %r45, %r25;
mul.lo.s32 %r34, %r45, %r13;
mul.wide.u32 %rd7, %r34, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs2, [%rd8];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs11;}


	setp.gt.f32	%p2, %f1, %f2;
@%p2 bra BB12_5;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs24, %f5;}


	
	{ cvt.f32.f16 %f6, %rs24;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB12_5;
bra.uni BB12_4;

BB12_5:
add.s32 %r36, %r10, %r45;
shr.u32 %r37, %r36, %r26;
mul.lo.s32 %r38, %r37, %r28;
sub.s32 %r39, %r45, %r38;
mul.lo.s32 %r40, %r39, %r24;
mad.lo.s32 %r41, %r23, %r37, %r40;
mul.wide.u32 %rd11, %r41, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs27, [%rd12];
mul.lo.s32 %r42, %r45, %r12;
mul.wide.u32 %rd13, %r42, 2;
add.s64 %rd14, %rd1, %rd13;
st.global.u16 [%rd14], %rs27;
bra.uni BB12_6;

BB12_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs26, %f7;}


	mul.lo.s32 %r35, %r45, %r12;
mul.wide.u32 %rd9, %r35, 2;
add.s64 %rd10, %rd1, %rd9;
st.global.u16 [%rd10], %rs26;

BB12_6:
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r45, %r43, %r31, %r45;
setp.lt.u32	%p4, %r45, %r22;
@%p4 bra BB12_2;

BB12_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot13[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<28>;
.reg .f32 %f<8>;
.reg .b32 %r<48>;
.reg .b64 %rd<29>;


mov.u64 %rd28, __local_depot13;
cvta.local.u64 %SP, %rd28;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd3, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
cvta.to.global.u64 %rd2, %rd11;
mov.u32 %r37, 0;
mov.pred %p1, 0;
@%p1 bra BB13_2;

BB13_1:
mul.wide.s32 %rd14, %r37, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r37, %r37, 1;
setp.lt.u32	%p2, %r37, 27;
@%p2 bra BB13_1;

BB13_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r44, %r21, %r22, %r23;
setp.ge.u32	%p3, %r44, %r19;
@%p3 bra BB13_11;

cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB13_4:
mov.u32 %r39, %r44;
mov.u32 %r7, %r39;
mov.u64 %rd27, %rd6;
mov.u32 %r46, 0;
mov.u32 %r47, %r46;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r38, %r6;
mov.u32 %r42, %r7;
mov.u32 %r43, %r7;
@%p4 bra BB13_6;

BB13_5:
mov.u32 %r9, %r43;
mov.u32 %r8, %r38;
ld.local.u32 %r27, [%rd27+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd27+104];
mad.lo.s32 %r47, %r29, %r28, %r47;
div.u32 %r12, %r9, %r27;
add.s64 %rd27, %rd27, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r38, %r13;
mov.u32 %r42, %r12;
mov.u32 %r43, %r12;
mov.u32 %r46, %r47;
@%p5 bra BB13_5;

BB13_6:
mul.lo.s32 %r30, %r7, %r18;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r42, %r46;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r32, 2;
add.s64 %rd10, %rd19, %rd20;
mul.wide.u32 %rd21, %r30, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs2, [%rd22];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs11;}


	setp.gt.f32	%p6, %f1, %f2;
@%p6 bra BB13_9;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs24, %f5;}


	
	{ cvt.f32.f16 %f6, %rs24;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB13_9;
bra.uni BB13_8;

BB13_9:
ld.u16 %rs27, [%rd10];
mul.lo.s32 %r34, %r7, %r17;
mul.wide.u32 %rd25, %r34, 2;
add.s64 %rd26, %rd2, %rd25;
st.global.u16 [%rd26], %rs27;
bra.uni BB13_10;

BB13_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs26, %f7;}


	mul.lo.s32 %r33, %r7, %r17;
mul.wide.u32 %rd23, %r33, 2;
add.s64 %rd24, %rd2, %rd23;
st.global.u16 [%rd24], %rs26;

BB13_10:
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r44, %r35, %r21, %r7;
setp.lt.u32	%p8, %r44, %r19;
@%p8 bra BB13_4;

BB13_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<28>;
.reg .f32 %f<8>;
.reg .b32 %r<46>;
.reg .b64 %rd<15>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r45, %r30, %r31, %r32;
setp.ge.u32	%p1, %r45, %r21;
@%p1 bra BB14_7;

cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB14_2:
mul.hi.u32 %r33, %r45, %r24;
add.s32 %r34, %r33, %r45;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r45, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd7, %r39, 2;
add.s64 %rd8, %rd3, %rd7;
ld.global.u16 %rs2, [%rd8];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs11;}


	setp.gt.f32	%p2, %f1, %f2;
@%p2 bra BB14_5;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs24, %f5;}


	
	{ cvt.f32.f16 %f6, %rs24;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB14_5;
bra.uni BB14_4;

BB14_5:
mul.lo.s32 %r41, %r45, %r20;
mul.wide.u32 %rd11, %r41, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs27, [%rd12];
mul.lo.s32 %r42, %r45, %r11;
mul.wide.u32 %rd13, %r42, 2;
add.s64 %rd14, %rd1, %rd13;
st.global.u16 [%rd14], %rs27;
bra.uni BB14_6;

BB14_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs26, %f7;}


	mul.lo.s32 %r40, %r45, %r11;
mul.wide.u32 %rd9, %r40, 2;
add.s64 %rd10, %rd1, %rd9;
st.global.u16 [%rd10], %rs26;

BB14_6:
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r45, %r43, %r30, %r45;
setp.lt.u32	%p4, %r45, %r21;
@%p4 bra BB14_2;

BB14_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<71>;
.reg .b64 %rd<15>;


ld.param.u32 %r16, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
cvta.to.global.u64 %rd1, %rd4;
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r70, %r50, %r51, %r52;
setp.ge.u32	%p1, %r70, %r33;
@%p1 bra BB15_7;

cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB15_2:
mul.hi.u32 %r53, %r70, %r36;
add.s32 %r54, %r53, %r70;
shr.u32 %r55, %r54, %r37;
mul.lo.s32 %r56, %r55, %r39;
sub.s32 %r57, %r70, %r56;
mul.lo.s32 %r58, %r57, %r35;
mad.lo.s32 %r59, %r34, %r55, %r58;
mul.hi.u32 %r14, %r70, %r44;
mul.wide.u32 %rd7, %r59, 2;
add.s64 %rd8, %rd2, %rd7;
ld.global.u16 %rs2, [%rd8];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p2, %f1, %f2;
@%p2 bra BB15_5;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB15_5;
bra.uni BB15_4;

BB15_5:
add.s32 %r61, %r14, %r70;
shr.u32 %r62, %r61, %r45;
mul.lo.s32 %r63, %r62, %r47;
sub.s32 %r64, %r70, %r63;
mul.lo.s32 %r65, %r64, %r43;
mad.lo.s32 %r66, %r42, %r62, %r65;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs19, [%rd12];
mul.lo.s32 %r67, %r70, %r16;
mul.wide.u32 %rd13, %r67, 2;
add.s64 %rd14, %rd1, %rd13;
st.global.u16 [%rd14], %rs19;
bra.uni BB15_6;

BB15_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	mul.lo.s32 %r60, %r70, %r16;
mul.wide.u32 %rd9, %r60, 2;
add.s64 %rd10, %rd1, %rd9;
st.global.u16 [%rd10], %rs18;

BB15_6:
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r70, %r68, %r50, %r70;
setp.lt.u32	%p4, %r70, %r33;
@%p4 bra BB15_2;

BB15_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot16[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<73>;
.reg .b64 %rd<29>;


mov.u64 %rd28, __local_depot16;
cvta.local.u64 %SP, %rd28;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd3, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
cvta.to.global.u64 %rd2, %rd11;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB16_2;

BB16_1:
mul.wide.s32 %rd14, %r62, 8;
add.s64 %rd15, %rd3, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB16_1;

BB16_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r69, %r41, %r42, %r43;
setp.ge.u32	%p3, %r69, %r31;
@%p3 bra BB16_11;

cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB16_4:
mov.u32 %r64, %r69;
mov.u32 %r11, %r64;
mov.u64 %rd27, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r71, 0;
mov.u32 %r72, %r71;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r63, %r10;
mov.u32 %r67, %r11;
mov.u32 %r68, %r11;
@%p4 bra BB16_6;

BB16_5:
mov.u32 %r14, %r68;
mov.u32 %r13, %r63;
ld.local.u32 %r47, [%rd27+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd27+104];
mad.lo.s32 %r72, %r49, %r48, %r72;
div.u32 %r17, %r14, %r47;
add.s64 %rd27, %rd27, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r63, %r18;
mov.u32 %r67, %r17;
mov.u32 %r68, %r17;
mov.u32 %r71, %r72;
@%p5 bra BB16_5;

BB16_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r67, %r71;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r57, 2;
add.s64 %rd10, %rd19, %rd20;
mul.wide.u32 %rd21, %r55, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs2, [%rd22];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p6, %f1, %f2;
@%p6 bra BB16_9;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB16_9;
bra.uni BB16_8;

BB16_9:
ld.u16 %rs19, [%rd10];
mul.lo.s32 %r59, %r11, %r22;
mul.wide.u32 %rd25, %r59, 2;
add.s64 %rd26, %rd2, %rd25;
st.global.u16 [%rd26], %rs19;
bra.uni BB16_10;

BB16_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd2, %rd23;
st.global.u16 [%rd24], %rs18;

BB16_10:
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r69, %r60, %r41, %r11;
setp.lt.u32	%p8, %r69, %r31;
@%p8 bra BB16_4;

BB16_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot17[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<28>;
.reg .f32 %f<8>;
.reg .b32 %r<48>;
.reg .b64 %rd<29>;


mov.u64 %rd28, __local_depot17;
cvta.local.u64 %SP, %rd28;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd3, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
cvta.to.global.u64 %rd2, %rd10;
mov.u32 %r37, 0;
mov.pred %p1, 0;
@%p1 bra BB17_2;

BB17_1:
mul.wide.s32 %rd13, %r37, 8;
add.s64 %rd14, %rd3, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r37, %r37, 1;
setp.lt.u32	%p2, %r37, 27;
@%p2 bra BB17_1;

BB17_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r44, %r21, %r22, %r23;
setp.ge.u32	%p3, %r44, %r19;
@%p3 bra BB17_11;

cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB17_4:
mov.u32 %r39, %r44;
mov.u32 %r7, %r39;
mov.u64 %rd27, %rd6;
mov.u32 %r46, 0;
mov.u32 %r47, %r46;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r38, %r6;
mov.u32 %r42, %r7;
mov.u32 %r43, %r7;
@%p4 bra BB17_6;

BB17_5:
mov.u32 %r9, %r43;
mov.u32 %r8, %r38;
ld.local.u32 %r27, [%rd27+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd27+104];
mad.lo.s32 %r47, %r29, %r28, %r47;
div.u32 %r12, %r9, %r27;
add.s64 %rd27, %rd27, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r38, %r13;
mov.u32 %r42, %r12;
mov.u32 %r43, %r12;
mov.u32 %r46, %r47;
@%p5 bra BB17_5;

BB17_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r42, %r46;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r31, 2;
add.s64 %rd20, %rd18, %rd19;
ld.u16 %rs2, [%rd20];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs11;}


	setp.gt.f32	%p6, %f1, %f2;
@%p6 bra BB17_9;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs24, %f5;}


	
	{ cvt.f32.f16 %f6, %rs24;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB17_9;
bra.uni BB17_8;

BB17_9:
mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd23, %r33, 2;
add.s64 %rd24, %rd5, %rd23;
ld.global.u16 %rs27, [%rd24];
mul.lo.s32 %r34, %r7, %r17;
mul.wide.u32 %rd25, %r34, 2;
add.s64 %rd26, %rd2, %rd25;
st.global.u16 [%rd26], %rs27;
bra.uni BB17_10;

BB17_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs26, %f7;}


	mul.lo.s32 %r32, %r7, %r17;
mul.wide.u32 %rd21, %r32, 2;
add.s64 %rd22, %rd2, %rd21;
st.global.u16 [%rd22], %rs26;

BB17_10:
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r44, %r35, %r21, %r7;
setp.lt.u32	%p8, %r44, %r19;
@%p8 bra BB17_4;

BB17_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot18[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<73>;
.reg .b64 %rd<29>;


mov.u64 %rd28, __local_depot18;
cvta.local.u64 %SP, %rd28;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd3, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
cvta.to.global.u64 %rd2, %rd10;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB18_2;

BB18_1:
mul.wide.s32 %rd13, %r62, 8;
add.s64 %rd14, %rd3, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB18_1;

BB18_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r69, %r41, %r42, %r43;
setp.ge.u32	%p3, %r69, %r31;
@%p3 bra BB18_11;

cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB18_4:
mov.u32 %r64, %r69;
mov.u32 %r11, %r64;
mov.u64 %rd27, %rd6;
mov.u32 %r71, 0;
mov.u32 %r72, %r71;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r63, %r10;
mov.u32 %r67, %r11;
mov.u32 %r68, %r11;
@%p4 bra BB18_6;

BB18_5:
mov.u32 %r13, %r68;
mov.u32 %r12, %r63;
ld.local.u32 %r47, [%rd27+4];
rem.u32 %r48, %r13, %r47;
ld.local.u32 %r49, [%rd27+104];
mad.lo.s32 %r72, %r49, %r48, %r72;
div.u32 %r16, %r13, %r47;
add.s64 %rd27, %rd27, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r63, %r17;
mov.u32 %r67, %r16;
mov.u32 %r68, %r16;
mov.u32 %r71, %r72;
@%p5 bra BB18_5;

BB18_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r67, %r71;
mul.hi.u32 %r20, %r11, %r35;
ld.local.u64 %rd18, [%rd1];
mul.wide.u32 %rd19, %r51, 2;
add.s64 %rd20, %rd18, %rd19;
ld.u16 %rs2, [%rd20];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p6, %f1, %f2;
@%p6 bra BB18_9;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB18_9;
bra.uni BB18_8;

BB18_9:
add.s32 %r53, %r20, %r11;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd5, %rd23;
ld.global.u16 %rs19, [%rd24];
mul.lo.s32 %r59, %r11, %r22;
mul.wide.u32 %rd25, %r59, 2;
add.s64 %rd26, %rd2, %rd25;
st.global.u16 [%rd26], %rs19;
bra.uni BB18_10;

BB18_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	mul.lo.s32 %r52, %r11, %r22;
mul.wide.u32 %rd21, %r52, 2;
add.s64 %rd22, %rd2, %rd21;
st.global.u16 [%rd22], %rs18;

BB18_10:
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r69, %r60, %r41, %r11;
setp.lt.u32	%p8, %r69, %r31;
@%p8 bra BB18_4;

BB18_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot19[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<77>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot19;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd5, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
cvta.to.global.u64 %rd4, %rd18;
mov.u32 %r55, 0;
mov.pred %p1, 0;
@%p1 bra BB19_2;

BB19_1:
mul.wide.s32 %rd21, %r55, 8;
add.s64 %rd22, %rd5, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p2, %r55, 27;
@%p2 bra BB19_1;

BB19_2:
mov.u32 %r56, 0;
@%p1 bra BB19_4;

BB19_3:
mul.wide.s32 %rd25, %r56, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r56, %r56, 1;
setp.lt.u32	%p4, %r56, 27;
@%p4 bra BB19_3;

BB19_4:
mov.u32 %r33, %ntid.x;
mov.u32 %r34, %ctaid.x;
mov.u32 %r35, %tid.x;
mad.lo.s32 %r69, %r33, %r34, %r35;
setp.ge.u32	%p5, %r69, %r30;
@%p5 bra BB19_16;

ld.local.u32 %r36, [%rd2+208];
add.s32 %r7, %r36, -1;
mul.wide.s32 %rd29, %r36, 4;
add.s64 %rd9, %rd2, %rd29;

BB19_6:
mov.u32 %r59, %r69;
mov.u32 %r8, %r59;
mov.u64 %rd39, %rd9;
mov.u32 %r38, 0;
mov.u32 %r76, %r38;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r57, %r7;
mov.u32 %r67, %r8;
mov.u32 %r68, %r8;
mov.u32 %r75, %r38;
@%p6 bra BB19_8;

BB19_7:
mov.u32 %r10, %r68;
mov.u32 %r9, %r57;
ld.local.u32 %r39, [%rd39+4];
rem.u32 %r40, %r10, %r39;
ld.local.u32 %r41, [%rd39+104];
mad.lo.s32 %r76, %r41, %r40, %r76;
div.u32 %r13, %r10, %r39;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r57, %r14;
mov.u32 %r67, %r13;
mov.u32 %r68, %r13;
mov.u32 %r70, %r76;
mov.u32 %r75, %r70;
@%p7 bra BB19_7;

BB19_8:
mov.u32 %r16, %r75;
ld.local.u32 %r43, [%rd2+108];
mad.lo.s32 %r17, %r43, %r67, %r16;
ld.local.u64 %rd13, [%rd2];
ld.local.u32 %r18, [%rd3+208];
add.s32 %r58, %r18, -1;
setp.lt.s32	%p8, %r58, 1;
mov.u32 %r65, %r8;
mov.u32 %r73, %r38;
@%p8 bra BB19_11;

mul.wide.s32 %rd30, %r18, 4;
add.s64 %rd40, %rd3, %rd30;
mov.u32 %r74, 0;
mov.u32 %r66, %r8;

BB19_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r66, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r74, %r48, %r47, %r74;
div.u32 %r66, %r66, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r58, %r58, -1;
setp.gt.s32	%p9, %r58, 0;
mov.u32 %r65, %r66;
mov.u32 %r73, %r74;
@%p9 bra BB19_10;

BB19_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r65, %r73;
ld.local.u64 %rd31, [%rd3];
mul.wide.u32 %rd32, %r50, 2;
add.s64 %rd17, %rd31, %rd32;
mul.wide.u32 %rd33, %r17, 2;
add.s64 %rd34, %rd13, %rd33;
ld.u16 %rs2, [%rd34];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p10, %f1, %f2;
@%p10 bra BB19_14;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p11, %f3, %f6;
@%p11 bra BB19_14;
bra.uni BB19_13;

BB19_14:
ld.u16 %rs19, [%rd17];
mul.lo.s32 %r52, %r8, %r29;
mul.wide.u32 %rd37, %r52, 2;
add.s64 %rd38, %rd4, %rd37;
st.global.u16 [%rd38], %rs19;
bra.uni BB19_15;

BB19_13:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	mul.lo.s32 %r51, %r8, %r29;
mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd4, %rd35;
st.global.u16 [%rd36], %rs18;

BB19_15:
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r69, %r53, %r33, %r8;
setp.lt.u32	%p12, %r69, %r30;
@%p12 bra BB19_6;

BB19_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<28>;
.reg .f32 %f<8>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB20_7;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd5;

BB20_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd8, %r39, 2;
add.s64 %rd4, %rd3, %rd8;
mul.lo.s32 %r40, %r44, %r19;
mul.wide.u32 %rd9, %r40, 2;
add.s64 %rd10, %rd1, %rd9;
ld.global.u16 %rs2, [%rd10];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs11;}


	setp.gt.f32	%p2, %f1, %f2;
@%p2 bra BB20_5;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs24, %f5;}


	
	{ cvt.f32.f16 %f6, %rs24;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB20_5;
bra.uni BB20_4;

BB20_5:
mul.lo.s32 %r41, %r44, %r20;
mul.wide.u32 %rd11, %r41, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs27, [%rd12];
st.global.u16 [%rd4], %rs27;
bra.uni BB20_6;

BB20_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs26, %f7;}


	st.global.u16 [%rd4], %rs26;

BB20_6:
mov.u32 %r42, %nctaid.x;
mad.lo.s32 %r44, %r42, %r30, %r44;
setp.lt.u32	%p4, %r44, %r21;
@%p4 bra BB20_2;

BB20_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r23, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB21_7;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd8;

BB21_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd9, %r58, 2;
add.s64 %rd4, %rd2, %rd9;
mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mul.lo.s32 %r65, %r69, %r23;
mad.lo.s32 %r66, %r41, %r61, %r64;
mul.wide.u32 %rd10, %r66, 2;
add.s64 %rd5, %rd3, %rd10;
mul.wide.u32 %rd11, %r65, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.u16 %rs2, [%rd12];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p2, %f1, %f2;
@%p2 bra BB21_5;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB21_5;
bra.uni BB21_4;

BB21_5:
ld.global.u16 %rs19, [%rd5];
st.global.u16 [%rd4], %rs19;
bra.uni BB21_6;

BB21_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	st.global.u16 [%rd4], %rs18;

BB21_6:
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r69, %r67, %r49, %r69;
setp.lt.u32	%p4, %r69, %r32;
@%p4 bra BB21_2;

BB21_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot22[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<71>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot22;
cvta.local.u64 %SP, %rd25;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r62, 0;
mov.pred %p1, 0;
@%p1 bra BB22_2;

BB22_1:
mul.wide.s32 %rd14, %r62, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r62, %r62, 1;
setp.lt.u32	%p2, %r62, 27;
@%p2 bra BB22_1;

BB22_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r69, %r41, %r42, %r43;
setp.ge.u32	%p3, %r69, %r31;
@%p3 bra BB22_12;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;

BB22_4:
mov.u32 %r64, %r69;
mov.u32 %r10, %r64;
mul.hi.u32 %r45, %r10, %r35;
add.s32 %r46, %r45, %r10;
shr.u32 %r47, %r46, %r36;
mul.lo.s32 %r48, %r47, %r38;
sub.s32 %r49, %r10, %r48;
mul.lo.s32 %r50, %r49, %r34;
mad.lo.s32 %r51, %r33, %r47, %r50;
mul.wide.u32 %rd18, %r51, 2;
add.s64 %rd6, %rd5, %rd18;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r63, %r11, -1;
mov.u32 %r70, 0;
setp.lt.s32	%p4, %r63, 1;
mov.u32 %r67, %r10;
@%p4 bra BB22_7;

mul.wide.s32 %rd19, %r11, 4;
add.s64 %rd24, %rd1, %rd19;
mov.u32 %r70, 0;
mov.u32 %r68, %r10;

BB22_6:
ld.local.u32 %r54, [%rd24+4];
rem.u32 %r55, %r68, %r54;
ld.local.u32 %r56, [%rd24+104];
mad.lo.s32 %r70, %r56, %r55, %r70;
div.u32 %r68, %r68, %r54;
add.s64 %rd24, %rd24, -4;
add.s32 %r63, %r63, -1;
setp.gt.s32	%p5, %r63, 0;
mov.u32 %r66, %r68;
mov.u32 %r67, %r66;
@%p5 bra BB22_6;

BB22_7:
mov.u32 %r19, %r67;
ld.local.u32 %r57, [%rd1+108];
mad.lo.s32 %r58, %r57, %r19, %r70;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r58, 2;
add.s64 %rd10, %rd20, %rd21;
mul.lo.s32 %r59, %r10, %r30;
mul.wide.u32 %rd22, %r59, 2;
add.s64 %rd23, %rd4, %rd22;
ld.global.u16 %rs2, [%rd23];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p6, %f1, %f2;
@%p6 bra BB22_10;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB22_10;
bra.uni BB22_9;

BB22_10:
ld.u16 %rs19, [%rd10];
st.global.u16 [%rd6], %rs19;
bra.uni BB22_11;

BB22_9:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	st.global.u16 [%rd6], %rs18;

BB22_11:
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r69, %r60, %r41, %r10;
setp.lt.u32	%p8, %r69, %r31;
@%p8 bra BB22_4;

BB22_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB23_7;

cvta.to.global.u64 %rd1, %rd7;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB23_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd8, %r58, 2;
add.s64 %rd4, %rd2, %rd8;
mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 2;
add.s64 %rd10, %rd3, %rd9;
ld.global.u16 %rs2, [%rd10];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p2, %f1, %f2;
@%p2 bra BB23_5;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB23_5;
bra.uni BB23_4;

BB23_5:
mul.lo.s32 %r66, %r69, %r31;
mul.wide.u32 %rd11, %r66, 2;
add.s64 %rd12, %rd1, %rd11;
ld.global.u16 %rs19, [%rd12];
st.global.u16 [%rd4], %rs19;
bra.uni BB23_6;

BB23_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	st.global.u16 [%rd4], %rs18;

BB23_6:
mov.u32 %r67, %nctaid.x;
mad.lo.s32 %r69, %r67, %r49, %r69;
setp.lt.u32	%p4, %r69, %r32;
@%p4 bra BB23_2;

BB23_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r60, %r61}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r62, %r63}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r64, %r65}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd8, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u32 %r68, %ntid.x;
mov.u32 %r69, %ctaid.x;
mov.u32 %r70, %tid.x;
mad.lo.s32 %r94, %r68, %r69, %r70;
setp.ge.u32	%p1, %r94, %r43;
@%p1 bra BB24_7;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd7;
cvta.to.global.u64 %rd3, %rd8;

BB24_2:
mul.hi.u32 %r71, %r94, %r46;
add.s32 %r72, %r71, %r94;
shr.u32 %r73, %r72, %r47;
mul.lo.s32 %r74, %r73, %r49;
sub.s32 %r75, %r94, %r74;
mul.lo.s32 %r76, %r75, %r45;
mad.lo.s32 %r77, %r44, %r73, %r76;
mul.wide.u32 %rd9, %r77, 2;
add.s64 %rd4, %rd1, %rd9;
mul.hi.u32 %r78, %r94, %r54;
add.s32 %r79, %r78, %r94;
shr.u32 %r80, %r79, %r55;
mul.lo.s32 %r81, %r80, %r57;
sub.s32 %r82, %r94, %r81;
mul.lo.s32 %r83, %r82, %r53;
mad.lo.s32 %r84, %r52, %r80, %r83;
mul.hi.u32 %r85, %r94, %r62;
add.s32 %r86, %r85, %r94;
shr.u32 %r87, %r86, %r63;
mul.lo.s32 %r88, %r87, %r65;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r61;
mad.lo.s32 %r91, %r60, %r87, %r90;
mul.wide.u32 %rd10, %r91, 2;
add.s64 %rd5, %rd3, %rd10;
mul.wide.u32 %rd11, %r84, 2;
add.s64 %rd12, %rd2, %rd11;
ld.global.u16 %rs2, [%rd12];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p2, %f1, %f2;
@%p2 bra BB24_5;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB24_5;
bra.uni BB24_4;

BB24_5:
ld.global.u16 %rs11, [%rd5];
st.global.u16 [%rd4], %rs11;
bra.uni BB24_6;

BB24_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.global.u16 [%rd4], %rs10;

BB24_6:
mov.u32 %r92, %nctaid.x;
mad.lo.s32 %r94, %r92, %r68, %r94;
setp.lt.u32	%p4, %r94, %r43;
@%p4 bra BB24_2;

BB24_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot25[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot25;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB25_2;

BB25_1:
mul.wide.s32 %rd16, %r86, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB25_1;

BB25_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB25_11;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd20, %r64, 4;
add.s64 %rd7, %rd1, %rd20;

BB25_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r67, %r16, %r47;
add.s32 %r68, %r67, %r16;
shr.u32 %r69, %r68, %r48;
mul.lo.s32 %r70, %r69, %r50;
sub.s32 %r71, %r16, %r70;
mul.lo.s32 %r72, %r71, %r46;
mad.lo.s32 %r73, %r45, %r69, %r72;
mul.wide.u32 %rd21, %r73, 2;
add.s64 %rd9, %rd4, %rd21;
mul.hi.u32 %r17, %r16, %r55;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB25_6;

BB25_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r74, [%rd25+4];
rem.u32 %r75, %r19, %r74;
ld.local.u32 %r76, [%rd25+104];
mad.lo.s32 %r96, %r76, %r75, %r96;
div.u32 %r22, %r19, %r74;
add.s64 %rd25, %rd25, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB25_5;

BB25_6:
add.s32 %r77, %r17, %r16;
shr.u32 %r78, %r77, %r56;
mul.lo.s32 %r79, %r78, %r58;
sub.s32 %r80, %r16, %r79;
mul.lo.s32 %r81, %r80, %r54;
mad.lo.s32 %r82, %r53, %r78, %r81;
mad.lo.s32 %r83, %r15, %r91, %r95;
mul.wide.u32 %rd22, %r83, 2;
add.s64 %rd12, %rd6, %rd22;
mul.wide.u32 %rd23, %r82, 2;
add.s64 %rd24, %rd5, %rd23;
ld.global.u16 %rs2, [%rd24];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p6, %f1, %f2;
@%p6 bra BB25_9;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB25_9;
bra.uni BB25_8;

BB25_9:
ld.u16 %rs11, [%rd12];
st.global.u16 [%rd9], %rs11;
bra.uni BB25_10;

BB25_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.global.u16 [%rd9], %rs10;

BB25_10:
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r93, %r84, %r61, %r16;
setp.lt.u32	%p8, %r93, %r43;
@%p8 bra BB25_4;

BB25_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot26[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<70>;
.reg .b64 %rd<26>;


mov.u64 %rd25, __local_depot26;
cvta.local.u64 %SP, %rd25;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB26_2;

BB26_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB26_1;

BB26_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB26_12;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;

BB26_4:
mov.u32 %r63, %r68;
mov.u32 %r10, %r63;
mul.hi.u32 %r45, %r10, %r35;
add.s32 %r46, %r45, %r10;
shr.u32 %r47, %r46, %r36;
mul.lo.s32 %r48, %r47, %r38;
sub.s32 %r49, %r10, %r48;
mul.lo.s32 %r50, %r49, %r34;
mad.lo.s32 %r51, %r33, %r47, %r50;
mul.wide.u32 %rd18, %r51, 2;
add.s64 %rd6, %rd5, %rd18;
ld.local.u32 %r11, [%rd1+208];
add.s32 %r62, %r11, -1;
mov.u32 %r69, 0;
setp.lt.s32	%p4, %r62, 1;
mov.u32 %r66, %r10;
@%p4 bra BB26_7;

mul.wide.s32 %rd19, %r11, 4;
add.s64 %rd24, %rd1, %rd19;
mov.u32 %r69, 0;
mov.u32 %r67, %r10;

BB26_6:
ld.local.u32 %r53, [%rd24+4];
rem.u32 %r54, %r67, %r53;
ld.local.u32 %r55, [%rd24+104];
mad.lo.s32 %r69, %r55, %r54, %r69;
div.u32 %r67, %r67, %r53;
add.s64 %rd24, %rd24, -4;
add.s32 %r62, %r62, -1;
setp.gt.s32	%p5, %r62, 0;
mov.u32 %r65, %r67;
mov.u32 %r66, %r65;
@%p5 bra BB26_6;

BB26_7:
mov.u32 %r19, %r66;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r19, %r69;
mul.lo.s32 %r58, %r10, %r30;
mul.wide.u32 %rd20, %r58, 2;
add.s64 %rd10, %rd4, %rd20;
ld.local.u64 %rd21, [%rd1];
mul.wide.u32 %rd22, %r57, 2;
add.s64 %rd23, %rd21, %rd22;
ld.u16 %rs2, [%rd23];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p6, %f1, %f2;
@%p6 bra BB26_10;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB26_10;
bra.uni BB26_9;

BB26_10:
ld.global.u16 %rs19, [%rd10];
st.global.u16 [%rd6], %rs19;
bra.uni BB26_11;

BB26_9:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	st.global.u16 [%rd6], %rs18;

BB26_11:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r41, %r10;
setp.lt.u32	%p8, %r68, %r31;
@%p8 bra BB26_4;

BB26_12:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot27[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot27;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB27_2;

BB27_1:
mul.wide.s32 %rd16, %r86, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB27_1;

BB27_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB27_11;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd20, %r63, 4;
add.s64 %rd7, %rd1, %rd20;

BB27_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mul.hi.u32 %r66, %r16, %r46;
add.s32 %r67, %r66, %r16;
shr.u32 %r68, %r67, %r47;
mul.lo.s32 %r69, %r68, %r49;
sub.s32 %r70, %r16, %r69;
mul.lo.s32 %r71, %r70, %r45;
mad.lo.s32 %r72, %r44, %r68, %r71;
mul.wide.u32 %rd21, %r72, 2;
add.s64 %rd9, %rd4, %rd21;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB27_6;

BB27_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r73, [%rd25+4];
rem.u32 %r74, %r18, %r73;
ld.local.u32 %r75, [%rd25+104];
mad.lo.s32 %r96, %r75, %r74, %r96;
div.u32 %r21, %r18, %r73;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB27_5;

BB27_6:
mad.lo.s32 %r76, %r15, %r91, %r95;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd22, %r83, 2;
add.s64 %rd12, %rd5, %rd22;
mul.wide.u32 %rd23, %r76, 2;
add.s64 %rd24, %rd6, %rd23;
ld.u16 %rs2, [%rd24];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p6, %f1, %f2;
@%p6 bra BB27_9;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB27_9;
bra.uni BB27_8;

BB27_9:
ld.global.u16 %rs11, [%rd12];
st.global.u16 [%rd9], %rs11;
bra.uni BB27_10;

BB27_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.global.u16 [%rd9], %rs10;

BB27_10:
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r93, %r84, %r60, %r16;
setp.lt.u32	%p8, %r93, %r42;
@%p8 bra BB27_4;

BB27_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot28[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot28;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB28_2;

BB28_1:
mul.wide.s32 %rd24, %r78, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB28_1;

BB28_2:
mov.u32 %r79, 0;
@%p1 bra BB28_4;

BB28_3:
mul.wide.s32 %rd28, %r79, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB28_3;

BB28_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB28_15;

cvta.to.global.u64 %rd8, %rd21;
ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd32, %r56, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd12, %rd3, %rd33;

BB28_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mul.hi.u32 %r60, %r15, %r46;
add.s32 %r61, %r60, %r15;
shr.u32 %r62, %r61, %r47;
mul.lo.s32 %r63, %r62, %r49;
sub.s32 %r64, %r15, %r63;
mul.lo.s32 %r65, %r64, %r45;
mad.lo.s32 %r66, %r44, %r62, %r65;
mul.wide.u32 %rd34, %r66, 2;
add.s64 %rd14, %rd8, %rd34;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB28_8;

BB28_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r67, [%rd38+4];
rem.u32 %r68, %r17, %r67;
ld.local.u32 %r69, [%rd38+104];
mad.lo.s32 %r99, %r69, %r68, %r99;
div.u32 %r20, %r17, %r67;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB28_7;

BB28_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB28_10;

BB28_9:
mov.u32 %r25, %r81;
ld.local.u32 %r72, [%rd39+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd39+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB28_9;

BB28_10:
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd35, %r75, 2;
add.s64 %rd20, %rd10, %rd35;
mul.wide.u32 %rd36, %r24, 2;
add.s64 %rd37, %rd9, %rd36;
ld.u16 %rs2, [%rd37];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p10, %f1, %f2;
@%p10 bra BB28_13;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p11, %f3, %f6;
@%p11 bra BB28_13;
bra.uni BB28_12;

BB28_13:
ld.u16 %rs11, [%rd20];
st.global.u16 [%rd14], %rs11;
bra.uni BB28_14;

BB28_12:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.global.u16 [%rd14], %rs10;

BB28_14:
mov.u32 %r76, %nctaid.x;
mad.lo.s32 %r92, %r76, %r53, %r15;
setp.lt.u32	%p12, %r92, %r42;
@%p12 bra BB28_6;

BB28_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot29[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<28>;
.reg .f32 %f<8>;
.reg .b32 %r<47>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot29;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB29_2;

BB29_1:
mul.wide.s32 %rd14, %r36, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB29_1;

BB29_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB29_11;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB29_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd25, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB29_6;

BB29_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd25+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd25+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd25, %rd25, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB29_5;

BB29_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r31, 2;
add.s64 %rd10, %rd19, %rd20;
mul.lo.s32 %r32, %r7, %r17;
mul.wide.u32 %rd21, %r32, 2;
add.s64 %rd22, %rd4, %rd21;
ld.global.u16 %rs2, [%rd22];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs11;}


	setp.gt.f32	%p6, %f1, %f2;
@%p6 bra BB29_9;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs11;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs24, %f5;}


	
	{ cvt.f32.f16 %f6, %rs24;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB29_9;
bra.uni BB29_8;

BB29_9:
mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd23, %r33, 2;
add.s64 %rd24, %rd5, %rd23;
ld.global.u16 %rs27, [%rd24];
st.u16 [%rd10], %rs27;
bra.uni BB29_10;

BB29_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs26, %f7;}


	st.u16 [%rd10], %rs26;

BB29_10:
mov.u32 %r34, %nctaid.x;
mad.lo.s32 %r43, %r34, %r21, %r7;
setp.lt.u32	%p8, %r43, %r19;
@%p8 bra BB29_4;

BB29_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot30[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot30;
cvta.local.u64 %SP, %rd26;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB30_2;

BB30_1:
mul.wide.s32 %rd15, %r61, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB30_1;

BB30_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB30_11;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd19, %r43, 4;
add.s64 %rd6, %rd1, %rd19;

BB30_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB30_6;

BB30_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB30_5;

BB30_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
mul.wide.u32 %rd21, %r50, 2;
add.s64 %rd10, %rd20, %rd21;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mul.lo.s32 %r57, %r11, %r21;
mad.lo.s32 %r58, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r58, 2;
add.s64 %rd11, %rd5, %rd22;
mul.wide.u32 %rd23, %r57, 2;
add.s64 %rd24, %rd4, %rd23;
ld.global.u16 %rs2, [%rd24];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p6, %f1, %f2;
@%p6 bra BB30_9;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB30_9;
bra.uni BB30_8;

BB30_9:
ld.global.u16 %rs19, [%rd11];
st.u16 [%rd10], %rs19;
bra.uni BB30_10;

BB30_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	st.u16 [%rd10], %rs18;

BB30_10:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB30_4;

BB30_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot31[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<76>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot31;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB31_2;

BB31_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB31_1;

BB31_2:
mov.u32 %r55, 0;
@%p1 bra BB31_4;

BB31_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB31_3;

BB31_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB31_16;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB31_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB31_8;

BB31_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB31_7;

BB31_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd30, [%rd2];
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB31_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd38, %rd3, %rd32;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB31_10:
ld.local.u32 %r46, [%rd38+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd38+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd38, %rd38, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB31_10;

BB31_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd33, [%rd3];
mul.wide.u32 %rd34, %r50, 2;
add.s64 %rd17, %rd33, %rd34;
mul.lo.s32 %r51, %r8, %r28;
mul.wide.u32 %rd35, %r51, 2;
add.s64 %rd36, %rd8, %rd35;
ld.global.u16 %rs2, [%rd36];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p10, %f1, %f2;
@%p10 bra BB31_14;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p11, %f3, %f6;
@%p11 bra BB31_14;
bra.uni BB31_13;

BB31_14:
ld.u16 %rs19, [%rd17];
st.u16 [%rd13], %rs19;
bra.uni BB31_15;

BB31_13:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	st.u16 [%rd13], %rs18;

BB31_15:
mov.u32 %r52, %nctaid.x;
mad.lo.s32 %r68, %r52, %r32, %r8;
setp.lt.u32	%p12, %r68, %r29;
@%p12 bra BB31_6;

BB31_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot32[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<72>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot32;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB32_2;

BB32_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB32_1;

BB32_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB32_11;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
mul.wide.s32 %rd18, %r43, 4;
add.s64 %rd6, %rd1, %rd18;

BB32_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd25, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB32_6;

BB32_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd25+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd25+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd25, %rd25, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB32_5;

BB32_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd19, [%rd1];
mul.wide.u32 %rd20, %r50, 2;
add.s64 %rd10, %rd19, %rd20;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd21, %r57, 2;
add.s64 %rd22, %rd5, %rd21;
ld.global.u16 %rs2, [%rd22];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p6, %f1, %f2;
@%p6 bra BB32_9;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB32_9;
bra.uni BB32_8;

BB32_9:
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd23, %r58, 2;
add.s64 %rd24, %rd4, %rd23;
ld.global.u16 %rs19, [%rd24];
st.u16 [%rd10], %rs19;
bra.uni BB32_10;

BB32_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	st.u16 [%rd10], %rs18;

BB32_10:
mov.u32 %r59, %nctaid.x;
mad.lo.s32 %r68, %r59, %r40, %r11;
setp.lt.u32	%p8, %r68, %r30;
@%p8 bra BB32_4;

BB32_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot33[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<97>;
.reg .b64 %rd<27>;


mov.u64 %rd26, __local_depot33;
cvta.local.u64 %SP, %rd26;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.v2.u32 {%r52, %r53}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
add.u64 %rd15, %SP, 0;
cvta.to.local.u64 %rd1, %rd15;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB33_2;

BB33_1:
mul.wide.s32 %rd16, %r86, 8;
add.s64 %rd17, %rd2, %rd16;
ld.param.u64 %rd18, [%rd17];
add.s64 %rd19, %rd1, %rd16;
st.local.u64 [%rd19], %rd18;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB33_1;

BB33_2:
mov.u32 %r60, %ntid.x;
mov.u32 %r61, %ctaid.x;
mov.u32 %r62, %tid.x;
mad.lo.s32 %r93, %r60, %r61, %r62;
setp.ge.u32	%p3, %r93, %r42;
@%p3 bra BB33_11;

cvta.to.global.u64 %rd4, %rd13;
cvta.to.global.u64 %rd5, %rd14;
ld.local.u32 %r63, [%rd1+208];
add.s32 %r14, %r63, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd6, [%rd1];
mul.wide.s32 %rd20, %r63, 4;
add.s64 %rd7, %rd1, %rd20;

BB33_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd25, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB33_6;

BB33_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r66, [%rd25+4];
rem.u32 %r67, %r18, %r66;
ld.local.u32 %r68, [%rd25+104];
mad.lo.s32 %r96, %r68, %r67, %r96;
div.u32 %r21, %r18, %r66;
add.s64 %rd25, %rd25, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB33_5;

BB33_6:
mad.lo.s32 %r69, %r15, %r91, %r95;
mul.wide.u32 %rd21, %r69, 2;
add.s64 %rd11, %rd6, %rd21;
mul.hi.u32 %r70, %r16, %r46;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r47;
mul.lo.s32 %r73, %r72, %r49;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r45;
mad.lo.s32 %r76, %r44, %r72, %r75;
mul.hi.u32 %r77, %r16, %r54;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r55;
mul.lo.s32 %r80, %r79, %r57;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r53;
mad.lo.s32 %r83, %r52, %r79, %r82;
mul.wide.u32 %rd22, %r83, 2;
add.s64 %rd12, %rd5, %rd22;
mul.wide.u32 %rd23, %r76, 2;
add.s64 %rd24, %rd4, %rd23;
ld.global.u16 %rs2, [%rd24];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p6, %f1, %f2;
@%p6 bra BB33_9;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p7, %f3, %f6;
@%p7 bra BB33_9;
bra.uni BB33_8;

BB33_9:
ld.global.u16 %rs11, [%rd12];
st.u16 [%rd11], %rs11;
bra.uni BB33_10;

BB33_8:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.u16 [%rd11], %rs10;

BB33_10:
mov.u32 %r84, %nctaid.x;
mad.lo.s32 %r93, %r84, %r60, %r16;
setp.lt.u32	%p8, %r93, %r42;
@%p8 bra BB33_4;

BB33_11:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot34[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot34;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB34_2;

BB34_1:
mul.wide.s32 %rd24, %r78, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB34_1;

BB34_2:
mov.u32 %r79, 0;
@%p1 bra BB34_4;

BB34_3:
mul.wide.s32 %rd28, %r79, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB34_3;

BB34_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB34_15;

cvta.to.global.u64 %rd8, %rd21;
ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd32, %r56, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd12, %rd3, %rd33;

BB34_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB34_8;

BB34_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd38+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd38+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB34_7;

BB34_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r65, %r12, %r90, %r23;
mul.wide.u32 %rd34, %r65, 2;
add.s64 %rd17, %rd9, %rd34;
mul.hi.u32 %r24, %r15, %r46;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB34_10;

BB34_9:
mov.u32 %r25, %r81;
ld.local.u32 %r66, [%rd39+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd39+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd39, %rd39, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB34_9;

BB34_10:
add.s32 %r69, %r24, %r15;
shr.u32 %r70, %r69, %r47;
mul.lo.s32 %r71, %r70, %r49;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r45;
mad.lo.s32 %r74, %r44, %r70, %r73;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd35, %r75, 2;
add.s64 %rd20, %rd10, %rd35;
mul.wide.u32 %rd36, %r74, 2;
add.s64 %rd37, %rd8, %rd36;
ld.global.u16 %rs2, [%rd37];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p10, %f1, %f2;
@%p10 bra BB34_13;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p11, %f3, %f6;
@%p11 bra BB34_13;
bra.uni BB34_12;

BB34_13:
ld.u16 %rs11, [%rd20];
st.u16 [%rd17], %rs11;
bra.uni BB34_14;

BB34_12:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.u16 [%rd17], %rs10;

BB34_14:
mov.u32 %r76, %nctaid.x;
mad.lo.s32 %r92, %r76, %r53, %r15;
setp.lt.u32	%p12, %r92, %r42;
@%p12 bra BB34_6;

BB34_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot35[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<20>;
.reg .f32 %f<8>;
.reg .b32 %r<75>;
.reg .b64 %rd<40>;


mov.u64 %rd39, __local_depot35;
cvta.local.u64 %SP, %rd39;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r53, 0;
mov.pred %p1, 0;
@%p1 bra BB35_2;

BB35_1:
mul.wide.s32 %rd21, %r53, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r53, %r53, 1;
setp.lt.u32	%p2, %r53, 27;
@%p2 bra BB35_1;

BB35_2:
mov.u32 %r54, 0;
@%p1 bra BB35_4;

BB35_3:
mul.wide.s32 %rd25, %r54, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p4, %r54, 27;
@%p4 bra BB35_3;

BB35_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r67, %r32, %r33, %r34;
setp.ge.u32	%p5, %r67, %r29;
@%p5 bra BB35_16;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB35_6:
mov.u32 %r57, %r67;
mov.u32 %r8, %r57;
mov.u64 %rd37, %rd9;
mov.u32 %r37, 0;
mov.u32 %r74, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r55, %r7;
mov.u32 %r65, %r8;
mov.u32 %r66, %r8;
mov.u32 %r73, %r37;
@%p6 bra BB35_8;

BB35_7:
mov.u32 %r10, %r66;
mov.u32 %r9, %r55;
ld.local.u32 %r38, [%rd37+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd37+104];
mad.lo.s32 %r74, %r40, %r39, %r74;
div.u32 %r13, %r10, %r38;
add.s64 %rd37, %rd37, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r55, %r14;
mov.u32 %r65, %r13;
mov.u32 %r66, %r13;
mov.u32 %r68, %r74;
mov.u32 %r73, %r68;
@%p7 bra BB35_7;

BB35_8:
mov.u32 %r16, %r73;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r65, %r16;
ld.local.u64 %rd30, [%rd2];
mul.wide.u32 %rd31, %r43, 2;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r56, %r17, -1;
setp.lt.s32	%p8, %r56, 1;
mov.u32 %r63, %r8;
mov.u32 %r71, %r37;
@%p8 bra BB35_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd38, %rd3, %rd32;
mov.u32 %r72, 0;
mov.u32 %r64, %r8;

BB35_10:
ld.local.u32 %r45, [%rd38+4];
rem.u32 %r46, %r64, %r45;
ld.local.u32 %r47, [%rd38+104];
mad.lo.s32 %r72, %r47, %r46, %r72;
div.u32 %r64, %r64, %r45;
add.s64 %rd38, %rd38, -4;
add.s32 %r56, %r56, -1;
setp.gt.s32	%p9, %r56, 0;
mov.u32 %r63, %r64;
mov.u32 %r71, %r72;
@%p9 bra BB35_10;

BB35_11:
ld.local.u32 %r48, [%rd3+108];
mad.lo.s32 %r49, %r48, %r63, %r71;
mul.lo.s32 %r50, %r8, %r28;
mul.wide.u32 %rd33, %r50, 2;
add.s64 %rd17, %rd8, %rd33;
ld.local.u64 %rd34, [%rd3];
mul.wide.u32 %rd35, %r49, 2;
add.s64 %rd36, %rd34, %rd35;
ld.u16 %rs2, [%rd36];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs7;}


	setp.gt.f32	%p10, %f1, %f2;
@%p10 bra BB35_14;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs7;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs16, %f5;}


	
	{ cvt.f32.f16 %f6, %rs16;}


	setp.lt.f32	%p11, %f3, %f6;
@%p11 bra BB35_14;
bra.uni BB35_13;

BB35_14:
ld.global.u16 %rs19, [%rd17];
st.u16 [%rd13], %rs19;
bra.uni BB35_15;

BB35_13:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs18, %f7;}


	st.u16 [%rd13], %rs18;

BB35_15:
mov.u32 %r51, %nctaid.x;
mad.lo.s32 %r67, %r51, %r32, %r8;
setp.lt.u32	%p12, %r67, %r29;
@%p12 bra BB35_6;

BB35_16:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot36[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<100>;
.reg .b64 %rd<41>;


mov.u64 %rd40, __local_depot36;
cvta.local.u64 %SP, %rd40;
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+32];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+24];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB36_2;

BB36_1:
mul.wide.s32 %rd24, %r78, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB36_1;

BB36_2:
mov.u32 %r79, 0;
@%p1 bra BB36_4;

BB36_3:
mul.wide.s32 %rd28, %r79, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB36_3;

BB36_4:
mov.u32 %r52, %ntid.x;
mov.u32 %r53, %ctaid.x;
mov.u32 %r54, %tid.x;
mad.lo.s32 %r92, %r52, %r53, %r54;
setp.ge.u32	%p5, %r92, %r41;
@%p5 bra BB36_15;

cvta.to.global.u64 %rd8, %rd21;
ld.local.u32 %r55, [%rd2+208];
add.s32 %r11, %r55, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd9, [%rd2];
ld.local.u32 %r56, [%rd3+208];
add.s32 %r13, %r56, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd10, [%rd3];
mul.wide.s32 %rd32, %r55, 4;
add.s64 %rd11, %rd2, %rd32;
mul.wide.s32 %rd33, %r56, 4;
add.s64 %rd12, %rd3, %rd33;

BB36_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd38, %rd11;
mov.u32 %r58, 0;
mov.u32 %r99, %r58;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r58;
@%p6 bra BB36_8;

BB36_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r59, [%rd38+4];
rem.u32 %r60, %r17, %r59;
ld.local.u32 %r61, [%rd38+104];
mad.lo.s32 %r99, %r61, %r60, %r99;
div.u32 %r20, %r17, %r59;
add.s64 %rd38, %rd38, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB36_7;

BB36_8:
mov.u32 %r23, %r98;
mov.u64 %rd39, %rd12;
mad.lo.s32 %r64, %r12, %r90, %r23;
mul.wide.u32 %rd34, %r64, 2;
add.s64 %rd17, %rd9, %rd34;
mov.u32 %r97, %r58;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r58;
@%p8 bra BB36_10;

BB36_9:
mov.u32 %r24, %r81;
ld.local.u32 %r65, [%rd39+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd39+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd39, %rd39, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p9, %r29, 0;
mov.u32 %r81, %r29;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB36_9;

BB36_10:
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.hi.u32 %r69, %r15, %r45;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r46;
mul.lo.s32 %r72, %r71, %r48;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r44;
mad.lo.s32 %r75, %r43, %r71, %r74;
mul.wide.u32 %rd35, %r75, 2;
add.s64 %rd20, %rd8, %rd35;
mul.wide.u32 %rd36, %r68, 2;
add.s64 %rd37, %rd10, %rd36;
ld.u16 %rs2, [%rd37];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p10, %f1, %f2;
@%p10 bra BB36_13;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p11, %f3, %f6;
@%p11 bra BB36_13;
bra.uni BB36_12;

BB36_13:
ld.global.u16 %rs11, [%rd20];
st.u16 [%rd17], %rs11;
bra.uni BB36_14;

BB36_12:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.u16 [%rd17], %rs10;

BB36_14:
mov.u32 %r76, %nctaid.x;
mad.lo.s32 %r92, %r76, %r52, %r15;
setp.lt.u32	%p12, %r92, %r41;
@%p12 bra BB36_6;

BB36_15:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot37[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<17>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<103>;
.reg .b64 %rd<55>;


mov.u64 %rd54, __local_depot37;
cvta.local.u64 %SP, %rd54;
ld.param.u32 %r41, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_jLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd29, %SP, 216;
cvta.to.local.u64 %rd3, %rd29;
add.u64 %rd30, %SP, 432;
cvta.to.local.u64 %rd4, %rd30;
add.u64 %rd31, %SP, 0;
cvta.to.local.u64 %rd5, %rd31;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB37_2;

BB37_1:
mul.wide.s32 %rd32, %r70, 8;
add.s64 %rd33, %rd6, %rd32;
ld.param.u64 %rd34, [%rd33];
add.s64 %rd35, %rd3, %rd32;
st.local.u64 [%rd35], %rd34;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB37_1;

BB37_2:
mov.u32 %r71, 0;
@%p1 bra BB37_4;

BB37_3:
mul.wide.s32 %rd36, %r71, 8;
add.s64 %rd37, %rd1, %rd36;
ld.param.u64 %rd38, [%rd37];
add.s64 %rd39, %rd4, %rd36;
st.local.u64 [%rd39], %rd38;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB37_3;

BB37_4:
mov.u32 %r72, 0;
@%p1 bra BB37_6;

BB37_5:
mul.wide.s32 %rd40, %r72, 8;
add.s64 %rd41, %rd2, %rd40;
ld.param.u64 %rd42, [%rd41];
add.s64 %rd43, %rd5, %rd40;
st.local.u64 [%rd43], %rd42;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB37_5;

BB37_6:
mov.u32 %r45, %ntid.x;
mov.u32 %r46, %ctaid.x;
mov.u32 %r47, %tid.x;
mad.lo.s32 %r91, %r45, %r46, %r47;
setp.ge.u32	%p7, %r91, %r41;
@%p7 bra BB37_19;

ld.local.u32 %r48, [%rd3+208];
add.s32 %r8, %r48, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd12, [%rd3];
ld.local.u32 %r49, [%rd4+208];
add.s32 %r10, %r49, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd13, [%rd4];
ld.local.u32 %r50, [%rd5+208];
add.s32 %r12, %r50, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd14, [%rd5];
mul.wide.s32 %rd44, %r48, 4;
add.s64 %rd15, %rd3, %rd44;
mul.wide.s32 %rd45, %r49, 4;
add.s64 %rd16, %rd4, %rd45;
mul.wide.s32 %rd46, %r50, 4;
add.s64 %rd17, %rd5, %rd46;

BB37_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd51, %rd15;
mov.u32 %r52, 0;
mov.u32 %r102, %r52;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r52;
@%p8 bra BB37_10;

BB37_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r53, [%rd51+4];
rem.u32 %r54, %r16, %r53;
ld.local.u32 %r55, [%rd51+104];
mad.lo.s32 %r102, %r55, %r54, %r102;
div.u32 %r19, %r16, %r53;
add.s64 %rd51, %rd51, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB37_9;

BB37_10:
mov.u32 %r22, %r101;
mov.u64 %rd52, %rd16;
mad.lo.s32 %r58, %r9, %r89, %r22;
mul.wide.u32 %rd47, %r58, 2;
add.s64 %rd22, %rd12, %rd47;
mov.u32 %r100, %r52;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r52;
@%p10 bra BB37_12;

BB37_11:
mov.u32 %r23, %r74;
ld.local.u32 %r59, [%rd52+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd52+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd52, %rd52, -4;
add.s32 %r28, %r23, -1;
setp.gt.s32	%p11, %r28, 0;
mov.u32 %r74, %r28;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB37_11;

BB37_12:
mov.u64 %rd53, %rd17;
mad.lo.s32 %r31, %r11, %r87, %r99;
mov.u32 %r98, %r52;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r52;
@%p12 bra BB37_14;

BB37_13:
mov.u32 %r32, %r75;
ld.local.u32 %r64, [%rd53+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd53+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd53, %rd53, -4;
add.s32 %r37, %r32, -1;
setp.gt.s32	%p13, %r37, 0;
mov.u32 %r75, %r37;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB37_13;

BB37_14:
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd48, %r67, 2;
add.s64 %rd28, %rd14, %rd48;
mul.wide.u32 %rd49, %r31, 2;
add.s64 %rd50, %rd13, %rd49;
ld.u16 %rs2, [%rd50];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p14, %f1, %f2;
@%p14 bra BB37_17;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p15, %f3, %f6;
@%p15 bra BB37_17;
bra.uni BB37_16;

BB37_17:
ld.u16 %rs11, [%rd28];
st.u16 [%rd22], %rs11;
bra.uni BB37_18;

BB37_16:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.u16 [%rd22], %rs10;

BB37_18:
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r91, %r68, %r45, %r14;
setp.lt.u32	%p16, %r91, %r41;
@%p16 bra BB37_8;

BB37_19:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<5>;
.reg .b64 %rd<35>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
cvta.to.global.u64 %rd1, %rd12;
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd2, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd34, %rd19, %rd20;
setp.ge.u64	%p1, %rd34, %rd18;
@%p1 bra BB38_7;

cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd2;

BB38_2:
mul.lo.s64 %rd22, %rd34, %rd15;
shl.b64 %rd23, %rd22, 1;
add.s64 %rd24, %rd5, %rd23;
ld.global.u16 %rs2, [%rd24];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p2, %f1, %f2;
@%p2 bra BB38_5;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p3, %f3, %f6;
@%p3 bra BB38_5;
bra.uni BB38_4;

BB38_5:
mul.lo.s64 %rd28, %rd34, %rd17;
shl.b64 %rd29, %rd28, 1;
add.s64 %rd30, %rd7, %rd29;
ld.global.u16 %rs11, [%rd30];
mul.lo.s64 %rd31, %rd34, %rd13;
shl.b64 %rd32, %rd31, 1;
add.s64 %rd33, %rd1, %rd32;
st.global.u16 [%rd33], %rs11;
bra.uni BB38_6;

BB38_4:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	mul.lo.s64 %rd25, %rd34, %rd13;
shl.b64 %rd26, %rd25, 1;
add.s64 %rd27, %rd1, %rd26;
st.global.u16 [%rd27], %rs10;

BB38_6:
add.s64 %rd34, %rd9, %rd34;
setp.lt.u64	%p4, %rd34, %rd18;
@%p4 bra BB38_2;

BB38_7:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3,
.param .align 2 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4[2]
)
{
.local .align 8 .b8 __local_depot39[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<20>;
.reg .b16 %rs<12>;
.reg .f32 %f<8>;
.reg .b32 %r<45>;
.reg .b64 %rd<161>;


mov.u64 %rd160, __local_depot39;
cvta.local.u64 %SP, %rd160;
ld.param.u64 %rd72, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_3];
ld.param.u16 %rs3, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIN3c104HalfEES2_S2_S2_mLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES4_IT1_S6_XT5_EES4_IT2_S6_XT6_EES6_T__param_2;
add.u64 %rd73, %SP, 416;
cvta.to.local.u64 %rd3, %rd73;
add.u64 %rd74, %SP, 832;
cvta.to.local.u64 %rd4, %rd74;
add.u64 %rd75, %SP, 0;
cvta.to.local.u64 %rd5, %rd75;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB39_2;

BB39_1:
mul.wide.s32 %rd76, %r39, 8;
add.s64 %rd77, %rd6, %rd76;
ld.param.u64 %rd78, [%rd77];
add.s64 %rd79, %rd3, %rd76;
st.local.u64 [%rd79], %rd78;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB39_1;

BB39_2:
mov.u32 %r40, 0;
@%p1 bra BB39_4;

BB39_3:
mul.wide.s32 %rd80, %r40, 8;
add.s64 %rd81, %rd1, %rd80;
ld.param.u64 %rd82, [%rd81];
add.s64 %rd83, %rd4, %rd80;
st.local.u64 [%rd83], %rd82;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB39_3;

BB39_4:
mov.u32 %r41, 0;
@%p1 bra BB39_6;

BB39_5:
mul.wide.s32 %rd84, %r41, 8;
add.s64 %rd85, %rd2, %rd84;
ld.param.u64 %rd86, [%rd85];
add.s64 %rd87, %rd5, %rd84;
st.local.u64 [%rd87], %rd86;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB39_5;

BB39_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd88, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd89, %r21;
add.s64 %rd148, %rd88, %rd89;
setp.ge.u64	%p7, %rd148, %rd72;
@%p7 bra BB39_28;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd14, [%rd3];
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd16, [%rd4];
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd18, [%rd5];
mul.wide.s32 %rd90, %r22, 8;
add.s64 %rd19, %rd3, %rd90;
mul.wide.s32 %rd91, %r23, 8;
add.s64 %rd20, %rd4, %rd91;
mul.wide.s32 %rd92, %r24, 8;
add.s64 %rd21, %rd5, %rd92;

BB39_8:
mov.u64 %rd127, %rd148;
mov.u64 %rd22, %rd127;
mov.u64 %rd121, %rd19;
mov.u64 %rd94, 0;
mov.u64 %rd159, %rd94;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd145, %rd22;
mov.u64 %rd146, %rd22;
mov.u64 %rd158, %rd94;
@%p8 bra BB39_13;

BB39_9:
mov.u64 %rd25, %rd146;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd121];
or.b64 %rd95, %rd25, %rd27;
and.b64 %rd96, %rd95, -4294967296;
setp.eq.s64	%p9, %rd96, 0;
@%p9 bra BB39_11;
bra.uni BB39_10;

BB39_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd147, %r27;
cvt.u64.u32	%rd122, %r28;
bra.uni BB39_12;

BB39_10:
div.u64 %rd147, %rd25, %rd27;
rem.u64 %rd122, %rd25, %rd27;

BB39_12:
mov.u64 %rd32, %rd147;
ld.local.u64 %rd97, [%rd121+200];
mul.lo.s64 %rd98, %rd97, %rd122;
add.s64 %rd159, %rd98, %rd159;
add.s64 %rd121, %rd121, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd145, %rd32;
mov.u64 %rd146, %rd32;
mov.u64 %rd149, %rd159;
mov.u64 %rd158, %rd149;
@%p10 bra BB39_9;

BB39_13:
mov.u64 %rd37, %rd158;
mov.u64 %rd123, %rd20;
mul.lo.s64 %rd101, %rd13, %rd145;
add.s64 %rd102, %rd101, %rd37;
shl.b64 %rd103, %rd102, 1;
add.s64 %rd39, %rd14, %rd103;
mov.u64 %rd157, %rd94;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd156, %rd94;
@%p11 bra BB39_18;

BB39_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd123];
or.b64 %rd104, %rd143, %rd43;
and.b64 %rd105, %rd104, -4294967296;
setp.eq.s64	%p12, %rd105, 0;
@%p12 bra BB39_16;
bra.uni BB39_15;

BB39_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd143;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd144, %r31;
cvt.u64.u32	%rd124, %r32;
bra.uni BB39_17;

BB39_15:
div.u64 %rd144, %rd143, %rd43;
rem.u64 %rd124, %rd143, %rd43;

BB39_17:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd106, [%rd123+200];
mul.lo.s64 %rd107, %rd106, %rd124;
add.s64 %rd157, %rd107, %rd157;
add.s64 %rd123, %rd123, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd142, %rd143;
mov.u64 %rd156, %rd157;
@%p13 bra BB39_14;

BB39_18:
mov.u64 %rd125, %rd21;
mul.lo.s64 %rd110, %rd15, %rd142;
add.s64 %rd55, %rd110, %rd156;
mov.u64 %rd155, %rd94;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd140, %rd22;
mov.u64 %rd139, %rd22;
mov.u64 %rd154, %rd94;
@%p14 bra BB39_23;

BB39_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd59, [%rd125];
or.b64 %rd111, %rd140, %rd59;
and.b64 %rd112, %rd111, -4294967296;
setp.eq.s64	%p15, %rd112, 0;
@%p15 bra BB39_21;
bra.uni BB39_20;

BB39_21:
cvt.u32.u64	%r33, %rd59;
cvt.u32.u64	%r34, %rd140;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd141, %r35;
cvt.u64.u32	%rd126, %r36;
bra.uni BB39_22;

BB39_20:
div.u64 %rd141, %rd140, %rd59;
rem.u64 %rd126, %rd140, %rd59;

BB39_22:
mov.u64 %rd140, %rd141;
ld.local.u64 %rd113, [%rd125+200];
mul.lo.s64 %rd114, %rd113, %rd126;
add.s64 %rd155, %rd114, %rd155;
add.s64 %rd125, %rd125, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd139, %rd140;
mov.u64 %rd154, %rd155;
@%p16 bra BB39_19;

BB39_23:
mul.lo.s64 %rd115, %rd17, %rd139;
add.s64 %rd116, %rd115, %rd154;
shl.b64 %rd117, %rd116, 1;
add.s64 %rd70, %rd18, %rd117;
shl.b64 %rd118, %rd55, 1;
add.s64 %rd119, %rd16, %rd118;
ld.u16 %rs2, [%rd119];

	{ cvt.f32.f16 %f1, %rs2;}


	
	{ cvt.f32.f16 %f2, %rs3;}


	setp.gt.f32	%p17, %f1, %f2;
@%p17 bra BB39_26;


	{ cvt.f32.f16 %f3, %rs2;}


	
	{ cvt.f32.f16 %f4, %rs3;}


	neg.f32 %f5, %f4;

	{ cvt.rn.f16.f32 %rs8, %f5;}


	
	{ cvt.f32.f16 %f6, %rs8;}


	setp.lt.f32	%p18, %f3, %f6;
@%p18 bra BB39_26;
bra.uni BB39_25;

BB39_26:
ld.u16 %rs11, [%rd70];
st.u16 [%rd39], %rs11;
bra.uni BB39_27;

BB39_25:
mov.f32 %f7, 0f00000000;

	{ cvt.rn.f16.f32 %rs10, %f7;}


	st.u16 [%rd39], %rs10;

BB39_27:
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd120, %r37, %r20;
add.s64 %rd148, %rd120, %rd22;
setp.lt.u64	%p19, %rd148, %rd72;
@%p19 bra BB39_8;

BB39_28:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 4 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .f32 %f<10>;
.reg .b32 %r<17>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f32 %f7, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB40_6;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;
neg.f32 %f2, %f7;

BB40_2:
mul.lo.s32 %r14, %r16, %r9;
mul.wide.u32 %rd5, %r14, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f3, [%rd6];
setp.gt.f32	%p2, %f3, %f7;
@%p2 bra BB40_4;
bra.uni BB40_3;

BB40_4:
sub.f32 %f9, %f3, %f7;
bra.uni BB40_5;

BB40_3:
setp.lt.f32	%p3, %f3, %f2;
add.f32 %f8, %f7, %f3;
selp.f32	%f9, %f8, 0f00000000, %p3;

BB40_5:
mul.lo.s32 %r15, %r16, %r8;
mul.wide.u32 %rd7, %r15, 4;
add.s64 %rd8, %rd1, %rd7;
st.global.f32 [%rd8], %f9;
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p4, %r16, %r10;
@%p4 bra BB40_2;

BB40_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 4 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<10>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f32 %f6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r41, %r28, %r29, %r30;
setp.ge.u32	%p1, %r41, %r19;
@%p1 bra BB41_6;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB41_2:
mul.hi.u32 %r31, %r41, %r22;
add.s32 %r32, %r31, %r41;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r41, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd5, %r37, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f2, [%rd6];
setp.gt.f32	%p2, %f2, %f6;
@%p2 bra BB41_4;
bra.uni BB41_3;

BB41_4:
sub.f32 %f9, %f2, %f6;
bra.uni BB41_5;

BB41_3:
neg.f32 %f7, %f6;
setp.lt.f32	%p3, %f2, %f7;
add.f32 %f8, %f6, %f2;
selp.f32	%f9, %f8, 0f00000000, %p3;

BB41_5:
mul.lo.s32 %r38, %r41, %r10;
mul.wide.u32 %rd7, %r38, 4;
add.s64 %rd8, %rd1, %rd7;
st.global.f32 [%rd8], %f9;
mov.u32 %r40, %nctaid.x;
mad.lo.s32 %r41, %r40, %r28, %r41;
setp.lt.u32	%p4, %r41, %r19;
@%p4 bra BB41_2;

BB41_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 4 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.local .align 8 .b8 __local_depot42[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<10>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot42;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f32 %f6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB42_2;

BB42_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB42_1;

BB42_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB42_10;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB42_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB42_6;

BB42_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB42_5;

BB42_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 4;
add.s64 %rd19, %rd17, %rd18;
ld.global.f32 %f2, [%rd19];
setp.gt.f32	%p6, %f2, %f6;
@%p6 bra BB42_8;
bra.uni BB42_7;

BB42_8:
sub.f32 %f9, %f2, %f6;
bra.uni BB42_9;

BB42_7:
neg.f32 %f7, %f6;
setp.lt.f32	%p7, %f2, %f7;
add.f32 %f8, %f6, %f2;
selp.f32	%f9, %f8, 0f00000000, %p7;

BB42_9:
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 4;
add.s64 %rd21, %rd4, %rd20;
st.global.f32 [%rd21], %f9;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p8, %r40, %r19;
@%p8 bra BB42_4;

BB42_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 4 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .f32 %f<10>;
.reg .b32 %r<42>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r21, %r22}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f32 %f6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r29, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r29, %r30, %r31;
setp.ge.u32	%p1, %r41, %r20;
@%p1 bra BB43_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;

BB43_2:
mul.hi.u32 %r9, %r41, %r23;
mul.lo.s32 %r32, %r41, %r19;
mul.wide.u32 %rd5, %r32, 4;
add.s64 %rd6, %rd1, %rd5;
ld.global.f32 %f2, [%rd6];
setp.gt.f32	%p2, %f2, %f6;
@%p2 bra BB43_4;
bra.uni BB43_3;

BB43_4:
sub.f32 %f9, %f2, %f6;
bra.uni BB43_5;

BB43_3:
neg.f32 %f7, %f6;
setp.lt.f32	%p3, %f2, %f7;
add.f32 %f8, %f6, %f2;
selp.f32	%f9, %f8, 0f00000000, %p3;

BB43_5:
add.s32 %r33, %r9, %r41;
shr.u32 %r34, %r33, %r24;
mul.lo.s32 %r35, %r34, %r26;
sub.s32 %r36, %r41, %r35;
mul.lo.s32 %r37, %r36, %r22;
mad.lo.s32 %r38, %r21, %r34, %r37;
mul.wide.u32 %rd7, %r38, 4;
add.s64 %rd8, %rd2, %rd7;
st.global.f32 [%rd8], %f9;
mov.u32 %r40, %nctaid.x;
mad.lo.s32 %r41, %r40, %r29, %r41;
setp.lt.u32	%p4, %r41, %r20;
@%p4 bra BB43_2;

BB43_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 4 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.reg .pred %p<5>;
.reg .f32 %f<10>;
.reg .b32 %r<67>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f32 %f6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r48, %ntid.x;
mov.u32 %r49, %ctaid.x;
mov.u32 %r50, %tid.x;
mad.lo.s32 %r66, %r48, %r49, %r50;
setp.ge.u32	%p1, %r66, %r31;
@%p1 bra BB44_6;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB44_2:
mul.hi.u32 %r13, %r66, %r34;
mul.hi.u32 %r51, %r66, %r42;
add.s32 %r52, %r51, %r66;
shr.u32 %r53, %r52, %r43;
mul.lo.s32 %r54, %r53, %r45;
sub.s32 %r55, %r66, %r54;
mul.lo.s32 %r56, %r55, %r41;
mad.lo.s32 %r57, %r40, %r53, %r56;
mul.wide.u32 %rd5, %r57, 4;
add.s64 %rd6, %rd2, %rd5;
ld.global.f32 %f2, [%rd6];
setp.gt.f32	%p2, %f2, %f6;
@%p2 bra BB44_4;
bra.uni BB44_3;

BB44_4:
sub.f32 %f9, %f2, %f6;
bra.uni BB44_5;

BB44_3:
neg.f32 %f7, %f6;
setp.lt.f32	%p3, %f2, %f7;
add.f32 %f8, %f6, %f2;
selp.f32	%f9, %f8, 0f00000000, %p3;

BB44_5:
add.s32 %r58, %r13, %r66;
shr.u32 %r59, %r58, %r35;
mul.lo.s32 %r60, %r59, %r37;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r33;
mad.lo.s32 %r63, %r32, %r59, %r62;
mul.wide.u32 %rd7, %r63, 4;
add.s64 %rd8, %rd1, %rd7;
st.global.f32 [%rd8], %f9;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r66, %r65, %r48, %r66;
setp.lt.u32	%p4, %r66, %r31;
@%p4 bra BB44_2;

BB44_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 4 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.local .align 8 .b8 __local_depot45[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .f32 %f<10>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot45;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f32 %f6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB45_2;

BB45_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB45_1;

BB45_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB45_10;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB45_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB45_6;

BB45_5:
mov.u32 %r14, %r64;
mov.u32 %r13, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r59, %r18;
mov.u32 %r63, %r17;
mov.u32 %r64, %r17;
mov.u32 %r67, %r68;
@%p5 bra BB45_5;

BB45_6:
mad.lo.s32 %r49, %r10, %r63, %r67;
mul.wide.u32 %rd18, %r49, 4;
add.s64 %rd19, %rd5, %rd18;
ld.global.f32 %f2, [%rd19];
setp.gt.f32	%p6, %f2, %f6;
@%p6 bra BB45_8;
bra.uni BB45_7;

BB45_8:
sub.f32 %f9, %f2, %f6;
bra.uni BB45_9;

BB45_7:
neg.f32 %f7, %f6;
setp.lt.f32	%p7, %f2, %f7;
add.f32 %f8, %f6, %f2;
selp.f32	%f9, %f8, 0f00000000, %p7;

BB45_9:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r35;
mul.lo.s32 %r52, %r51, %r37;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r33;
mad.lo.s32 %r55, %r32, %r51, %r54;
mul.wide.u32 %rd20, %r55, 4;
add.s64 %rd21, %rd4, %rd20;
st.global.f32 [%rd21], %f9;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p8, %r65, %r30;
@%p8 bra BB45_4;

BB45_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 4 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.local .align 8 .b8 __local_depot46[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .f32 %f<10>;
.reg .b32 %r<44>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot46;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f32 %f6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB46_2;

BB46_1:
mul.wide.s32 %rd12, %r33, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB46_1;

BB46_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB46_10;

cvta.to.global.u64 %rd4, %rd10;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd16, %r24, 4;
add.s64 %rd5, %rd1, %rd16;

BB46_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB46_6;

BB46_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB46_5;

BB46_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd18, %rd17;
mul.wide.u32 %rd19, %r31, 4;
add.s64 %rd9, %rd18, %rd19;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 4;
add.s64 %rd21, %rd4, %rd20;
ld.global.f32 %f2, [%rd21];
setp.gt.f32	%p6, %f2, %f6;
@%p6 bra BB46_8;
bra.uni BB46_7;

BB46_8:
sub.f32 %f9, %f2, %f6;
bra.uni BB46_9;

BB46_7:
neg.f32 %f7, %f6;
setp.lt.f32	%p7, %f2, %f7;
add.f32 %f8, %f6, %f2;
selp.f32	%f9, %f8, 0f00000000, %p7;

BB46_9:
st.global.f32 [%rd9], %f9;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p8, %r40, %r19;
@%p8 bra BB46_4;

BB46_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 4 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.local .align 8 .b8 __local_depot47[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .f32 %f<10>;
.reg .b32 %r<69>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot47;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f32 %f6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB47_2;

BB47_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB47_1;

BB47_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB47_10;

ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB47_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB47_6;

BB47_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r16, %r13, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB47_5;

BB47_6:
mad.lo.s32 %r20, %r10, %r63, %r67;
mul.hi.u32 %r49, %r11, %r34;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r35;
mul.lo.s32 %r52, %r51, %r37;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r33;
mad.lo.s32 %r55, %r32, %r51, %r54;
mul.wide.u32 %rd18, %r55, 4;
add.s64 %rd19, %rd5, %rd18;
ld.global.f32 %f2, [%rd19];
setp.gt.f32	%p6, %f2, %f6;
@%p6 bra BB47_8;
bra.uni BB47_7;

BB47_8:
sub.f32 %f9, %f2, %f6;
bra.uni BB47_9;

BB47_7:
neg.f32 %f7, %f6;
setp.lt.f32	%p7, %f2, %f7;
add.f32 %f8, %f6, %f2;
selp.f32	%f9, %f8, 0f00000000, %p7;

BB47_9:
mul.wide.u32 %rd20, %r20, 4;
add.s64 %rd21, %rd4, %rd20;
st.global.f32 [%rd21], %f9;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p8, %r65, %r30;
@%p8 bra BB47_4;

BB47_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 4 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.local .align 8 .b8 __local_depot48[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .f32 %f<10>;
.reg .b32 %r<72>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot48;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f32 %f6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB48_2;

BB48_1:
mul.wide.s32 %rd20, %r50, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB48_1;

BB48_2:
mov.u32 %r51, 0;
@%p1 bra BB48_4;

BB48_3:
mul.wide.s32 %rd24, %r51, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB48_3;

BB48_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r64, %r32, %r33, %r34;
setp.ge.u32	%p5, %r64, %r29;
@%p5 bra BB48_14;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB48_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r71, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r38;
@%p6 bra BB48_8;

BB48_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r71, %r41, %r40, %r71;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB48_7;

BB48_8:
mov.u32 %r18, %r70;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r62, %r18;
mov.u32 %r69, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r38;
@%p8 bra BB48_10;

BB48_9:
mov.u32 %r20, %r53;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r53, %r25;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB48_9;

BB48_10:
mad.lo.s32 %r47, %r9, %r60, %r68;
mul.wide.u32 %rd32, %r47, 4;
add.s64 %rd33, %rd9, %rd32;
ld.global.f32 %f2, [%rd33];
setp.gt.f32	%p10, %f2, %f6;
@%p10 bra BB48_12;
bra.uni BB48_11;

BB48_12:
sub.f32 %f9, %f2, %f6;
bra.uni BB48_13;

BB48_11:
neg.f32 %f7, %f6;
setp.lt.f32	%p11, %f2, %f7;
add.f32 %f8, %f6, %f2;
selp.f32	%f9, %f8, 0f00000000, %p11;

BB48_13:
mul.wide.u32 %rd34, %r19, 4;
add.s64 %rd35, %rd8, %rd34;
st.global.f32 [%rd35], %f9;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r64, %r49, %r32, %r10;
setp.lt.u32	%p12, %r64, %r29;
@%p12 bra BB48_6;

BB48_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 4 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.reg .pred %p<5>;
.reg .f32 %f<10>;
.reg .b32 %r<5>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f32 %f7, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB49_6;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;
neg.f32 %f2, %f7;

BB49_2:
mul.lo.s64 %rd18, %rd24, %rd13;
shl.b64 %rd19, %rd18, 2;
add.s64 %rd20, %rd5, %rd19;
ld.global.f32 %f3, [%rd20];
setp.gt.f32	%p2, %f3, %f7;
@%p2 bra BB49_4;
bra.uni BB49_3;

BB49_4:
sub.f32 %f9, %f3, %f7;
bra.uni BB49_5;

BB49_3:
setp.lt.f32	%p3, %f3, %f2;
add.f32 %f8, %f7, %f3;
selp.f32	%f9, %f8, 0f00000000, %p3;

BB49_5:
mul.lo.s64 %rd21, %rd24, %rd11;
shl.b64 %rd22, %rd21, 2;
add.s64 %rd23, %rd3, %rd22;
st.global.f32 [%rd23], %f9;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p4, %rd24, %rd14;
@%p4 bra BB49_2;

BB49_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 4 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[4]
)
{
.local .align 8 .b8 __local_depot50[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .f32 %f<10>;
.reg .b32 %r<32>;
.reg .b64 %rd<112>;


mov.u64 %rd111, __local_depot50;
cvta.local.u64 %SP, %rd111;
ld.param.u64 %rd48, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f32 %f6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIfEffmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd49, %SP, 416;
cvta.to.local.u64 %rd2, %rd49;
add.u64 %rd50, %SP, 0;
cvta.to.local.u64 %rd3, %rd50;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB50_2;

BB50_1:
mul.wide.s32 %rd51, %r28, 8;
add.s64 %rd52, %rd4, %rd51;
ld.param.u64 %rd53, [%rd52];
add.s64 %rd54, %rd2, %rd51;
st.local.u64 [%rd54], %rd53;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB50_1;

BB50_2:
mov.u32 %r29, 0;
@%p1 bra BB50_4;

BB50_3:
mul.wide.s32 %rd55, %r29, 8;
add.s64 %rd56, %rd1, %rd55;
ld.param.u64 %rd57, [%rd56];
add.s64 %rd58, %rd3, %rd55;
st.local.u64 [%rd58], %rd57;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB50_3;

BB50_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd59, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd60, %r15;
add.s64 %rd103, %rd59, %rd60;
setp.ge.u64	%p5, %rd103, %rd48;
@%p5 bra BB50_20;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd61, [%rd2];
cvta.to.global.u64 %rd10, %rd61;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd62, [%rd3];
cvta.to.global.u64 %rd12, %rd62;
mul.wide.s32 %rd63, %r16, 8;
add.s64 %rd13, %rd2, %rd63;
mul.wide.s32 %rd64, %r17, 8;
add.s64 %rd14, %rd3, %rd64;

BB50_6:
mov.u64 %rd89, %rd103;
mov.u64 %rd15, %rd89;
mov.u64 %rd85, %rd13;
mov.u64 %rd66, 0;
mov.u64 %rd110, %rd66;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd100, %rd15;
mov.u64 %rd101, %rd15;
mov.u64 %rd109, %rd66;
@%p6 bra BB50_11;

BB50_7:
mov.u64 %rd18, %rd101;
mov.u32 %r7, %r30;
ld.local.u64 %rd20, [%rd85];
or.b64 %rd67, %rd18, %rd20;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB50_9;
bra.uni BB50_8;

BB50_9:
cvt.u32.u64	%r18, %rd20;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd102, %r20;
cvt.u64.u32	%rd86, %r21;
bra.uni BB50_10;

BB50_8:
div.u64 %rd102, %rd18, %rd20;
rem.u64 %rd86, %rd18, %rd20;

BB50_10:
mov.u64 %rd25, %rd102;
ld.local.u64 %rd69, [%rd85+200];
mul.lo.s64 %rd70, %rd69, %rd86;
add.s64 %rd110, %rd70, %rd110;
add.s64 %rd85, %rd85, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd100, %rd25;
mov.u64 %rd101, %rd25;
mov.u64 %rd104, %rd110;
mov.u64 %rd109, %rd104;
@%p8 bra BB50_7;

BB50_11:
mov.u64 %rd30, %rd109;
mov.u64 %rd87, %rd14;
mul.lo.s64 %rd73, %rd9, %rd100;
add.s64 %rd32, %rd73, %rd30;
mov.u64 %rd108, %rd66;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd98, %rd15;
mov.u64 %rd97, %rd15;
mov.u64 %rd107, %rd66;
@%p9 bra BB50_16;

BB50_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd36, [%rd87];
or.b64 %rd74, %rd98, %rd36;
and.b64 %rd75, %rd74, -4294967296;
setp.eq.s64	%p10, %rd75, 0;
@%p10 bra BB50_14;
bra.uni BB50_13;

BB50_14:
cvt.u32.u64	%r22, %rd36;
cvt.u32.u64	%r23, %rd98;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd99, %r24;
cvt.u64.u32	%rd88, %r25;
bra.uni BB50_15;

BB50_13:
div.u64 %rd99, %rd98, %rd36;
rem.u64 %rd88, %rd98, %rd36;

BB50_15:
mov.u64 %rd98, %rd99;
ld.local.u64 %rd76, [%rd87+200];
mul.lo.s64 %rd77, %rd76, %rd88;
add.s64 %rd108, %rd77, %rd108;
add.s64 %rd87, %rd87, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd97, %rd98;
mov.u64 %rd107, %rd108;
@%p11 bra BB50_12;

BB50_16:
mul.lo.s64 %rd78, %rd11, %rd97;
add.s64 %rd79, %rd78, %rd107;
shl.b64 %rd80, %rd79, 2;
add.s64 %rd81, %rd12, %rd80;
ld.global.f32 %f2, [%rd81];
setp.gt.f32	%p12, %f2, %f6;
@%p12 bra BB50_18;
bra.uni BB50_17;

BB50_18:
sub.f32 %f9, %f2, %f6;
bra.uni BB50_19;

BB50_17:
neg.f32 %f7, %f6;
setp.lt.f32	%p13, %f2, %f7;
add.f32 %f8, %f6, %f2;
selp.f32	%f9, %f8, 0f00000000, %p13;

BB50_19:
shl.b64 %rd82, %rd32, 2;
add.s64 %rd83, %rd10, %rd82;
st.global.f32 [%rd83], %f9;
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd84, %r26, %r14;
add.s64 %rd103, %rd84, %rd15;
setp.lt.u64	%p14, %rd103, %rd48;
@%p14 bra BB50_6;

BB50_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<25>;
.reg .f32 %f<9>;
.reg .b32 %r<20>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB51_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB51_2:
mul.lo.s32 %r16, %r19, %r10;
mul.wide.u32 %rd7, %r16, 4;
add.s64 %rd8, %rd2, %rd7;
ld.global.f32 %f6, [%rd8];
setp.gt.f32	%p2, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p3, %f6, %f7;
or.pred %p4, %p2, %p3;
mov.f32 %f8, 0f00000000;
@!%p4 bra BB51_4;
bra.uni BB51_3;

BB51_3:
mul.lo.s32 %r17, %r19, %r11;
mul.wide.u32 %rd9, %r17, 4;
add.s64 %rd10, %rd3, %rd9;
ld.global.f32 %f8, [%rd10];

BB51_4:
mul.lo.s32 %r18, %r19, %r9;
mul.wide.u32 %rd11, %r18, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f8;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p5, %r19, %r12;
@%p5 bra BB51_2;

BB51_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .f32 %f<9>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB52_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB52_2:
mul.lo.s32 %r33, %r44, %r12;
mul.wide.u32 %rd7, %r33, 4;
add.s64 %rd8, %rd2, %rd7;
ld.global.f32 %f6, [%rd8];
setp.gt.f32	%p2, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p3, %f6, %f7;
or.pred %p4, %p2, %p3;
mov.f32 %f8, 0f00000000;
@!%p4 bra BB52_4;
bra.uni BB52_3;

BB52_3:
mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd9, %r40, 4;
add.s64 %rd10, %rd3, %rd9;
ld.global.f32 %f8, [%rd10];

BB52_4:
mul.lo.s32 %r41, %r44, %r11;
mul.wide.u32 %rd11, %r41, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f8;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r30, %r44;
setp.lt.u32	%p5, %r44, %r21;
@%p5 bra BB52_2;

BB52_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot53[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<9>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot53;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB53_2;

BB53_1:
mul.wide.s32 %rd14, %r36, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB53_1;

BB53_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB53_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB53_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB53_6;

BB53_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB53_5;

BB53_6:
mul.lo.s32 %r30, %r7, %r18;
mul.wide.u32 %rd19, %r30, 4;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r32, 4;
add.s64 %rd10, %rd22, %rd23;
ld.global.f32 %f6, [%rd20];
setp.gt.f32	%p6, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p7, %f6, %f7;
or.pred %p8, %p6, %p7;
mov.f32 %f8, 0f00000000;
@!%p8 bra BB53_8;
bra.uni BB53_7;

BB53_7:
ld.global.f32 %f8, [%rd10];

BB53_8:
mul.lo.s32 %r33, %r7, %r17;
mul.wide.u32 %rd24, %r33, 4;
add.s64 %rd25, %rd4, %rd24;
st.global.f32 [%rd25], %f8;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p9, %r43, %r19;
@%p9 bra BB53_4;

BB53_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .f32 %f<9>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB54_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB54_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd7, %r39, 4;
add.s64 %rd8, %rd3, %rd7;
ld.global.f32 %f6, [%rd8];
setp.gt.f32	%p2, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p3, %f6, %f7;
or.pred %p4, %p2, %p3;
mov.f32 %f8, 0f00000000;
@!%p4 bra BB54_4;
bra.uni BB54_3;

BB54_3:
mul.lo.s32 %r40, %r44, %r20;
mul.wide.u32 %rd9, %r40, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f8, [%rd10];

BB54_4:
mul.lo.s32 %r41, %r44, %r11;
mul.wide.u32 %rd11, %r41, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f8;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r30, %r44;
setp.lt.u32	%p5, %r44, %r21;
@%p5 bra BB54_2;

BB54_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<9>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB55_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB55_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 4;
add.s64 %rd8, %rd2, %rd7;
ld.global.f32 %f6, [%rd8];
setp.gt.f32	%p2, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p3, %f6, %f7;
or.pred %p4, %p2, %p3;
mov.f32 %f8, 0f00000000;
@!%p4 bra BB55_4;
bra.uni BB55_3;

BB55_3:
mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 4;
add.s64 %rd10, %rd3, %rd9;
ld.global.f32 %f8, [%rd10];

BB55_4:
mul.lo.s32 %r66, %r69, %r15;
mul.wide.u32 %rd11, %r66, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f8;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p5, %r69, %r32;
@%p5 bra BB55_2;

BB55_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot56[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<9>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot56;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB56_2;

BB56_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB56_1;

BB56_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB56_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB56_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB56_6;

BB56_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB56_5;

BB56_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd19, %r55, 4;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r57, 4;
add.s64 %rd10, %rd22, %rd23;
ld.global.f32 %f6, [%rd20];
setp.gt.f32	%p6, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p7, %f6, %f7;
or.pred %p8, %p6, %p7;
mov.f32 %f8, 0f00000000;
@!%p8 bra BB56_8;
bra.uni BB56_7;

BB56_7:
ld.global.f32 %f8, [%rd10];

BB56_8:
mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd4, %rd24;
st.global.f32 [%rd25], %f8;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p9, %r68, %r31;
@%p9 bra BB56_4;

BB56_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot57[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<9>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot57;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB57_2;

BB57_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB57_1;

BB57_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB57_9;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB57_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB57_6;

BB57_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB57_5;

BB57_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r31, 4;
add.s64 %rd21, %rd19, %rd20;
ld.global.f32 %f6, [%rd21];
setp.gt.f32	%p6, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p7, %f6, %f7;
or.pred %p8, %p6, %p7;
mov.f32 %f8, 0f00000000;
@!%p8 bra BB57_8;
bra.uni BB57_7;

BB57_7:
mul.lo.s32 %r32, %r7, %r18;
mul.wide.u32 %rd22, %r32, 4;
add.s64 %rd23, %rd5, %rd22;
ld.global.f32 %f8, [%rd23];

BB57_8:
mul.lo.s32 %r33, %r7, %r17;
mul.wide.u32 %rd24, %r33, 4;
add.s64 %rd25, %rd4, %rd24;
st.global.f32 [%rd25], %f8;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p9, %r43, %r19;
@%p9 bra BB57_4;

BB57_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot58[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<9>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot58;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB58_2;

BB58_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB58_1;

BB58_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB58_9;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB58_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB58_6;

BB58_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB58_5;

BB58_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 4;
add.s64 %rd21, %rd19, %rd20;
ld.global.f32 %f6, [%rd21];
setp.gt.f32	%p6, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p7, %f6, %f7;
or.pred %p8, %p6, %p7;
mov.f32 %f8, 0f00000000;
@!%p8 bra BB58_8;
bra.uni BB58_7;

BB58_7:
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 4;
add.s64 %rd23, %rd5, %rd22;
ld.global.f32 %f8, [%rd23];

BB58_8:
mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd4, %rd24;
st.global.f32 [%rd25], %f8;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p9, %r68, %r30;
@%p9 bra BB58_4;

BB58_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot59[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<9>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot59;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB59_2;

BB59_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB59_1;

BB59_2:
mov.u32 %r55, 0;
@%p1 bra BB59_4;

BB59_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB59_3;

BB59_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB59_14;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB59_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB59_8;

BB59_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB59_7;

BB59_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r43, 4;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB59_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd40, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB59_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB59_10;

BB59_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r50, 4;
add.s64 %rd17, %rd35, %rd36;
ld.global.f32 %f6, [%rd13];
setp.gt.f32	%p10, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p11, %f6, %f7;
or.pred %p12, %p10, %p11;
mov.f32 %f8, 0f00000000;
@!%p12 bra BB59_13;
bra.uni BB59_12;

BB59_12:
ld.global.f32 %f8, [%rd17];

BB59_13:
mul.lo.s32 %r51, %r8, %r28;
mul.wide.u32 %rd37, %r51, 4;
add.s64 %rd38, %rd8, %rd37;
st.global.f32 [%rd38], %f8;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p13, %r68, %r29;
@%p13 bra BB59_6;

BB59_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .f32 %f<9>;
.reg .b32 %r<45>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r31, %r32, %r33;
setp.ge.u32	%p1, %r44, %r22;
@%p1 bra BB60_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB60_2:
mul.hi.u32 %r10, %r44, %r25;
mul.lo.s32 %r34, %r44, %r20;
mul.wide.u32 %rd7, %r34, 4;
add.s64 %rd8, %rd1, %rd7;
ld.global.f32 %f6, [%rd8];
setp.gt.f32	%p2, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p3, %f6, %f7;
or.pred %p4, %p2, %p3;
mov.f32 %f8, 0f00000000;
@!%p4 bra BB60_4;
bra.uni BB60_3;

BB60_3:
mul.lo.s32 %r35, %r44, %r21;
mul.wide.u32 %rd9, %r35, 4;
add.s64 %rd10, %rd2, %rd9;
ld.global.f32 %f8, [%rd10];

BB60_4:
add.s32 %r36, %r10, %r44;
shr.u32 %r37, %r36, %r26;
mul.lo.s32 %r38, %r37, %r28;
sub.s32 %r39, %r44, %r38;
mul.lo.s32 %r40, %r39, %r24;
mad.lo.s32 %r41, %r23, %r37, %r40;
mul.wide.u32 %rd11, %r41, 4;
add.s64 %rd12, %rd3, %rd11;
st.global.f32 [%rd12], %f8;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r31, %r44;
setp.lt.u32	%p5, %r44, %r22;
@%p5 bra BB60_2;

BB60_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<9>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r69, %r50, %r51, %r52;
setp.ge.u32	%p1, %r69, %r33;
@%p1 bra BB61_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd7;

BB61_2:
mul.hi.u32 %r14, %r69, %r36;
mul.lo.s32 %r53, %r69, %r24;
mul.wide.u32 %rd8, %r53, 4;
add.s64 %rd9, %rd1, %rd8;
mul.hi.u32 %r54, %r69, %r44;
add.s32 %r55, %r54, %r69;
shr.u32 %r56, %r55, %r45;
mul.lo.s32 %r57, %r56, %r47;
sub.s32 %r58, %r69, %r57;
mul.lo.s32 %r59, %r58, %r43;
mad.lo.s32 %r60, %r42, %r56, %r59;
mul.wide.u32 %rd10, %r60, 4;
add.s64 %rd4, %rd3, %rd10;
ld.global.f32 %f6, [%rd9];
setp.gt.f32	%p2, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p3, %f6, %f7;
or.pred %p4, %p2, %p3;
mov.f32 %f8, 0f00000000;
@!%p4 bra BB61_4;
bra.uni BB61_3;

BB61_3:
ld.global.f32 %f8, [%rd4];

BB61_4:
add.s32 %r61, %r14, %r69;
shr.u32 %r62, %r61, %r37;
mul.lo.s32 %r63, %r62, %r39;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r35;
mad.lo.s32 %r66, %r34, %r62, %r65;
mul.wide.u32 %rd11, %r66, 4;
add.s64 %rd12, %rd2, %rd11;
st.global.f32 [%rd12], %f8;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r50, %r69;
setp.lt.u32	%p5, %r69, %r33;
@%p5 bra BB61_2;

BB61_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot62[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<9>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot62;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB62_2;

BB62_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB62_1;

BB62_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB62_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB62_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB62_6;

BB62_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB62_5;

BB62_6:
mul.lo.s32 %r50, %r11, %r30;
mul.wide.u32 %rd19, %r50, 4;
add.s64 %rd20, %rd4, %rd19;
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r52, %r51, %r66, %r70;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r52, 4;
add.s64 %rd10, %rd22, %rd23;
ld.global.f32 %f6, [%rd20];
setp.gt.f32	%p6, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p7, %f6, %f7;
or.pred %p8, %p6, %p7;
mov.f32 %f8, 0f00000000;
@!%p8 bra BB62_8;
bra.uni BB62_7;

BB62_7:
ld.global.f32 %f8, [%rd10];

BB62_8:
add.s32 %r53, %r12, %r11;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd5, %rd24;
st.global.f32 [%rd25], %f8;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p9, %r68, %r31;
@%p9 bra BB62_4;

BB62_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .f32 %f<9>;
.reg .b32 %r<70>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r69, %r50, %r51, %r52;
setp.ge.u32	%p1, %r69, %r33;
@%p1 bra BB63_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB63_2:
mul.hi.u32 %r14, %r69, %r36;
mul.hi.u32 %r53, %r69, %r44;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r45;
mul.lo.s32 %r56, %r55, %r47;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r43;
mad.lo.s32 %r59, %r42, %r55, %r58;
mul.wide.u32 %rd7, %r59, 4;
add.s64 %rd8, %rd3, %rd7;
ld.global.f32 %f6, [%rd8];
setp.gt.f32	%p2, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p3, %f6, %f7;
or.pred %p4, %p2, %p3;
mov.f32 %f8, 0f00000000;
@!%p4 bra BB63_4;
bra.uni BB63_3;

BB63_3:
mul.lo.s32 %r60, %r69, %r32;
mul.wide.u32 %rd9, %r60, 4;
add.s64 %rd10, %rd1, %rd9;
ld.global.f32 %f8, [%rd10];

BB63_4:
add.s32 %r61, %r14, %r69;
shr.u32 %r62, %r61, %r37;
mul.lo.s32 %r63, %r62, %r39;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r35;
mad.lo.s32 %r66, %r34, %r62, %r65;
mul.wide.u32 %rd11, %r66, 4;
add.s64 %rd12, %rd2, %rd11;
st.global.f32 [%rd12], %f8;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r50, %r69;
setp.lt.u32	%p5, %r69, %r33;
@%p5 bra BB63_2;

BB63_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.reg .pred %p<6>;
.reg .f32 %f<9>;
.reg .b32 %r<95>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r69, %ntid.x;
mov.u32 %r70, %ctaid.x;
mov.u32 %r71, %tid.x;
mad.lo.s32 %r94, %r69, %r70, %r71;
setp.ge.u32	%p1, %r94, %r44;
@%p1 bra BB64_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB64_2:
mul.hi.u32 %r18, %r94, %r47;
mul.hi.u32 %r72, %r94, %r55;
add.s32 %r73, %r72, %r94;
shr.u32 %r74, %r73, %r56;
mul.lo.s32 %r75, %r74, %r58;
sub.s32 %r76, %r94, %r75;
mul.lo.s32 %r77, %r76, %r54;
mad.lo.s32 %r78, %r53, %r74, %r77;
mul.wide.u32 %rd8, %r78, 4;
add.s64 %rd9, %rd2, %rd8;
mul.hi.u32 %r79, %r94, %r63;
add.s32 %r80, %r79, %r94;
shr.u32 %r81, %r80, %r64;
mul.lo.s32 %r82, %r81, %r66;
sub.s32 %r83, %r94, %r82;
mul.lo.s32 %r84, %r83, %r62;
mad.lo.s32 %r85, %r61, %r81, %r84;
mul.wide.u32 %rd10, %r85, 4;
add.s64 %rd4, %rd3, %rd10;
ld.global.f32 %f6, [%rd9];
setp.gt.f32	%p2, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p3, %f6, %f7;
or.pred %p4, %p2, %p3;
mov.f32 %f8, 0f00000000;
@!%p4 bra BB64_4;
bra.uni BB64_3;

BB64_3:
ld.global.f32 %f8, [%rd4];

BB64_4:
add.s32 %r86, %r18, %r94;
shr.u32 %r87, %r86, %r48;
mul.lo.s32 %r88, %r87, %r50;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r46;
mad.lo.s32 %r91, %r45, %r87, %r90;
mul.wide.u32 %rd11, %r91, 4;
add.s64 %rd12, %rd1, %rd11;
st.global.f32 [%rd12], %f8;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r69, %r94;
setp.lt.u32	%p5, %r94, %r44;
@%p5 bra BB64_2;

BB64_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot65[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<9>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot65;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB65_2;

BB65_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB65_1;

BB65_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB65_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd6, %rd19;
mul.wide.s32 %rd20, %r65, 4;
add.s64 %rd7, %rd1, %rd20;

BB65_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB65_6;

BB65_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB65_5;

BB65_6:
add.s32 %r71, %r18, %r16;
shr.u32 %r72, %r71, %r57;
mul.lo.s32 %r73, %r72, %r59;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r55;
mad.lo.s32 %r76, %r54, %r72, %r75;
mul.wide.u32 %rd21, %r76, 4;
add.s64 %rd22, %rd5, %rd21;
mad.lo.s32 %r77, %r15, %r91, %r95;
mul.wide.u32 %rd23, %r77, 4;
add.s64 %rd11, %rd6, %rd23;
ld.global.f32 %f6, [%rd22];
setp.gt.f32	%p6, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p7, %f6, %f7;
or.pred %p8, %p6, %p7;
mov.f32 %f8, 0f00000000;
@!%p8 bra BB65_8;
bra.uni BB65_7;

BB65_7:
ld.global.f32 %f8, [%rd11];

BB65_8:
add.s32 %r78, %r17, %r16;
shr.u32 %r79, %r78, %r49;
mul.lo.s32 %r80, %r79, %r51;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r47;
mad.lo.s32 %r83, %r46, %r79, %r82;
mul.wide.u32 %rd24, %r83, 4;
add.s64 %rd25, %rd4, %rd24;
st.global.f32 [%rd25], %f8;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p9, %r93, %r44;
@%p9 bra BB65_4;

BB65_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot66[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<9>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot66;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB66_2;

BB66_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB66_1;

BB66_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB66_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB66_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB66_6;

BB66_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB66_5;

BB66_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r51, 4;
add.s64 %rd21, %rd19, %rd20;
ld.global.f32 %f6, [%rd21];
setp.gt.f32	%p6, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p7, %f6, %f7;
or.pred %p8, %p6, %p7;
mov.f32 %f8, 0f00000000;
@!%p8 bra BB66_8;
bra.uni BB66_7;

BB66_7:
mul.lo.s32 %r52, %r11, %r30;
mul.wide.u32 %rd22, %r52, 4;
add.s64 %rd23, %rd4, %rd22;
ld.global.f32 %f8, [%rd23];

BB66_8:
add.s32 %r53, %r12, %r11;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd5, %rd24;
st.global.f32 [%rd25], %f8;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p9, %r68, %r31;
@%p9 bra BB66_4;

BB66_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot67[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<9>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot67;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB67_2;

BB67_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB67_1;

BB67_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB67_9;

cvta.to.global.u64 %rd4, %rd12;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd5, %rd19;
cvta.to.global.u64 %rd6, %rd13;
mul.wide.s32 %rd20, %r64, 4;
add.s64 %rd7, %rd1, %rd20;

BB67_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB67_6;

BB67_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB67_5;

BB67_6:
mad.lo.s32 %r70, %r15, %r91, %r95;
mul.wide.u32 %rd21, %r70, 4;
add.s64 %rd22, %rd5, %rd21;
mul.hi.u32 %r71, %r16, %r55;
add.s32 %r72, %r71, %r16;
shr.u32 %r73, %r72, %r56;
mul.lo.s32 %r74, %r73, %r58;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r54;
mad.lo.s32 %r77, %r53, %r73, %r76;
mul.wide.u32 %rd23, %r77, 4;
add.s64 %rd11, %rd6, %rd23;
ld.global.f32 %f6, [%rd22];
setp.gt.f32	%p6, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p7, %f6, %f7;
or.pred %p8, %p6, %p7;
mov.f32 %f8, 0f00000000;
@!%p8 bra BB67_8;
bra.uni BB67_7;

BB67_7:
ld.global.f32 %f8, [%rd11];

BB67_8:
add.s32 %r78, %r17, %r16;
shr.u32 %r79, %r78, %r48;
mul.lo.s32 %r80, %r79, %r50;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r46;
mad.lo.s32 %r83, %r45, %r79, %r82;
mul.wide.u32 %rd24, %r83, 4;
add.s64 %rd25, %rd4, %rd24;
st.global.f32 [%rd25], %f8;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p9, %r93, %r43;
@%p9 bra BB67_4;

BB67_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot68[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<9>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot68;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB68_2;

BB68_1:
mul.wide.s32 %rd24, %r78, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB68_1;

BB68_2:
mov.u32 %r79, 0;
@%p1 bra BB68_4;

BB68_3:
mul.wide.s32 %rd28, %r79, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB68_3;

BB68_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB68_13;

cvta.to.global.u64 %rd8, %rd21;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd9, %rd32;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd10, %rd33;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd11, %rd2, %rd34;
mul.wide.s32 %rd35, %r58, 4;
add.s64 %rd12, %rd3, %rd35;

BB68_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB68_8;

BB68_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB68_7;

BB68_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd36, %r71, 4;
add.s64 %rd16, %rd8, %rd36;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB68_10;

BB68_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB68_9;

BB68_10:
mul.wide.u32 %rd37, %r25, 4;
add.s64 %rd38, %rd9, %rd37;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd39, %r75, 4;
add.s64 %rd20, %rd10, %rd39;
ld.global.f32 %f6, [%rd38];
setp.gt.f32	%p10, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p11, %f6, %f7;
or.pred %p12, %p10, %p11;
mov.f32 %f8, 0f00000000;
@!%p12 bra BB68_12;
bra.uni BB68_11;

BB68_11:
ld.global.f32 %f8, [%rd20];

BB68_12:
st.global.f32 [%rd16], %f8;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p13, %r92, %r43;
@%p13 bra BB68_6;

BB68_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot69[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .f32 %f<9>;
.reg .b32 %r<47>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot69;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB69_2;

BB69_1:
mul.wide.s32 %rd14, %r36, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB69_1;

BB69_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB69_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB69_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB69_6;

BB69_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB69_5;

BB69_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r31, 4;
add.s64 %rd10, %rd20, %rd21;
mul.lo.s32 %r32, %r7, %r17;
mul.wide.u32 %rd22, %r32, 4;
add.s64 %rd23, %rd4, %rd22;
ld.global.f32 %f6, [%rd23];
setp.gt.f32	%p6, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p7, %f6, %f7;
or.pred %p8, %p6, %p7;
mov.f32 %f8, 0f00000000;
@!%p8 bra BB69_8;
bra.uni BB69_7;

BB69_7:
mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd24, %r33, 4;
add.s64 %rd25, %rd5, %rd24;
ld.global.f32 %f8, [%rd25];

BB69_8:
st.global.f32 [%rd10], %f8;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p9, %r43, %r19;
@%p9 bra BB69_4;

BB69_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot70[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<9>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot70;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB70_2;

BB70_1:
mul.wide.s32 %rd15, %r61, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB70_1;

BB70_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB70_9;

cvta.to.global.u64 %rd4, %rd12;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd13;
mul.wide.s32 %rd19, %r43, 4;
add.s64 %rd6, %rd1, %rd19;

BB70_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB70_6;

BB70_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB70_5;

BB70_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r50, 4;
add.s64 %rd10, %rd21, %rd22;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd23, %r51, 4;
add.s64 %rd24, %rd4, %rd23;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd25, %r58, 4;
add.s64 %rd11, %rd5, %rd25;
ld.global.f32 %f6, [%rd24];
setp.gt.f32	%p6, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p7, %f6, %f7;
or.pred %p8, %p6, %p7;
mov.f32 %f8, 0f00000000;
@!%p8 bra BB70_8;
bra.uni BB70_7;

BB70_7:
ld.global.f32 %f8, [%rd11];

BB70_8:
st.global.f32 [%rd10], %f8;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p9, %r68, %r30;
@%p9 bra BB70_4;

BB70_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot71[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<9>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot71;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB71_2;

BB71_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB71_1;

BB71_2:
mov.u32 %r55, 0;
@%p1 bra BB71_4;

BB71_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB71_3;

BB71_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB71_14;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB71_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB71_8;

BB71_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB71_7;

BB71_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r43, 4;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB71_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd40, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB71_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB71_10;

BB71_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r50, 4;
add.s64 %rd17, %rd35, %rd36;
mul.lo.s32 %r51, %r8, %r28;
mul.wide.u32 %rd37, %r51, 4;
add.s64 %rd38, %rd8, %rd37;
ld.global.f32 %f6, [%rd38];
setp.gt.f32	%p10, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p11, %f6, %f7;
or.pred %p12, %p10, %p11;
mov.f32 %f8, 0f00000000;
@!%p12 bra BB71_13;
bra.uni BB71_12;

BB71_12:
ld.global.f32 %f8, [%rd17];

BB71_13:
st.global.f32 [%rd13], %f8;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p13, %r68, %r29;
@%p13 bra BB71_6;

BB71_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot72[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .f32 %f<9>;
.reg .b32 %r<72>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot72;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB72_2;

BB72_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB72_1;

BB72_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB72_9;

cvta.to.global.u64 %rd4, %rd12;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd18, %r43, 4;
add.s64 %rd6, %rd1, %rd18;

BB72_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB72_6;

BB72_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB72_5;

BB72_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r50, 4;
add.s64 %rd10, %rd20, %rd21;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 4;
add.s64 %rd23, %rd5, %rd22;
ld.global.f32 %f6, [%rd23];
setp.gt.f32	%p6, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p7, %f6, %f7;
or.pred %p8, %p6, %p7;
mov.f32 %f8, 0f00000000;
@!%p8 bra BB72_8;
bra.uni BB72_7;

BB72_7:
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 4;
add.s64 %rd25, %rd4, %rd24;
ld.global.f32 %f8, [%rd25];

BB72_8:
st.global.f32 [%rd10], %f8;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p9, %r68, %r30;
@%p9 bra BB72_4;

BB72_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot73[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .f32 %f<9>;
.reg .b32 %r<97>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot73;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB73_2;

BB73_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB73_1;

BB73_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB73_9;

ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd4, %rd19;
cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
mul.wide.s32 %rd20, %r64, 4;
add.s64 %rd7, %rd1, %rd20;

BB73_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB73_6;

BB73_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r18, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r21, %r18, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB73_5;

BB73_6:
mad.lo.s32 %r25, %r15, %r91, %r95;
mul.hi.u32 %r70, %r16, %r47;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r48;
mul.lo.s32 %r73, %r72, %r50;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r46;
mad.lo.s32 %r76, %r45, %r72, %r75;
mul.wide.u32 %rd21, %r76, 4;
add.s64 %rd22, %rd5, %rd21;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd23, %r83, 4;
add.s64 %rd11, %rd6, %rd23;
ld.global.f32 %f6, [%rd22];
setp.gt.f32	%p6, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p7, %f6, %f7;
or.pred %p8, %p6, %p7;
mov.f32 %f8, 0f00000000;
@!%p8 bra BB73_8;
bra.uni BB73_7;

BB73_7:
ld.global.f32 %f8, [%rd11];

BB73_8:
mul.wide.u32 %rd24, %r25, 4;
add.s64 %rd25, %rd4, %rd24;
st.global.f32 [%rd25], %f8;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p9, %r93, %r43;
@%p9 bra BB73_4;

BB73_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot74[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<9>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot74;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB74_2;

BB74_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB74_1;

BB74_2:
mov.u32 %r79, 0;
@%p1 bra BB74_4;

BB74_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB74_3;

BB74_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB74_13;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd8, %rd31;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd12, %rd3, %rd34;

BB74_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB74_8;

BB74_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB74_7;

BB74_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB74_10;

BB74_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB74_9;

BB74_10:
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd35, %r74, 4;
add.s64 %rd36, %rd9, %rd35;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd37, %r75, 4;
add.s64 %rd19, %rd10, %rd37;
ld.global.f32 %f6, [%rd36];
setp.gt.f32	%p10, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p11, %f6, %f7;
or.pred %p12, %p10, %p11;
mov.f32 %f8, 0f00000000;
@!%p12 bra BB74_12;
bra.uni BB74_11;

BB74_11:
ld.global.f32 %f8, [%rd19];

BB74_12:
mul.wide.u32 %rd38, %r24, 4;
add.s64 %rd39, %rd8, %rd38;
st.global.f32 [%rd39], %f8;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p13, %r92, %r43;
@%p13 bra BB74_6;

BB74_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot75[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .f32 %f<9>;
.reg .b32 %r<76>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot75;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB75_2;

BB75_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB75_1;

BB75_2:
mov.u32 %r55, 0;
@%p1 bra BB75_4;

BB75_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB75_3;

BB75_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB75_14;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB75_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB75_8;

BB75_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB75_7;

BB75_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 4;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB75_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB75_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB75_10;

BB75_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r50, 4;
add.s64 %rd36, %rd34, %rd35;
ld.global.f32 %f6, [%rd36];
setp.gt.f32	%p10, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p11, %f6, %f7;
or.pred %p12, %p10, %p11;
mov.f32 %f8, 0f00000000;
@!%p12 bra BB75_13;
bra.uni BB75_12;

BB75_12:
mul.lo.s32 %r51, %r8, %r28;
mul.wide.u32 %rd37, %r51, 4;
add.s64 %rd38, %rd8, %rd37;
ld.global.f32 %f8, [%rd38];

BB75_13:
st.global.f32 [%rd13], %f8;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p13, %r68, %r29;
@%p13 bra BB75_6;

BB75_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot76[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .f32 %f<9>;
.reg .b32 %r<100>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot76;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB76_2;

BB76_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB76_1;

BB76_2:
mov.u32 %r79, 0;
@%p1 bra BB76_4;

BB76_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB76_3;

BB76_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB76_13;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd8, %rd31;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd9, %rd32;
cvta.to.global.u64 %rd10, %rd20;
mul.wide.s32 %rd33, %r56, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd12, %rd3, %rd34;

BB76_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB76_8;

BB76_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd40+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd40+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB76_7;

BB76_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB76_10;

BB76_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd41+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd41+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB76_9;

BB76_10:
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd35, %r68, 4;
add.s64 %rd36, %rd9, %rd35;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd37, %r75, 4;
add.s64 %rd19, %rd10, %rd37;
ld.global.f32 %f6, [%rd36];
setp.gt.f32	%p10, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p11, %f6, %f7;
or.pred %p12, %p10, %p11;
mov.f32 %f8, 0f00000000;
@!%p12 bra BB76_12;
bra.uni BB76_11;

BB76_11:
ld.global.f32 %f8, [%rd19];

BB76_12:
mul.wide.u32 %rd38, %r24, 4;
add.s64 %rd39, %rd8, %rd38;
st.global.f32 [%rd39], %f8;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p13, %r92, %r42;
@%p13 bra BB76_6;

BB76_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot77[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .f32 %f<9>;
.reg .b32 %r<103>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot77;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd29, %SP, 216;
cvta.to.local.u64 %rd3, %rd29;
add.u64 %rd30, %SP, 432;
cvta.to.local.u64 %rd4, %rd30;
add.u64 %rd31, %SP, 0;
cvta.to.local.u64 %rd5, %rd31;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB77_2;

BB77_1:
mul.wide.s32 %rd32, %r70, 8;
add.s64 %rd33, %rd6, %rd32;
ld.param.u64 %rd34, [%rd33];
add.s64 %rd35, %rd3, %rd32;
st.local.u64 [%rd35], %rd34;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB77_1;

BB77_2:
mov.u32 %r71, 0;
@%p1 bra BB77_4;

BB77_3:
mul.wide.s32 %rd36, %r71, 8;
add.s64 %rd37, %rd1, %rd36;
ld.param.u64 %rd38, [%rd37];
add.s64 %rd39, %rd4, %rd36;
st.local.u64 [%rd39], %rd38;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB77_3;

BB77_4:
mov.u32 %r72, 0;
@%p1 bra BB77_6;

BB77_5:
mul.wide.s32 %rd40, %r72, 8;
add.s64 %rd41, %rd2, %rd40;
ld.param.u64 %rd42, [%rd41];
add.s64 %rd43, %rd5, %rd40;
st.local.u64 [%rd43], %rd42;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB77_5;

BB77_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB77_17;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd44, [%rd3];
cvta.to.global.u64 %rd12, %rd44;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd45, [%rd4];
cvta.to.global.u64 %rd13, %rd45;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd46, [%rd5];
cvta.to.global.u64 %rd14, %rd46;
mul.wide.s32 %rd47, %r49, 4;
add.s64 %rd15, %rd3, %rd47;
mul.wide.s32 %rd48, %r50, 4;
add.s64 %rd16, %rd4, %rd48;
mul.wide.s32 %rd49, %r51, 4;
add.s64 %rd17, %rd5, %rd49;

BB77_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd54, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB77_10;

BB77_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd54+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd54+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB77_9;

BB77_10:
mov.u32 %r22, %r101;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB77_12;

BB77_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd55+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd55+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB77_11;

BB77_12:
mul.wide.u32 %rd50, %r23, 4;
add.s64 %rd24, %rd12, %rd50;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB77_14;

BB77_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd56+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd56+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB77_13;

BB77_14:
mul.wide.u32 %rd51, %r32, 4;
add.s64 %rd52, %rd13, %rd51;
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd53, %r67, 4;
add.s64 %rd28, %rd14, %rd53;
ld.global.f32 %f6, [%rd52];
setp.gt.f32	%p14, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p15, %f6, %f7;
or.pred %p16, %p14, %p15;
mov.f32 %f8, 0f00000000;
@!%p16 bra BB77_16;
bra.uni BB77_15;

BB77_15:
ld.global.f32 %f8, [%rd28];

BB77_16:
st.global.f32 [%rd24], %f8;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p17, %r91, %r42;
@%p17 bra BB77_8;

BB77_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.reg .pred %p<6>;
.reg .f32 %f<9>;
.reg .b32 %r<5>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB78_5;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB78_2:
mul.lo.s64 %rd22, %rd31, %rd15;
shl.b64 %rd23, %rd22, 2;
add.s64 %rd24, %rd5, %rd23;
ld.global.f32 %f6, [%rd24];
setp.gt.f32	%p2, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p3, %f6, %f7;
or.pred %p4, %p2, %p3;
mov.f32 %f8, 0f00000000;
@!%p4 bra BB78_4;
bra.uni BB78_3;

BB78_3:
mul.lo.s64 %rd25, %rd31, %rd17;
shl.b64 %rd26, %rd25, 2;
add.s64 %rd27, %rd7, %rd26;
ld.global.f32 %f8, [%rd27];

BB78_4:
mul.lo.s64 %rd28, %rd31, %rd13;
shl.b64 %rd29, %rd28, 2;
add.s64 %rd30, %rd3, %rd29;
st.global.f32 [%rd30], %f8;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p5, %rd31, %rd18;
@%p5 bra BB78_2;

BB78_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 4 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[4]
)
{
.local .align 8 .b8 __local_depot79[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .f32 %f<9>;
.reg .b32 %r<45>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot79;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f32 %f4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIfEfffmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd74, %SP, 416;
cvta.to.local.u64 %rd3, %rd74;
add.u64 %rd75, %SP, 832;
cvta.to.local.u64 %rd4, %rd75;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd5, %rd76;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB79_2;

BB79_1:
mul.wide.s32 %rd77, %r39, 8;
add.s64 %rd78, %rd6, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd3, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB79_1;

BB79_2:
mov.u32 %r40, 0;
@%p1 bra BB79_4;

BB79_3:
mul.wide.s32 %rd81, %r40, 8;
add.s64 %rd82, %rd1, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd4, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB79_3;

BB79_4:
mov.u32 %r41, 0;
@%p1 bra BB79_6;

BB79_5:
mul.wide.s32 %rd85, %r41, 8;
add.s64 %rd86, %rd2, %rd85;
ld.param.u64 %rd87, [%rd86];
add.s64 %rd88, %rd5, %rd85;
st.local.u64 [%rd88], %rd87;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB79_5;

BB79_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd89, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd90, %r21;
add.s64 %rd151, %rd89, %rd90;
setp.ge.u64	%p7, %rd151, %rd73;
@%p7 bra BB79_26;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd14, %rd91;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd92, [%rd4];
cvta.to.global.u64 %rd16, %rd92;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd93, [%rd5];
cvta.to.global.u64 %rd18, %rd93;
mul.wide.s32 %rd94, %r22, 8;
add.s64 %rd19, %rd3, %rd94;
mul.wide.s32 %rd95, %r23, 8;
add.s64 %rd20, %rd4, %rd95;
mul.wide.s32 %rd96, %r24, 8;
add.s64 %rd21, %rd5, %rd96;

BB79_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd98, 0;
mov.u64 %rd162, %rd98;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd98;
@%p8 bra BB79_13;

BB79_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd99, %rd25, %rd27;
and.b64 %rd100, %rd99, -4294967296;
setp.eq.s64	%p9, %rd100, 0;
@%p9 bra BB79_11;
bra.uni BB79_10;

BB79_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB79_12;

BB79_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB79_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd101, [%rd124+200];
mul.lo.s64 %rd102, %rd101, %rd125;
add.s64 %rd162, %rd102, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB79_9;

BB79_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd105, %rd13, %rd148;
add.s64 %rd39, %rd105, %rd37;
mov.u64 %rd160, %rd98;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd98;
@%p11 bra BB79_18;

BB79_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd106, %rd146, %rd43;
and.b64 %rd107, %rd106, -4294967296;
setp.eq.s64	%p12, %rd107, 0;
@%p12 bra BB79_16;
bra.uni BB79_15;

BB79_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB79_17;

BB79_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB79_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd108, [%rd126+200];
mul.lo.s64 %rd109, %rd108, %rd127;
add.s64 %rd160, %rd109, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB79_14;

BB79_18:
shl.b64 %rd112, %rd39, 2;
add.s64 %rd54, %rd14, %rd112;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd113, %rd15, %rd145;
add.s64 %rd56, %rd113, %rd159;
mov.u64 %rd158, %rd98;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd98;
@%p14 bra BB79_23;

BB79_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd114, %rd143, %rd60;
and.b64 %rd115, %rd114, -4294967296;
setp.eq.s64	%p15, %rd115, 0;
@%p15 bra BB79_21;
bra.uni BB79_20;

BB79_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB79_22;

BB79_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB79_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd116, [%rd128+200];
mul.lo.s64 %rd117, %rd116, %rd129;
add.s64 %rd158, %rd117, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB79_19;

BB79_23:
shl.b64 %rd118, %rd56, 2;
add.s64 %rd119, %rd16, %rd118;
mul.lo.s64 %rd120, %rd17, %rd142;
add.s64 %rd121, %rd120, %rd157;
shl.b64 %rd122, %rd121, 2;
add.s64 %rd71, %rd18, %rd122;
ld.global.f32 %f6, [%rd119];
setp.gt.f32	%p17, %f6, %f4;
neg.f32 %f7, %f4;
setp.lt.f32	%p18, %f6, %f7;
or.pred %p19, %p17, %p18;
mov.f32 %f8, 0f00000000;
@!%p19 bra BB79_25;
bra.uni BB79_24;

BB79_24:
ld.global.f32 %f8, [%rd71];

BB79_25:
st.global.f32 [%rd54], %f8;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd123, %r37, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p20, %rd151, %rd73;
@%p20 bra BB79_8;

BB79_26:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[8]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<17>;
.reg .b32 %r<17>;
.reg .f64 %fd<10>;
.reg .b64 %rd<9>;


ld.param.u32 %r8, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r9, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f64 %fd7, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ntid.x;
mov.u32 %r11, %ctaid.x;
mov.u32 %r12, %tid.x;
mad.lo.s32 %r16, %r1, %r11, %r12;
setp.ge.u32	%p1, %r16, %r10;
@%p1 bra BB80_6;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;
mov.u32 %r13, %nctaid.x;
mul.lo.s32 %r5, %r13, %r1;
neg.f64 %fd2, %fd7;

BB80_2:
mul.lo.s32 %r14, %r16, %r9;
mul.wide.u32 %rd5, %r14, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd3, [%rd6];
setp.gt.f64	%p2, %fd3, %fd7;
@%p2 bra BB80_4;
bra.uni BB80_3;

BB80_4:
sub.f64 %fd9, %fd3, %fd7;
bra.uni BB80_5;

BB80_3:
setp.lt.f64	%p3, %fd3, %fd2;
add.f64 %fd8, %fd7, %fd3;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p3;

BB80_5:
mul.lo.s32 %r15, %r16, %r8;
mul.wide.u32 %rd7, %r15, 8;
add.s64 %rd8, %rd1, %rd7;
st.global.f64 [%rd8], %fd9;
add.s32 %r16, %r5, %r16;
setp.lt.u32	%p4, %r16, %r10;
@%p4 bra BB80_2;

BB80_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[8]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .b32 %r<42>;
.reg .f64 %fd<10>;
.reg .b64 %rd<9>;


ld.param.u32 %r10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r20, %r21}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f64 %fd6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r28, %ntid.x;
mov.u32 %r29, %ctaid.x;
mov.u32 %r30, %tid.x;
mad.lo.s32 %r41, %r28, %r29, %r30;
setp.ge.u32	%p1, %r41, %r19;
@%p1 bra BB81_6;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB81_2:
mul.hi.u32 %r31, %r41, %r22;
add.s32 %r32, %r31, %r41;
shr.u32 %r33, %r32, %r23;
mul.lo.s32 %r34, %r33, %r25;
sub.s32 %r35, %r41, %r34;
mul.lo.s32 %r36, %r35, %r21;
mad.lo.s32 %r37, %r20, %r33, %r36;
mul.wide.u32 %rd5, %r37, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd2, [%rd6];
setp.gt.f64	%p2, %fd2, %fd6;
@%p2 bra BB81_4;
bra.uni BB81_3;

BB81_4:
sub.f64 %fd9, %fd2, %fd6;
bra.uni BB81_5;

BB81_3:
neg.f64 %fd7, %fd6;
setp.lt.f64	%p3, %fd2, %fd7;
add.f64 %fd8, %fd6, %fd2;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p3;

BB81_5:
mul.lo.s32 %r38, %r41, %r10;
mul.wide.u32 %rd7, %r38, 8;
add.s64 %rd8, %rd1, %rd7;
st.global.f64 [%rd8], %fd9;
mov.u32 %r40, %nctaid.x;
mad.lo.s32 %r41, %r40, %r28, %r41;
setp.lt.u32	%p4, %r41, %r19;
@%p4 bra BB81_2;

BB81_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[8]
)
{
.local .align 8 .b8 __local_depot82[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .b32 %r<44>;
.reg .f64 %fd<10>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot82;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd9, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f64 %fd6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd10, %SP, 0;
cvta.to.local.u64 %rd1, %rd10;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB82_2;

BB82_1:
mul.wide.s32 %rd11, %r33, 8;
add.s64 %rd12, %rd2, %rd11;
ld.param.u64 %rd13, [%rd12];
add.s64 %rd14, %rd1, %rd11;
st.local.u64 [%rd14], %rd13;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB82_1;

BB82_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB82_10;

cvta.to.global.u64 %rd4, %rd9;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd15, %r24, 4;
add.s64 %rd5, %rd1, %rd15;

BB82_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB82_6;

BB82_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB82_5;

BB82_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd17, %rd16;
mul.wide.u32 %rd18, %r31, 8;
add.s64 %rd19, %rd17, %rd18;
ld.global.f64 %fd2, [%rd19];
setp.gt.f64	%p6, %fd2, %fd6;
@%p6 bra BB82_8;
bra.uni BB82_7;

BB82_8:
sub.f64 %fd9, %fd2, %fd6;
bra.uni BB82_9;

BB82_7:
neg.f64 %fd7, %fd6;
setp.lt.f64	%p7, %fd2, %fd7;
add.f64 %fd8, %fd6, %fd2;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p7;

BB82_9:
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 8;
add.s64 %rd21, %rd4, %rd20;
st.global.f64 [%rd21], %fd9;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p8, %r40, %r19;
@%p8 bra BB82_4;

BB82_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[8]
)
{
.reg .pred %p<5>;
.reg .b16 %rs<9>;
.reg .b32 %r<42>;
.reg .f64 %fd<10>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r21, %r22}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f64 %fd6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r29, %ntid.x;
mov.u32 %r30, %ctaid.x;
mov.u32 %r31, %tid.x;
mad.lo.s32 %r41, %r29, %r30, %r31;
setp.ge.u32	%p1, %r41, %r20;
@%p1 bra BB83_6;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd3;

BB83_2:
mul.hi.u32 %r9, %r41, %r23;
mul.lo.s32 %r32, %r41, %r19;
mul.wide.u32 %rd5, %r32, 8;
add.s64 %rd6, %rd1, %rd5;
ld.global.f64 %fd2, [%rd6];
setp.gt.f64	%p2, %fd2, %fd6;
@%p2 bra BB83_4;
bra.uni BB83_3;

BB83_4:
sub.f64 %fd9, %fd2, %fd6;
bra.uni BB83_5;

BB83_3:
neg.f64 %fd7, %fd6;
setp.lt.f64	%p3, %fd2, %fd7;
add.f64 %fd8, %fd6, %fd2;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p3;

BB83_5:
add.s32 %r33, %r9, %r41;
shr.u32 %r34, %r33, %r24;
mul.lo.s32 %r35, %r34, %r26;
sub.s32 %r36, %r41, %r35;
mul.lo.s32 %r37, %r36, %r22;
mad.lo.s32 %r38, %r21, %r34, %r37;
mul.wide.u32 %rd7, %r38, 8;
add.s64 %rd8, %rd2, %rd7;
st.global.f64 [%rd8], %fd9;
mov.u32 %r40, %nctaid.x;
mad.lo.s32 %r41, %r40, %r29, %r41;
setp.lt.u32	%p4, %r41, %r20;
@%p4 bra BB83_2;

BB83_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[8]
)
{
.reg .pred %p<5>;
.reg .b32 %r<67>;
.reg .f64 %fd<10>;
.reg .b64 %rd<9>;


ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd3, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.v2.u32 {%r40, %r41}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f64 %fd6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r48, %ntid.x;
mov.u32 %r49, %ctaid.x;
mov.u32 %r50, %tid.x;
mad.lo.s32 %r66, %r48, %r49, %r50;
setp.ge.u32	%p1, %r66, %r31;
@%p1 bra BB84_6;

cvta.to.global.u64 %rd1, %rd3;
cvta.to.global.u64 %rd2, %rd4;

BB84_2:
mul.hi.u32 %r13, %r66, %r34;
mul.hi.u32 %r51, %r66, %r42;
add.s32 %r52, %r51, %r66;
shr.u32 %r53, %r52, %r43;
mul.lo.s32 %r54, %r53, %r45;
sub.s32 %r55, %r66, %r54;
mul.lo.s32 %r56, %r55, %r41;
mad.lo.s32 %r57, %r40, %r53, %r56;
mul.wide.u32 %rd5, %r57, 8;
add.s64 %rd6, %rd2, %rd5;
ld.global.f64 %fd2, [%rd6];
setp.gt.f64	%p2, %fd2, %fd6;
@%p2 bra BB84_4;
bra.uni BB84_3;

BB84_4:
sub.f64 %fd9, %fd2, %fd6;
bra.uni BB84_5;

BB84_3:
neg.f64 %fd7, %fd6;
setp.lt.f64	%p3, %fd2, %fd7;
add.f64 %fd8, %fd6, %fd2;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p3;

BB84_5:
add.s32 %r58, %r13, %r66;
shr.u32 %r59, %r58, %r35;
mul.lo.s32 %r60, %r59, %r37;
sub.s32 %r61, %r66, %r60;
mul.lo.s32 %r62, %r61, %r33;
mad.lo.s32 %r63, %r32, %r59, %r62;
mul.wide.u32 %rd7, %r63, 8;
add.s64 %rd8, %rd1, %rd7;
st.global.f64 [%rd8], %fd9;
mov.u32 %r65, %nctaid.x;
mad.lo.s32 %r66, %r65, %r48, %r66;
setp.lt.u32	%p4, %r66, %r31;
@%p4 bra BB84_2;

BB84_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[8]
)
{
.local .align 8 .b8 __local_depot85[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b32 %r<69>;
.reg .f64 %fd<10>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot85;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f64 %fd6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLi2ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB85_2;

BB85_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB85_1;

BB85_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB85_10;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd5, %rd16;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB85_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mul.hi.u32 %r12, %r11, %r34;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB85_6;

BB85_5:
mov.u32 %r14, %r64;
mov.u32 %r13, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r14, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r17, %r14, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r59, %r18;
mov.u32 %r63, %r17;
mov.u32 %r64, %r17;
mov.u32 %r67, %r68;
@%p5 bra BB85_5;

BB85_6:
mad.lo.s32 %r49, %r10, %r63, %r67;
mul.wide.u32 %rd18, %r49, 8;
add.s64 %rd19, %rd5, %rd18;
ld.global.f64 %fd2, [%rd19];
setp.gt.f64	%p6, %fd2, %fd6;
@%p6 bra BB85_8;
bra.uni BB85_7;

BB85_8:
sub.f64 %fd9, %fd2, %fd6;
bra.uni BB85_9;

BB85_7:
neg.f64 %fd7, %fd6;
setp.lt.f64	%p7, %fd2, %fd7;
add.f64 %fd8, %fd6, %fd2;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p7;

BB85_9:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r35;
mul.lo.s32 %r52, %r51, %r37;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r33;
mad.lo.s32 %r55, %r32, %r51, %r54;
mul.wide.u32 %rd20, %r55, 8;
add.s64 %rd21, %rd4, %rd20;
st.global.f64 [%rd21], %fd9;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p8, %r65, %r30;
@%p8 bra BB85_4;

BB85_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[8]
)
{
.local .align 8 .b8 __local_depot86[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b16 %rs<9>;
.reg .b32 %r<44>;
.reg .f64 %fd<10>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot86;
cvta.local.u64 %SP, %rd23;
ld.param.u32 %r18, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f64 %fd6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r33, 0;
mov.pred %p1, 0;
@%p1 bra BB86_2;

BB86_1:
mul.wide.s32 %rd12, %r33, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r33, %r33, 1;
setp.lt.u32	%p2, %r33, 27;
@%p2 bra BB86_1;

BB86_2:
mov.u32 %r3, %ntid.x;
mov.u32 %r21, %ctaid.x;
mov.u32 %r22, %tid.x;
mad.lo.s32 %r40, %r3, %r21, %r22;
setp.ge.u32	%p3, %r40, %r19;
@%p3 bra BB86_10;

cvta.to.global.u64 %rd4, %rd10;
mov.u32 %r23, %nctaid.x;
mul.lo.s32 %r6, %r23, %r3;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r7, %r24, -1;
mul.wide.s32 %rd16, %r24, 4;
add.s64 %rd5, %rd1, %rd16;

BB86_4:
mov.u32 %r35, %r40;
mov.u32 %r8, %r35;
mov.u64 %rd22, %rd5;
mov.u32 %r42, 0;
mov.u32 %r43, %r42;
setp.lt.s32	%p4, %r7, 1;
mov.u32 %r34, %r7;
mov.u32 %r38, %r8;
mov.u32 %r39, %r8;
@%p4 bra BB86_6;

BB86_5:
mov.u32 %r10, %r39;
mov.u32 %r9, %r34;
ld.local.u32 %r27, [%rd22+4];
rem.u32 %r28, %r10, %r27;
ld.local.u32 %r29, [%rd22+104];
mad.lo.s32 %r43, %r29, %r28, %r43;
div.u32 %r13, %r10, %r27;
add.s64 %rd22, %rd22, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p5, %r14, 0;
mov.u32 %r34, %r14;
mov.u32 %r38, %r13;
mov.u32 %r39, %r13;
mov.u32 %r42, %r43;
@%p5 bra BB86_5;

BB86_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r38, %r42;
ld.local.u64 %rd17, [%rd1];
cvta.to.global.u64 %rd18, %rd17;
mul.wide.u32 %rd19, %r31, 8;
add.s64 %rd9, %rd18, %rd19;
mul.lo.s32 %r32, %r8, %r18;
mul.wide.u32 %rd20, %r32, 8;
add.s64 %rd21, %rd4, %rd20;
ld.global.f64 %fd2, [%rd21];
setp.gt.f64	%p6, %fd2, %fd6;
@%p6 bra BB86_8;
bra.uni BB86_7;

BB86_8:
sub.f64 %fd9, %fd2, %fd6;
bra.uni BB86_9;

BB86_7:
neg.f64 %fd7, %fd6;
setp.lt.f64	%p7, %fd2, %fd7;
add.f64 %fd8, %fd6, %fd2;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p7;

BB86_9:
st.global.f64 [%rd9], %fd9;
add.s32 %r40, %r6, %r8;
setp.lt.u32	%p8, %r40, %r19;
@%p8 bra BB86_4;

BB86_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[40],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[8]
)
{
.local .align 8 .b8 __local_depot87[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b32 %r<69>;
.reg .f64 %fd<10>;
.reg .b64 %rd<24>;


mov.u64 %rd23, __local_depot87;
cvta.local.u64 %SP, %rd23;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u32 %r30, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f64 %fd6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd2, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELi2EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
add.u64 %rd11, %SP, 0;
cvta.to.local.u64 %rd1, %rd11;
mov.u32 %r58, 0;
mov.pred %p1, 0;
@%p1 bra BB87_2;

BB87_1:
mul.wide.s32 %rd12, %r58, 8;
add.s64 %rd13, %rd2, %rd12;
ld.param.u64 %rd14, [%rd13];
add.s64 %rd15, %rd1, %rd12;
st.local.u64 [%rd15], %rd14;
add.s32 %r58, %r58, 1;
setp.lt.u32	%p2, %r58, 27;
@%p2 bra BB87_1;

BB87_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r65, %r40, %r41, %r42;
setp.ge.u32	%p3, %r65, %r30;
@%p3 bra BB87_10;

ld.local.u32 %r43, [%rd1+208];
add.s32 %r9, %r43, -1;
ld.local.u32 %r10, [%rd1+108];
ld.local.u64 %rd16, [%rd1];
cvta.to.global.u64 %rd4, %rd16;
cvta.to.global.u64 %rd5, %rd10;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB87_4:
mov.u32 %r60, %r65;
mov.u32 %r11, %r60;
mov.u64 %rd22, %rd6;
mov.u32 %r67, 0;
mov.u32 %r68, %r67;
setp.lt.s32	%p4, %r9, 1;
mov.u32 %r59, %r9;
mov.u32 %r63, %r11;
mov.u32 %r64, %r11;
@%p4 bra BB87_6;

BB87_5:
mov.u32 %r13, %r64;
mov.u32 %r12, %r59;
ld.local.u32 %r46, [%rd22+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd22+104];
mad.lo.s32 %r68, %r48, %r47, %r68;
div.u32 %r16, %r13, %r46;
add.s64 %rd22, %rd22, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r59, %r17;
mov.u32 %r63, %r16;
mov.u32 %r64, %r16;
mov.u32 %r67, %r68;
@%p5 bra BB87_5;

BB87_6:
mad.lo.s32 %r20, %r10, %r63, %r67;
mul.hi.u32 %r49, %r11, %r34;
add.s32 %r50, %r49, %r11;
shr.u32 %r51, %r50, %r35;
mul.lo.s32 %r52, %r51, %r37;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r33;
mad.lo.s32 %r55, %r32, %r51, %r54;
mul.wide.u32 %rd18, %r55, 8;
add.s64 %rd19, %rd5, %rd18;
ld.global.f64 %fd2, [%rd19];
setp.gt.f64	%p6, %fd2, %fd6;
@%p6 bra BB87_8;
bra.uni BB87_7;

BB87_8:
sub.f64 %fd9, %fd2, %fd6;
bra.uni BB87_9;

BB87_7:
neg.f64 %fd7, %fd6;
setp.lt.f64	%p7, %fd2, %fd7;
add.f64 %fd8, %fd6, %fd2;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p7;

BB87_9:
mul.wide.u32 %rd20, %r20, 8;
add.s64 %rd21, %rd4, %rd20;
st.global.f64 [%rd21], %fd9;
mov.u32 %r57, %nctaid.x;
mad.lo.s32 %r65, %r57, %r40, %r11;
setp.lt.u32	%p8, %r65, %r30;
@%p8 bra BB87_4;

BB87_10:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[216],
.param .u32 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[8]
)
{
.local .align 8 .b8 __local_depot88[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<13>;
.reg .b32 %r<72>;
.reg .f64 %fd<10>;
.reg .b64 %rd<39>;


mov.u64 %rd38, __local_depot88;
cvta.local.u64 %SP, %rd38;
ld.param.u32 %r29, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f64 %fd6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddjLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r50, 0;
mov.pred %p1, 0;
@%p1 bra BB88_2;

BB88_1:
mul.wide.s32 %rd20, %r50, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r50, %r50, 1;
setp.lt.u32	%p2, %r50, 27;
@%p2 bra BB88_1;

BB88_2:
mov.u32 %r51, 0;
@%p1 bra BB88_4;

BB88_3:
mul.wide.s32 %rd24, %r51, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r51, %r51, 1;
setp.lt.u32	%p4, %r51, 27;
@%p4 bra BB88_3;

BB88_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r64, %r32, %r33, %r34;
setp.ge.u32	%p5, %r64, %r29;
@%p5 bra BB88_14;

ld.local.u32 %r35, [%rd2+208];
add.s32 %r6, %r35, -1;
ld.local.u32 %r7, [%rd2+108];
ld.local.u64 %rd28, [%rd2];
cvta.to.global.u64 %rd8, %rd28;
ld.local.u32 %r36, [%rd3+208];
add.s32 %r8, %r36, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd29, [%rd3];
cvta.to.global.u64 %rd9, %rd29;
mul.wide.s32 %rd30, %r35, 4;
add.s64 %rd10, %rd2, %rd30;
mul.wide.s32 %rd31, %r36, 4;
add.s64 %rd11, %rd3, %rd31;

BB88_6:
mov.u32 %r54, %r64;
mov.u32 %r10, %r54;
mov.u64 %rd36, %rd10;
mov.u32 %r38, 0;
mov.u32 %r71, %r38;
setp.lt.s32	%p6, %r6, 1;
mov.u32 %r52, %r6;
mov.u32 %r62, %r10;
mov.u32 %r63, %r10;
mov.u32 %r70, %r38;
@%p6 bra BB88_8;

BB88_7:
mov.u32 %r12, %r63;
mov.u32 %r11, %r52;
ld.local.u32 %r39, [%rd36+4];
rem.u32 %r40, %r12, %r39;
ld.local.u32 %r41, [%rd36+104];
mad.lo.s32 %r71, %r41, %r40, %r71;
div.u32 %r15, %r12, %r39;
add.s64 %rd36, %rd36, -4;
add.s32 %r16, %r11, -1;
setp.gt.s32	%p7, %r16, 0;
mov.u32 %r52, %r16;
mov.u32 %r62, %r15;
mov.u32 %r63, %r15;
mov.u32 %r65, %r71;
mov.u32 %r70, %r65;
@%p7 bra BB88_7;

BB88_8:
mov.u32 %r18, %r70;
mov.u64 %rd37, %rd11;
mad.lo.s32 %r19, %r7, %r62, %r18;
mov.u32 %r69, %r38;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r53, %r8;
mov.u32 %r61, %r10;
mov.u32 %r60, %r10;
mov.u32 %r68, %r38;
@%p8 bra BB88_10;

BB88_9:
mov.u32 %r20, %r53;
ld.local.u32 %r44, [%rd37+4];
rem.u32 %r45, %r61, %r44;
ld.local.u32 %r46, [%rd37+104];
mad.lo.s32 %r69, %r46, %r45, %r69;
div.u32 %r61, %r61, %r44;
add.s64 %rd37, %rd37, -4;
add.s32 %r25, %r20, -1;
setp.gt.s32	%p9, %r25, 0;
mov.u32 %r53, %r25;
mov.u32 %r60, %r61;
mov.u32 %r68, %r69;
@%p9 bra BB88_9;

BB88_10:
mad.lo.s32 %r47, %r9, %r60, %r68;
mul.wide.u32 %rd32, %r47, 8;
add.s64 %rd33, %rd9, %rd32;
ld.global.f64 %fd2, [%rd33];
setp.gt.f64	%p10, %fd2, %fd6;
@%p10 bra BB88_12;
bra.uni BB88_11;

BB88_12:
sub.f64 %fd9, %fd2, %fd6;
bra.uni BB88_13;

BB88_11:
neg.f64 %fd7, %fd6;
setp.lt.f64	%p11, %fd2, %fd7;
add.f64 %fd8, %fd6, %fd2;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p11;

BB88_13:
mul.wide.u32 %rd34, %r19, 8;
add.s64 %rd35, %rd8, %rd34;
st.global.f64 [%rd35], %fd9;
mov.u32 %r49, %nctaid.x;
mad.lo.s32 %r64, %r49, %r32, %r10;
setp.lt.u32	%p12, %r64, %r29;
@%p12 bra BB88_6;

BB88_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[16],
.param .u64 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[8]
)
{
.reg .pred %p<5>;
.reg .b32 %r<5>;
.reg .f64 %fd<10>;
.reg .b64 %rd<25>;


ld.param.u64 %rd11, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f64 %fd7, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLi1ELi1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd15, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd16, %r3;
add.s64 %rd24, %rd15, %rd16;
setp.ge.u64	%p1, %rd24, %rd14;
@%p1 bra BB89_6;

cvta.to.global.u64 %rd3, %rd10;
cvta.to.global.u64 %rd5, %rd12;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd17, %r4;
mul.lo.s64 %rd7, %rd17, %rd1;
neg.f64 %fd2, %fd7;

BB89_2:
mul.lo.s64 %rd18, %rd24, %rd13;
shl.b64 %rd19, %rd18, 3;
add.s64 %rd20, %rd5, %rd19;
ld.global.f64 %fd3, [%rd20];
setp.gt.f64	%p2, %fd3, %fd7;
@%p2 bra BB89_4;
bra.uni BB89_3;

BB89_4:
sub.f64 %fd9, %fd3, %fd7;
bra.uni BB89_5;

BB89_3:
setp.lt.f64	%p3, %fd3, %fd2;
add.f64 %fd8, %fd7, %fd3;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p3;

BB89_5:
mul.lo.s64 %rd21, %rd24, %rd11;
shl.b64 %rd22, %rd21, 3;
add.s64 %rd23, %rd3, %rd22;
st.global.f64 [%rd23], %fd9;
add.s64 %rd24, %rd7, %rd24;
setp.lt.u64	%p4, %rd24, %rd14;
@%p4 bra BB89_2;

BB89_6:
ret;
}


.visible .entry _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1[416],
.param .u64 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2,
.param .align 8 .b8 _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3[8]
)
{
.local .align 8 .b8 __local_depot90[832];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<15>;
.reg .b32 %r<32>;
.reg .f64 %fd<10>;
.reg .b64 %rd<112>;


mov.u64 %rd111, __local_depot90;
cvta.local.u64 %SP, %rd111;
ld.param.u64 %rd48, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_2];
ld.param.f64 %fd6, [_Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_3];
mov.u64 %rd4, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply2I22SoftShrinkUpdateOutputIdEddmLin1ELin1EEv10OffsetInfoIT0_T2_XT3_EES2_IT1_S4_XT4_EES4_T__param_1;
add.u64 %rd49, %SP, 416;
cvta.to.local.u64 %rd2, %rd49;
add.u64 %rd50, %SP, 0;
cvta.to.local.u64 %rd3, %rd50;
mov.u32 %r28, 0;
mov.pred %p1, 0;
@%p1 bra BB90_2;

BB90_1:
mul.wide.s32 %rd51, %r28, 8;
add.s64 %rd52, %rd4, %rd51;
ld.param.u64 %rd53, [%rd52];
add.s64 %rd54, %rd2, %rd51;
st.local.u64 [%rd54], %rd53;
add.s32 %r28, %r28, 1;
setp.lt.u32	%p2, %r28, 52;
@%p2 bra BB90_1;

BB90_2:
mov.u32 %r29, 0;
@%p1 bra BB90_4;

BB90_3:
mul.wide.s32 %rd55, %r29, 8;
add.s64 %rd56, %rd1, %rd55;
ld.param.u64 %rd57, [%rd56];
add.s64 %rd58, %rd3, %rd55;
st.local.u64 [%rd58], %rd57;
add.s32 %r29, %r29, 1;
setp.lt.u32	%p4, %r29, 52;
@%p4 bra BB90_3;

BB90_4:
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %ntid.x;
mul.wide.u32 %rd59, %r14, %r13;
mov.u32 %r15, %tid.x;
cvt.u64.u32	%rd60, %r15;
add.s64 %rd103, %rd59, %rd60;
setp.ge.u64	%p5, %rd103, %rd48;
@%p5 bra BB90_20;

ld.local.u32 %r16, [%rd2+408];
add.s32 %r5, %r16, -1;
ld.local.u64 %rd9, [%rd2+208];
ld.local.u64 %rd61, [%rd2];
cvta.to.global.u64 %rd10, %rd61;
ld.local.u32 %r17, [%rd3+408];
add.s32 %r6, %r17, -1;
ld.local.u64 %rd11, [%rd3+208];
ld.local.u64 %rd62, [%rd3];
cvta.to.global.u64 %rd12, %rd62;
mul.wide.s32 %rd63, %r16, 8;
add.s64 %rd13, %rd2, %rd63;
mul.wide.s32 %rd64, %r17, 8;
add.s64 %rd14, %rd3, %rd64;

BB90_6:
mov.u64 %rd89, %rd103;
mov.u64 %rd15, %rd89;
mov.u64 %rd85, %rd13;
mov.u64 %rd66, 0;
mov.u64 %rd110, %rd66;
setp.lt.s32	%p6, %r5, 1;
mov.u32 %r30, %r5;
mov.u64 %rd100, %rd15;
mov.u64 %rd101, %rd15;
mov.u64 %rd109, %rd66;
@%p6 bra BB90_11;

BB90_7:
mov.u64 %rd18, %rd101;
mov.u32 %r7, %r30;
ld.local.u64 %rd20, [%rd85];
or.b64 %rd67, %rd18, %rd20;
and.b64 %rd68, %rd67, -4294967296;
setp.eq.s64	%p7, %rd68, 0;
@%p7 bra BB90_9;
bra.uni BB90_8;

BB90_9:
cvt.u32.u64	%r18, %rd20;
cvt.u32.u64	%r19, %rd18;
div.u32 %r20, %r19, %r18;
rem.u32 %r21, %r19, %r18;
cvt.u64.u32	%rd102, %r20;
cvt.u64.u32	%rd86, %r21;
bra.uni BB90_10;

BB90_8:
div.u64 %rd102, %rd18, %rd20;
rem.u64 %rd86, %rd18, %rd20;

BB90_10:
mov.u64 %rd25, %rd102;
ld.local.u64 %rd69, [%rd85+200];
mul.lo.s64 %rd70, %rd69, %rd86;
add.s64 %rd110, %rd70, %rd110;
add.s64 %rd85, %rd85, -8;
add.s32 %r8, %r7, -1;
setp.gt.s32	%p8, %r8, 0;
mov.u32 %r30, %r8;
mov.u64 %rd100, %rd25;
mov.u64 %rd101, %rd25;
mov.u64 %rd104, %rd110;
mov.u64 %rd109, %rd104;
@%p8 bra BB90_7;

BB90_11:
mov.u64 %rd30, %rd109;
mov.u64 %rd87, %rd14;
mul.lo.s64 %rd73, %rd9, %rd100;
add.s64 %rd32, %rd73, %rd30;
mov.u64 %rd108, %rd66;
setp.lt.s32	%p9, %r6, 1;
mov.u32 %r31, %r6;
mov.u64 %rd98, %rd15;
mov.u64 %rd97, %rd15;
mov.u64 %rd107, %rd66;
@%p9 bra BB90_16;

BB90_12:
mov.u32 %r9, %r31;
ld.local.u64 %rd36, [%rd87];
or.b64 %rd74, %rd98, %rd36;
and.b64 %rd75, %rd74, -4294967296;
setp.eq.s64	%p10, %rd75, 0;
@%p10 bra BB90_14;
bra.uni BB90_13;

BB90_14:
cvt.u32.u64	%r22, %rd36;
cvt.u32.u64	%r23, %rd98;
div.u32 %r24, %r23, %r22;
rem.u32 %r25, %r23, %r22;
cvt.u64.u32	%rd99, %r24;
cvt.u64.u32	%rd88, %r25;
bra.uni BB90_15;

BB90_13:
div.u64 %rd99, %rd98, %rd36;
rem.u64 %rd88, %rd98, %rd36;

BB90_15:
mov.u64 %rd98, %rd99;
ld.local.u64 %rd76, [%rd87+200];
mul.lo.s64 %rd77, %rd76, %rd88;
add.s64 %rd108, %rd77, %rd108;
add.s64 %rd87, %rd87, -8;
add.s32 %r10, %r9, -1;
setp.gt.s32	%p11, %r10, 0;
mov.u32 %r31, %r10;
mov.u64 %rd97, %rd98;
mov.u64 %rd107, %rd108;
@%p11 bra BB90_12;

BB90_16:
mul.lo.s64 %rd78, %rd11, %rd97;
add.s64 %rd79, %rd78, %rd107;
shl.b64 %rd80, %rd79, 3;
add.s64 %rd81, %rd12, %rd80;
ld.global.f64 %fd2, [%rd81];
setp.gt.f64	%p12, %fd2, %fd6;
@%p12 bra BB90_18;
bra.uni BB90_17;

BB90_18:
sub.f64 %fd9, %fd2, %fd6;
bra.uni BB90_19;

BB90_17:
neg.f64 %fd7, %fd6;
setp.lt.f64	%p13, %fd2, %fd7;
add.f64 %fd8, %fd6, %fd2;
selp.f64	%fd9, %fd8, 0d0000000000000000, %p13;

BB90_19:
shl.b64 %rd82, %rd32, 3;
add.s64 %rd83, %rd10, %rd82;
st.global.f64 [%rd83], %fd9;
mov.u32 %r26, %nctaid.x;
mul.wide.u32 %rd84, %r26, %r14;
add.s64 %rd103, %rd84, %rd15;
setp.lt.u64	%p14, %rd103, %rd48;
@%p14 bra BB90_6;

BB90_20:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<25>;
.reg .b32 %r<20>;
.reg .f64 %fd<9>;
.reg .b64 %rd<13>;


ld.param.u32 %r9, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r10, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r1, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r14, %tid.x;
mad.lo.s32 %r19, %r1, %r13, %r14;
setp.ge.u32	%p1, %r19, %r12;
@%p1 bra BB91_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;
mov.u32 %r15, %nctaid.x;
mul.lo.s32 %r6, %r15, %r1;

BB91_2:
mul.lo.s32 %r16, %r19, %r10;
mul.wide.u32 %rd7, %r16, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd6, [%rd8];
setp.gt.f64	%p2, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p3, %fd6, %fd7;
or.pred %p4, %p2, %p3;
mov.f64 %fd8, 0d0000000000000000;
@!%p4 bra BB91_4;
bra.uni BB91_3;

BB91_3:
mul.lo.s32 %r17, %r19, %r11;
mul.wide.u32 %rd9, %r17, 8;
add.s64 %rd10, %rd3, %rd9;
ld.global.f64 %fd8, [%rd10];

BB91_4:
mul.lo.s32 %r18, %r19, %r9;
mul.wide.u32 %rd11, %r18, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd8;
add.s32 %r19, %r6, %r19;
setp.lt.u32	%p5, %r19, %r12;
@%p5 bra BB91_2;

BB91_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .b32 %r<45>;
.reg .f64 %fd<9>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB92_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB92_2:
mul.lo.s32 %r33, %r44, %r12;
mul.wide.u32 %rd7, %r33, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd6, [%rd8];
setp.gt.f64	%p2, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p3, %fd6, %fd7;
or.pred %p4, %p2, %p3;
mov.f64 %fd8, 0d0000000000000000;
@!%p4 bra BB92_4;
bra.uni BB92_3;

BB92_3:
mul.hi.u32 %r34, %r44, %r24;
add.s32 %r35, %r34, %r44;
shr.u32 %r36, %r35, %r25;
mul.lo.s32 %r37, %r36, %r27;
sub.s32 %r38, %r44, %r37;
mul.lo.s32 %r39, %r38, %r23;
mad.lo.s32 %r40, %r22, %r36, %r39;
mul.wide.u32 %rd9, %r40, 8;
add.s64 %rd10, %rd3, %rd9;
ld.global.f64 %fd8, [%rd10];

BB92_4:
mul.lo.s32 %r41, %r44, %r11;
mul.wide.u32 %rd11, %r41, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd8;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r30, %r44;
setp.lt.u32	%p5, %r44, %r21;
@%p5 bra BB92_2;

BB92_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot93[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .b32 %r<47>;
.reg .f64 %fd<9>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot93;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB93_2;

BB93_1:
mul.wide.s32 %rd14, %r36, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB93_1;

BB93_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB93_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB93_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB93_6;

BB93_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB93_5;

BB93_6:
mul.lo.s32 %r30, %r7, %r18;
mul.wide.u32 %rd19, %r30, 8;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r31, [%rd1+108];
mad.lo.s32 %r32, %r31, %r41, %r45;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r32, 8;
add.s64 %rd10, %rd22, %rd23;
ld.global.f64 %fd6, [%rd20];
setp.gt.f64	%p6, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p7, %fd6, %fd7;
or.pred %p8, %p6, %p7;
mov.f64 %fd8, 0d0000000000000000;
@!%p8 bra BB93_8;
bra.uni BB93_7;

BB93_7:
ld.global.f64 %fd8, [%rd10];

BB93_8:
mul.lo.s32 %r33, %r7, %r17;
mul.wide.u32 %rd24, %r33, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd8;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p9, %r43, %r19;
@%p9 bra BB93_4;

BB93_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .b32 %r<45>;
.reg .f64 %fd<9>;
.reg .b64 %rd<13>;


ld.param.u32 %r11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r22, %r23}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r24, %r25}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r26, %r27}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r30, %ntid.x;
mov.u32 %r31, %ctaid.x;
mov.u32 %r32, %tid.x;
mad.lo.s32 %r44, %r30, %r31, %r32;
setp.ge.u32	%p1, %r44, %r21;
@%p1 bra BB94_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd5;

BB94_2:
mul.hi.u32 %r33, %r44, %r24;
add.s32 %r34, %r33, %r44;
shr.u32 %r35, %r34, %r25;
mul.lo.s32 %r36, %r35, %r27;
sub.s32 %r37, %r44, %r36;
mul.lo.s32 %r38, %r37, %r23;
mad.lo.s32 %r39, %r22, %r35, %r38;
mul.wide.u32 %rd7, %r39, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd6, [%rd8];
setp.gt.f64	%p2, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p3, %fd6, %fd7;
or.pred %p4, %p2, %p3;
mov.f64 %fd8, 0d0000000000000000;
@!%p4 bra BB94_4;
bra.uni BB94_3;

BB94_3:
mul.lo.s32 %r40, %r44, %r20;
mul.wide.u32 %rd9, %r40, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd8, [%rd10];

BB94_4:
mul.lo.s32 %r41, %r44, %r11;
mul.wide.u32 %rd11, %r41, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd8;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r30, %r44;
setp.lt.u32	%p5, %r44, %r21;
@%p5 bra BB94_2;

BB94_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .b32 %r<70>;
.reg .f64 %fd<9>;
.reg .b64 %rd<13>;


ld.param.u32 %r15, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r41, %r42}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r43, %r44}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r49, %ntid.x;
mov.u32 %r50, %ctaid.x;
mov.u32 %r51, %tid.x;
mad.lo.s32 %r69, %r49, %r50, %r51;
setp.ge.u32	%p1, %r69, %r32;
@%p1 bra BB95_5;

cvta.to.global.u64 %rd1, %rd4;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd6;

BB95_2:
mul.hi.u32 %r52, %r69, %r35;
add.s32 %r53, %r52, %r69;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r69, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd7, %r58, 8;
add.s64 %rd8, %rd2, %rd7;
ld.global.f64 %fd6, [%rd8];
setp.gt.f64	%p2, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p3, %fd6, %fd7;
or.pred %p4, %p2, %p3;
mov.f64 %fd8, 0d0000000000000000;
@!%p4 bra BB95_4;
bra.uni BB95_3;

BB95_3:
mul.hi.u32 %r59, %r69, %r43;
add.s32 %r60, %r59, %r69;
shr.u32 %r61, %r60, %r44;
mul.lo.s32 %r62, %r61, %r46;
sub.s32 %r63, %r69, %r62;
mul.lo.s32 %r64, %r63, %r42;
mad.lo.s32 %r65, %r41, %r61, %r64;
mul.wide.u32 %rd9, %r65, 8;
add.s64 %rd10, %rd3, %rd9;
ld.global.f64 %fd8, [%rd10];

BB95_4:
mul.lo.s32 %r66, %r69, %r15;
mul.wide.u32 %rd11, %r66, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd8;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r49, %r69;
setp.lt.u32	%p5, %r69, %r32;
@%p5 bra BB95_2;

BB95_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot96[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<9>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot96;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB96_2;

BB96_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB96_1;

BB96_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB96_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB96_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB96_6;

BB96_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB96_5;

BB96_6:
add.s32 %r50, %r12, %r11;
shr.u32 %r51, %r50, %r36;
mul.lo.s32 %r52, %r51, %r38;
sub.s32 %r53, %r11, %r52;
mul.lo.s32 %r54, %r53, %r34;
mad.lo.s32 %r55, %r33, %r51, %r54;
mul.wide.u32 %rd19, %r55, 8;
add.s64 %rd20, %rd5, %rd19;
ld.local.u32 %r56, [%rd1+108];
mad.lo.s32 %r57, %r56, %r66, %r70;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r57, 8;
add.s64 %rd10, %rd22, %rd23;
ld.global.f64 %fd6, [%rd20];
setp.gt.f64	%p6, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p7, %fd6, %fd7;
or.pred %p8, %p6, %p7;
mov.f64 %fd8, 0d0000000000000000;
@!%p8 bra BB96_8;
bra.uni BB96_7;

BB96_7:
ld.global.f64 %fd8, [%rd10];

BB96_8:
mul.lo.s32 %r58, %r11, %r22;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd8;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p9, %r68, %r31;
@%p9 bra BB96_4;

BB96_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot97[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .b32 %r<47>;
.reg .f64 %fd<9>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot97;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB97_2;

BB97_1:
mul.wide.s32 %rd13, %r36, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB97_1;

BB97_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB97_9;

cvta.to.global.u64 %rd4, %rd10;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd17, %r24, 4;
add.s64 %rd6, %rd1, %rd17;

BB97_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB97_6;

BB97_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB97_5;

BB97_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r31, 8;
add.s64 %rd21, %rd19, %rd20;
ld.global.f64 %fd6, [%rd21];
setp.gt.f64	%p6, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p7, %fd6, %fd7;
or.pred %p8, %p6, %p7;
mov.f64 %fd8, 0d0000000000000000;
@!%p8 bra BB97_8;
bra.uni BB97_7;

BB97_7:
mul.lo.s32 %r32, %r7, %r18;
mul.wide.u32 %rd22, %r32, 8;
add.s64 %rd23, %rd5, %rd22;
ld.global.f64 %fd8, [%rd23];

BB97_8:
mul.lo.s32 %r33, %r7, %r17;
mul.wide.u32 %rd24, %r33, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd8;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p9, %r43, %r19;
@%p9 bra BB97_4;

BB97_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot98[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<9>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot98;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB98_2;

BB98_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB98_1;

BB98_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB98_9;

cvta.to.global.u64 %rd4, %rd10;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd17, %r43, 4;
add.s64 %rd6, %rd1, %rd17;

BB98_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB98_6;

BB98_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB98_5;

BB98_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r50, 8;
add.s64 %rd21, %rd19, %rd20;
ld.global.f64 %fd6, [%rd21];
setp.gt.f64	%p6, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p7, %fd6, %fd7;
or.pred %p8, %p6, %p7;
mov.f64 %fd8, 0d0000000000000000;
@!%p8 bra BB98_8;
bra.uni BB98_7;

BB98_7:
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 8;
add.s64 %rd23, %rd5, %rd22;
ld.global.f64 %fd8, [%rd23];

BB98_8:
mul.lo.s32 %r58, %r11, %r21;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd8;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p9, %r68, %r30;
@%p9 bra BB98_4;

BB98_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot99[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .b32 %r<76>;
.reg .f64 %fd<9>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot99;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB99_2;

BB99_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB99_1;

BB99_2:
mov.u32 %r55, 0;
@%p1 bra BB99_4;

BB99_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB99_3;

BB99_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB99_14;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB99_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB99_8;

BB99_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB99_7;

BB99_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r43, 8;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB99_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd40, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB99_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB99_10;

BB99_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r50, 8;
add.s64 %rd17, %rd35, %rd36;
ld.global.f64 %fd6, [%rd13];
setp.gt.f64	%p10, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p11, %fd6, %fd7;
or.pred %p12, %p10, %p11;
mov.f64 %fd8, 0d0000000000000000;
@!%p12 bra BB99_13;
bra.uni BB99_12;

BB99_12:
ld.global.f64 %fd8, [%rd17];

BB99_13:
mul.lo.s32 %r51, %r8, %r28;
mul.wide.u32 %rd37, %r51, 8;
add.s64 %rd38, %rd8, %rd37;
st.global.f64 [%rd38], %fd8;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p13, %r68, %r29;
@%p13 bra BB99_6;

BB99_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<17>;
.reg .b32 %r<45>;
.reg .f64 %fd<9>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r23, %r24}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r25, %r26}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r27, %r28}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r20, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r22, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r31, %ntid.x;
mov.u32 %r32, %ctaid.x;
mov.u32 %r33, %tid.x;
mad.lo.s32 %r44, %r31, %r32, %r33;
setp.ge.u32	%p1, %r44, %r22;
@%p1 bra BB100_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd4;

BB100_2:
mul.hi.u32 %r10, %r44, %r25;
mul.lo.s32 %r34, %r44, %r20;
mul.wide.u32 %rd7, %r34, 8;
add.s64 %rd8, %rd1, %rd7;
ld.global.f64 %fd6, [%rd8];
setp.gt.f64	%p2, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p3, %fd6, %fd7;
or.pred %p4, %p2, %p3;
mov.f64 %fd8, 0d0000000000000000;
@!%p4 bra BB100_4;
bra.uni BB100_3;

BB100_3:
mul.lo.s32 %r35, %r44, %r21;
mul.wide.u32 %rd9, %r35, 8;
add.s64 %rd10, %rd2, %rd9;
ld.global.f64 %fd8, [%rd10];

BB100_4:
add.s32 %r36, %r10, %r44;
shr.u32 %r37, %r36, %r26;
mul.lo.s32 %r38, %r37, %r28;
sub.s32 %r39, %r44, %r38;
mul.lo.s32 %r40, %r39, %r24;
mad.lo.s32 %r41, %r23, %r37, %r40;
mul.wide.u32 %rd11, %r41, 8;
add.s64 %rd12, %rd3, %rd11;
st.global.f64 [%rd12], %fd8;
mov.u32 %r43, %nctaid.x;
mad.lo.s32 %r44, %r43, %r31, %r44;
setp.lt.u32	%p5, %r44, %r22;
@%p5 bra BB100_2;

BB100_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .b32 %r<70>;
.reg .f64 %fd<9>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r24, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r69, %r50, %r51, %r52;
setp.ge.u32	%p1, %r69, %r33;
@%p1 bra BB101_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd7;

BB101_2:
mul.hi.u32 %r14, %r69, %r36;
mul.lo.s32 %r53, %r69, %r24;
mul.wide.u32 %rd8, %r53, 8;
add.s64 %rd9, %rd1, %rd8;
mul.hi.u32 %r54, %r69, %r44;
add.s32 %r55, %r54, %r69;
shr.u32 %r56, %r55, %r45;
mul.lo.s32 %r57, %r56, %r47;
sub.s32 %r58, %r69, %r57;
mul.lo.s32 %r59, %r58, %r43;
mad.lo.s32 %r60, %r42, %r56, %r59;
mul.wide.u32 %rd10, %r60, 8;
add.s64 %rd4, %rd3, %rd10;
ld.global.f64 %fd6, [%rd9];
setp.gt.f64	%p2, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p3, %fd6, %fd7;
or.pred %p4, %p2, %p3;
mov.f64 %fd8, 0d0000000000000000;
@!%p4 bra BB101_4;
bra.uni BB101_3;

BB101_3:
ld.global.f64 %fd8, [%rd4];

BB101_4:
add.s32 %r61, %r14, %r69;
shr.u32 %r62, %r61, %r37;
mul.lo.s32 %r63, %r62, %r39;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r35;
mad.lo.s32 %r66, %r34, %r62, %r65;
mul.wide.u32 %rd11, %r66, 8;
add.s64 %rd12, %rd2, %rd11;
st.global.f64 [%rd12], %fd8;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r50, %r69;
setp.lt.u32	%p5, %r69, %r33;
@%p5 bra BB101_2;

BB101_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot102[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<9>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot102;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB102_2;

BB102_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB102_1;

BB102_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB102_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd11;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd18, %r44, 4;
add.s64 %rd6, %rd1, %rd18;

BB102_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB102_6;

BB102_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB102_5;

BB102_6:
mul.lo.s32 %r50, %r11, %r30;
mul.wide.u32 %rd19, %r50, 8;
add.s64 %rd20, %rd4, %rd19;
ld.local.u32 %r51, [%rd1+108];
mad.lo.s32 %r52, %r51, %r66, %r70;
ld.local.u64 %rd21, [%rd1];
cvta.to.global.u64 %rd22, %rd21;
mul.wide.u32 %rd23, %r52, 8;
add.s64 %rd10, %rd22, %rd23;
ld.global.f64 %fd6, [%rd20];
setp.gt.f64	%p6, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p7, %fd6, %fd7;
or.pred %p8, %p6, %p7;
mov.f64 %fd8, 0d0000000000000000;
@!%p8 bra BB102_8;
bra.uni BB102_7;

BB102_7:
ld.global.f64 %fd8, [%rd10];

BB102_8:
add.s32 %r53, %r12, %r11;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd5, %rd24;
st.global.f64 [%rd25], %fd8;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p9, %r68, %r31;
@%p9 bra BB102_4;

BB102_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<6>;
.reg .b16 %rs<9>;
.reg .b32 %r<70>;
.reg .f64 %fd<9>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r38, %r39}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r42, %r43}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r32, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r33, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r50, %ntid.x;
mov.u32 %r51, %ctaid.x;
mov.u32 %r52, %tid.x;
mad.lo.s32 %r69, %r50, %r51, %r52;
setp.ge.u32	%p1, %r69, %r33;
@%p1 bra BB103_5;

cvta.to.global.u64 %rd1, %rd6;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;

BB103_2:
mul.hi.u32 %r14, %r69, %r36;
mul.hi.u32 %r53, %r69, %r44;
add.s32 %r54, %r53, %r69;
shr.u32 %r55, %r54, %r45;
mul.lo.s32 %r56, %r55, %r47;
sub.s32 %r57, %r69, %r56;
mul.lo.s32 %r58, %r57, %r43;
mad.lo.s32 %r59, %r42, %r55, %r58;
mul.wide.u32 %rd7, %r59, 8;
add.s64 %rd8, %rd3, %rd7;
ld.global.f64 %fd6, [%rd8];
setp.gt.f64	%p2, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p3, %fd6, %fd7;
or.pred %p4, %p2, %p3;
mov.f64 %fd8, 0d0000000000000000;
@!%p4 bra BB103_4;
bra.uni BB103_3;

BB103_3:
mul.lo.s32 %r60, %r69, %r32;
mul.wide.u32 %rd9, %r60, 8;
add.s64 %rd10, %rd1, %rd9;
ld.global.f64 %fd8, [%rd10];

BB103_4:
add.s32 %r61, %r14, %r69;
shr.u32 %r62, %r61, %r37;
mul.lo.s32 %r63, %r62, %r39;
sub.s32 %r64, %r69, %r63;
mul.lo.s32 %r65, %r64, %r35;
mad.lo.s32 %r66, %r34, %r62, %r65;
mul.wide.u32 %rd11, %r66, 8;
add.s64 %rd12, %rd2, %rd11;
st.global.f64 [%rd12], %fd8;
mov.u32 %r68, %nctaid.x;
mad.lo.s32 %r69, %r68, %r50, %r69;
setp.lt.u32	%p5, %r69, %r33;
@%p5 bra BB103_2;

BB103_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<6>;
.reg .b32 %r<95>;
.reg .f64 %fd<9>;
.reg .b64 %rd<13>;


ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd5, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd6, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r61, %r62}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r63, %r64}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r65, %r66}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd7, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r69, %ntid.x;
mov.u32 %r70, %ctaid.x;
mov.u32 %r71, %tid.x;
mad.lo.s32 %r94, %r69, %r70, %r71;
setp.ge.u32	%p1, %r94, %r44;
@%p1 bra BB104_5;

cvta.to.global.u64 %rd1, %rd5;
cvta.to.global.u64 %rd2, %rd6;
cvta.to.global.u64 %rd3, %rd7;

BB104_2:
mul.hi.u32 %r18, %r94, %r47;
mul.hi.u32 %r72, %r94, %r55;
add.s32 %r73, %r72, %r94;
shr.u32 %r74, %r73, %r56;
mul.lo.s32 %r75, %r74, %r58;
sub.s32 %r76, %r94, %r75;
mul.lo.s32 %r77, %r76, %r54;
mad.lo.s32 %r78, %r53, %r74, %r77;
mul.wide.u32 %rd8, %r78, 8;
add.s64 %rd9, %rd2, %rd8;
mul.hi.u32 %r79, %r94, %r63;
add.s32 %r80, %r79, %r94;
shr.u32 %r81, %r80, %r64;
mul.lo.s32 %r82, %r81, %r66;
sub.s32 %r83, %r94, %r82;
mul.lo.s32 %r84, %r83, %r62;
mad.lo.s32 %r85, %r61, %r81, %r84;
mul.wide.u32 %rd10, %r85, 8;
add.s64 %rd4, %rd3, %rd10;
ld.global.f64 %fd6, [%rd9];
setp.gt.f64	%p2, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p3, %fd6, %fd7;
or.pred %p4, %p2, %p3;
mov.f64 %fd8, 0d0000000000000000;
@!%p4 bra BB104_4;
bra.uni BB104_3;

BB104_3:
ld.global.f64 %fd8, [%rd4];

BB104_4:
add.s32 %r86, %r18, %r94;
shr.u32 %r87, %r86, %r48;
mul.lo.s32 %r88, %r87, %r50;
sub.s32 %r89, %r94, %r88;
mul.lo.s32 %r90, %r89, %r46;
mad.lo.s32 %r91, %r45, %r87, %r90;
mul.wide.u32 %rd11, %r91, 8;
add.s64 %rd12, %rd1, %rd11;
st.global.f64 [%rd12], %fd8;
mov.u32 %r93, %nctaid.x;
mad.lo.s32 %r94, %r93, %r69, %r94;
setp.lt.u32	%p5, %r94, %r44;
@%p5 bra BB104_2;

BB104_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot105[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b32 %r<97>;
.reg .f64 %fd<9>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot105;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r50, %r51}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r54, %r55}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r56, %r57}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r58, %r59}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r44, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB105_2;

BB105_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB105_1;

BB105_2:
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r93, %r62, %r63, %r64;
setp.ge.u32	%p3, %r93, %r44;
@%p3 bra BB105_9;

cvta.to.global.u64 %rd4, %rd12;
cvta.to.global.u64 %rd5, %rd13;
ld.local.u32 %r65, [%rd1+208];
add.s32 %r14, %r65, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd6, %rd19;
mul.wide.s32 %rd20, %r65, 4;
add.s64 %rd7, %rd1, %rd20;

BB105_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r48;
mul.hi.u32 %r18, %r16, %r56;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB105_6;

BB105_5:
mov.u32 %r20, %r92;
mov.u32 %r19, %r87;
ld.local.u32 %r68, [%rd26+4];
rem.u32 %r69, %r20, %r68;
ld.local.u32 %r70, [%rd26+104];
mad.lo.s32 %r96, %r70, %r69, %r96;
div.u32 %r23, %r20, %r68;
add.s64 %rd26, %rd26, -4;
add.s32 %r24, %r19, -1;
setp.gt.s32	%p5, %r24, 0;
mov.u32 %r87, %r24;
mov.u32 %r91, %r23;
mov.u32 %r92, %r23;
mov.u32 %r95, %r96;
@%p5 bra BB105_5;

BB105_6:
add.s32 %r71, %r18, %r16;
shr.u32 %r72, %r71, %r57;
mul.lo.s32 %r73, %r72, %r59;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r55;
mad.lo.s32 %r76, %r54, %r72, %r75;
mul.wide.u32 %rd21, %r76, 8;
add.s64 %rd22, %rd5, %rd21;
mad.lo.s32 %r77, %r15, %r91, %r95;
mul.wide.u32 %rd23, %r77, 8;
add.s64 %rd11, %rd6, %rd23;
ld.global.f64 %fd6, [%rd22];
setp.gt.f64	%p6, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p7, %fd6, %fd7;
or.pred %p8, %p6, %p7;
mov.f64 %fd8, 0d0000000000000000;
@!%p8 bra BB105_8;
bra.uni BB105_7;

BB105_7:
ld.global.f64 %fd8, [%rd11];

BB105_8:
add.s32 %r78, %r17, %r16;
shr.u32 %r79, %r78, %r49;
mul.lo.s32 %r80, %r79, %r51;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r47;
mad.lo.s32 %r83, %r46, %r79, %r82;
mul.wide.u32 %rd24, %r83, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd8;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r62, %r16;
setp.lt.u32	%p9, %r93, %r44;
@%p9 bra BB105_4;

BB105_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot106[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<9>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot106;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r33, %r34}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r35, %r36}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r37, %r38}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd10, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r31, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd12, %SP, 0;
cvta.to.local.u64 %rd1, %rd12;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB106_2;

BB106_1:
mul.wide.s32 %rd13, %r61, 8;
add.s64 %rd14, %rd2, %rd13;
ld.param.u64 %rd15, [%rd14];
add.s64 %rd16, %rd1, %rd13;
st.local.u64 [%rd16], %rd15;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB106_1;

BB106_2:
mov.u32 %r41, %ntid.x;
mov.u32 %r42, %ctaid.x;
mov.u32 %r43, %tid.x;
mad.lo.s32 %r68, %r41, %r42, %r43;
setp.ge.u32	%p3, %r68, %r31;
@%p3 bra BB106_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd10;
ld.local.u32 %r44, [%rd1+208];
add.s32 %r10, %r44, -1;
mul.wide.s32 %rd17, %r44, 4;
add.s64 %rd6, %rd1, %rd17;

BB106_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mul.hi.u32 %r12, %r11, %r35;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB106_6;

BB106_5:
mov.u32 %r14, %r67;
mov.u32 %r13, %r62;
ld.local.u32 %r47, [%rd26+4];
rem.u32 %r48, %r14, %r47;
ld.local.u32 %r49, [%rd26+104];
mad.lo.s32 %r71, %r49, %r48, %r71;
div.u32 %r17, %r14, %r47;
add.s64 %rd26, %rd26, -4;
add.s32 %r18, %r13, -1;
setp.gt.s32	%p5, %r18, 0;
mov.u32 %r62, %r18;
mov.u32 %r66, %r17;
mov.u32 %r67, %r17;
mov.u32 %r70, %r71;
@%p5 bra BB106_5;

BB106_6:
ld.local.u32 %r50, [%rd1+108];
mad.lo.s32 %r51, %r50, %r66, %r70;
ld.local.u64 %rd18, [%rd1];
cvta.to.global.u64 %rd19, %rd18;
mul.wide.u32 %rd20, %r51, 8;
add.s64 %rd21, %rd19, %rd20;
ld.global.f64 %fd6, [%rd21];
setp.gt.f64	%p6, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p7, %fd6, %fd7;
or.pred %p8, %p6, %p7;
mov.f64 %fd8, 0d0000000000000000;
@!%p8 bra BB106_8;
bra.uni BB106_7;

BB106_7:
mul.lo.s32 %r52, %r11, %r30;
mul.wide.u32 %rd22, %r52, 8;
add.s64 %rd23, %rd4, %rd22;
ld.global.f64 %fd8, [%rd23];

BB106_8:
add.s32 %r53, %r12, %r11;
shr.u32 %r54, %r53, %r36;
mul.lo.s32 %r55, %r54, %r38;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r34;
mad.lo.s32 %r58, %r33, %r54, %r57;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd5, %rd24;
st.global.f64 [%rd25], %fd8;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r41, %r11;
setp.lt.u32	%p9, %r68, %r31;
@%p9 bra BB106_4;

BB106_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot107[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b32 %r<97>;
.reg .f64 %fd<9>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot107;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB107_2;

BB107_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB107_1;

BB107_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB107_9;

cvta.to.global.u64 %rd4, %rd12;
ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd5, %rd19;
cvta.to.global.u64 %rd6, %rd13;
mul.wide.s32 %rd20, %r64, 4;
add.s64 %rd7, %rd1, %rd20;

BB107_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mul.hi.u32 %r17, %r16, %r47;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB107_6;

BB107_5:
mov.u32 %r19, %r92;
mov.u32 %r18, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r19, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r22, %r19, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r23, %r18, -1;
setp.gt.s32	%p5, %r23, 0;
mov.u32 %r87, %r23;
mov.u32 %r91, %r22;
mov.u32 %r92, %r22;
mov.u32 %r95, %r96;
@%p5 bra BB107_5;

BB107_6:
mad.lo.s32 %r70, %r15, %r91, %r95;
mul.wide.u32 %rd21, %r70, 8;
add.s64 %rd22, %rd5, %rd21;
mul.hi.u32 %r71, %r16, %r55;
add.s32 %r72, %r71, %r16;
shr.u32 %r73, %r72, %r56;
mul.lo.s32 %r74, %r73, %r58;
sub.s32 %r75, %r16, %r74;
mul.lo.s32 %r76, %r75, %r54;
mad.lo.s32 %r77, %r53, %r73, %r76;
mul.wide.u32 %rd23, %r77, 8;
add.s64 %rd11, %rd6, %rd23;
ld.global.f64 %fd6, [%rd22];
setp.gt.f64	%p6, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p7, %fd6, %fd7;
or.pred %p8, %p6, %p7;
mov.f64 %fd8, 0d0000000000000000;
@!%p8 bra BB107_8;
bra.uni BB107_7;

BB107_7:
ld.global.f64 %fd8, [%rd11];

BB107_8:
add.s32 %r78, %r17, %r16;
shr.u32 %r79, %r78, %r48;
mul.lo.s32 %r80, %r79, %r50;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r46;
mad.lo.s32 %r83, %r45, %r79, %r82;
mul.wide.u32 %rd24, %r83, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd8;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p9, %r93, %r43;
@%p9 bra BB107_4;

BB107_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot108[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b32 %r<100>;
.reg .f64 %fd<9>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot108;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+16];
ld.param.u64 %rd21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLi2ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd22, %SP, 216;
cvta.to.local.u64 %rd2, %rd22;
add.u64 %rd23, %SP, 0;
cvta.to.local.u64 %rd3, %rd23;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB108_2;

BB108_1:
mul.wide.s32 %rd24, %r78, 8;
add.s64 %rd25, %rd4, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd2, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB108_1;

BB108_2:
mov.u32 %r79, 0;
@%p1 bra BB108_4;

BB108_3:
mul.wide.s32 %rd28, %r79, 8;
add.s64 %rd29, %rd1, %rd28;
ld.param.u64 %rd30, [%rd29];
add.s64 %rd31, %rd3, %rd28;
st.local.u64 [%rd31], %rd30;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB108_3;

BB108_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB108_13;

cvta.to.global.u64 %rd8, %rd21;
ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd32, [%rd2];
cvta.to.global.u64 %rd9, %rd32;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd10, %rd33;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd11, %rd2, %rd34;
mul.wide.s32 %rd35, %r58, 4;
add.s64 %rd12, %rd3, %rd35;

BB108_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mul.hi.u32 %r16, %r15, %r47;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB108_8;

BB108_7:
mov.u32 %r18, %r91;
mov.u32 %r17, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r18, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r21, %r18, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p7, %r22, 0;
mov.u32 %r80, %r22;
mov.u32 %r90, %r21;
mov.u32 %r91, %r21;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB108_7;

BB108_8:
mov.u32 %r24, %r98;
add.s32 %r66, %r16, %r15;
shr.u32 %r67, %r66, %r48;
mul.lo.s32 %r68, %r67, %r50;
sub.s32 %r69, %r15, %r68;
mul.lo.s32 %r70, %r69, %r46;
mad.lo.s32 %r71, %r45, %r67, %r70;
mul.wide.u32 %rd36, %r71, 8;
add.s64 %rd16, %rd8, %rd36;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r25, %r12, %r90, %r24;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB108_10;

BB108_9:
mov.u32 %r26, %r81;
ld.local.u32 %r72, [%rd41+4];
rem.u32 %r73, %r89, %r72;
ld.local.u32 %r74, [%rd41+104];
mad.lo.s32 %r97, %r74, %r73, %r97;
div.u32 %r89, %r89, %r72;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB108_9;

BB108_10:
mul.wide.u32 %rd37, %r25, 8;
add.s64 %rd38, %rd9, %rd37;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd39, %r75, 8;
add.s64 %rd20, %rd10, %rd39;
ld.global.f64 %fd6, [%rd38];
setp.gt.f64	%p10, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p11, %fd6, %fd7;
or.pred %p12, %p10, %p11;
mov.f64 %fd8, 0d0000000000000000;
@!%p12 bra BB108_12;
bra.uni BB108_11;

BB108_11:
ld.global.f64 %fd8, [%rd20];

BB108_12:
st.global.f64 [%rd16], %fd8;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p13, %r92, %r43;
@%p13 bra BB108_6;

BB108_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot109[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<17>;
.reg .b32 %r<47>;
.reg .f64 %fd<9>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot109;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r19, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r36, 0;
mov.pred %p1, 0;
@%p1 bra BB109_2;

BB109_1:
mul.wide.s32 %rd14, %r36, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r36, %r36, 1;
setp.lt.u32	%p2, %r36, 27;
@%p2 bra BB109_1;

BB109_2:
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r43, %r21, %r22, %r23;
setp.ge.u32	%p3, %r43, %r19;
@%p3 bra BB109_9;

cvta.to.global.u64 %rd4, %rd11;
cvta.to.global.u64 %rd5, %rd12;
ld.local.u32 %r24, [%rd1+208];
add.s32 %r6, %r24, -1;
mul.wide.s32 %rd18, %r24, 4;
add.s64 %rd6, %rd1, %rd18;

BB109_4:
mov.u32 %r38, %r43;
mov.u32 %r7, %r38;
mov.u64 %rd26, %rd6;
mov.u32 %r45, 0;
mov.u32 %r46, %r45;
setp.lt.s32	%p4, %r6, 1;
mov.u32 %r37, %r6;
mov.u32 %r41, %r7;
mov.u32 %r42, %r7;
@%p4 bra BB109_6;

BB109_5:
mov.u32 %r9, %r42;
mov.u32 %r8, %r37;
ld.local.u32 %r27, [%rd26+4];
rem.u32 %r28, %r9, %r27;
ld.local.u32 %r29, [%rd26+104];
mad.lo.s32 %r46, %r29, %r28, %r46;
div.u32 %r12, %r9, %r27;
add.s64 %rd26, %rd26, -4;
add.s32 %r13, %r8, -1;
setp.gt.s32	%p5, %r13, 0;
mov.u32 %r37, %r13;
mov.u32 %r41, %r12;
mov.u32 %r42, %r12;
mov.u32 %r45, %r46;
@%p5 bra BB109_5;

BB109_6:
ld.local.u32 %r30, [%rd1+108];
mad.lo.s32 %r31, %r30, %r41, %r45;
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r31, 8;
add.s64 %rd10, %rd20, %rd21;
mul.lo.s32 %r32, %r7, %r17;
mul.wide.u32 %rd22, %r32, 8;
add.s64 %rd23, %rd4, %rd22;
ld.global.f64 %fd6, [%rd23];
setp.gt.f64	%p6, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p7, %fd6, %fd7;
or.pred %p8, %p6, %p7;
mov.f64 %fd8, 0d0000000000000000;
@!%p8 bra BB109_8;
bra.uni BB109_7;

BB109_7:
mul.lo.s32 %r33, %r7, %r18;
mul.wide.u32 %rd24, %r33, 8;
add.s64 %rd25, %rd5, %rd24;
ld.global.f64 %fd8, [%rd25];

BB109_8:
st.global.f64 [%rd10], %fd8;
mov.u32 %r35, %nctaid.x;
mad.lo.s32 %r43, %r35, %r21, %r7;
setp.lt.u32	%p9, %r43, %r19;
@%p9 bra BB109_4;

BB109_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot110[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<9>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot110;
cvta.local.u64 %SP, %rd27;
ld.param.u32 %r21, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB110_2;

BB110_1:
mul.wide.s32 %rd15, %r61, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB110_1;

BB110_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB110_9;

cvta.to.global.u64 %rd4, %rd12;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd13;
mul.wide.s32 %rd19, %r43, 4;
add.s64 %rd6, %rd1, %rd19;

BB110_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB110_6;

BB110_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB110_5;

BB110_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd20, [%rd1];
cvta.to.global.u64 %rd21, %rd20;
mul.wide.u32 %rd22, %r50, 8;
add.s64 %rd10, %rd21, %rd22;
mul.lo.s32 %r51, %r11, %r21;
mul.wide.u32 %rd23, %r51, 8;
add.s64 %rd24, %rd4, %rd23;
mul.hi.u32 %r52, %r11, %r34;
add.s32 %r53, %r52, %r11;
shr.u32 %r54, %r53, %r35;
mul.lo.s32 %r55, %r54, %r37;
sub.s32 %r56, %r11, %r55;
mul.lo.s32 %r57, %r56, %r33;
mad.lo.s32 %r58, %r32, %r54, %r57;
mul.wide.u32 %rd25, %r58, 8;
add.s64 %rd11, %rd5, %rd25;
ld.global.f64 %fd6, [%rd24];
setp.gt.f64	%p6, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p7, %fd6, %fd7;
or.pred %p8, %p6, %p7;
mov.f64 %fd8, 0d0000000000000000;
@!%p8 bra BB110_8;
bra.uni BB110_7;

BB110_7:
ld.global.f64 %fd8, [%rd11];

BB110_8:
st.global.f64 [%rd10], %fd8;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p9, %r68, %r30;
@%p9 bra BB110_4;

BB110_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot111[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .b32 %r<76>;
.reg .f64 %fd<9>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot111;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd19, %SP, 216;
cvta.to.local.u64 %rd2, %rd19;
add.u64 %rd20, %SP, 0;
cvta.to.local.u64 %rd3, %rd20;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB111_2;

BB111_1:
mul.wide.s32 %rd21, %r54, 8;
add.s64 %rd22, %rd4, %rd21;
ld.param.u64 %rd23, [%rd22];
add.s64 %rd24, %rd2, %rd21;
st.local.u64 [%rd24], %rd23;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB111_1;

BB111_2:
mov.u32 %r55, 0;
@%p1 bra BB111_4;

BB111_3:
mul.wide.s32 %rd25, %r55, 8;
add.s64 %rd26, %rd1, %rd25;
ld.param.u64 %rd27, [%rd26];
add.s64 %rd28, %rd3, %rd25;
st.local.u64 [%rd28], %rd27;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB111_3;

BB111_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB111_14;

cvta.to.global.u64 %rd8, %rd18;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd29, %r35, 4;
add.s64 %rd9, %rd2, %rd29;

BB111_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB111_8;

BB111_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB111_7;

BB111_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd30, [%rd2];
cvta.to.global.u64 %rd31, %rd30;
mul.wide.u32 %rd32, %r43, 8;
add.s64 %rd13, %rd31, %rd32;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB111_11;

mul.wide.s32 %rd33, %r17, 4;
add.s64 %rd40, %rd3, %rd33;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB111_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB111_10;

BB111_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd34, [%rd3];
cvta.to.global.u64 %rd35, %rd34;
mul.wide.u32 %rd36, %r50, 8;
add.s64 %rd17, %rd35, %rd36;
mul.lo.s32 %r51, %r8, %r28;
mul.wide.u32 %rd37, %r51, 8;
add.s64 %rd38, %rd8, %rd37;
ld.global.f64 %fd6, [%rd38];
setp.gt.f64	%p10, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p11, %fd6, %fd7;
or.pred %p12, %p10, %p11;
mov.f64 %fd8, 0d0000000000000000;
@!%p12 bra BB111_13;
bra.uni BB111_12;

BB111_12:
ld.global.f64 %fd8, [%rd17];

BB111_13:
st.global.f64 [%rd13], %fd8;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p13, %r68, %r29;
@%p13 bra BB111_6;

BB111_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot112[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b16 %rs<9>;
.reg .b32 %r<72>;
.reg .f64 %fd<9>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot112;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r32, %r33}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r34, %r35}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r36, %r37}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd11, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r30, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd13, %SP, 0;
cvta.to.local.u64 %rd1, %rd13;
mov.u32 %r61, 0;
mov.pred %p1, 0;
@%p1 bra BB112_2;

BB112_1:
mul.wide.s32 %rd14, %r61, 8;
add.s64 %rd15, %rd2, %rd14;
ld.param.u64 %rd16, [%rd15];
add.s64 %rd17, %rd1, %rd14;
st.local.u64 [%rd17], %rd16;
add.s32 %r61, %r61, 1;
setp.lt.u32	%p2, %r61, 27;
@%p2 bra BB112_1;

BB112_2:
mov.u32 %r40, %ntid.x;
mov.u32 %r41, %ctaid.x;
mov.u32 %r42, %tid.x;
mad.lo.s32 %r68, %r40, %r41, %r42;
setp.ge.u32	%p3, %r68, %r30;
@%p3 bra BB112_9;

cvta.to.global.u64 %rd4, %rd12;
ld.local.u32 %r43, [%rd1+208];
add.s32 %r10, %r43, -1;
cvta.to.global.u64 %rd5, %rd11;
mul.wide.s32 %rd18, %r43, 4;
add.s64 %rd6, %rd1, %rd18;

BB112_4:
mov.u32 %r63, %r68;
mov.u32 %r11, %r63;
mov.u64 %rd26, %rd6;
mov.u32 %r70, 0;
mov.u32 %r71, %r70;
setp.lt.s32	%p4, %r10, 1;
mov.u32 %r62, %r10;
mov.u32 %r66, %r11;
mov.u32 %r67, %r11;
@%p4 bra BB112_6;

BB112_5:
mov.u32 %r13, %r67;
mov.u32 %r12, %r62;
ld.local.u32 %r46, [%rd26+4];
rem.u32 %r47, %r13, %r46;
ld.local.u32 %r48, [%rd26+104];
mad.lo.s32 %r71, %r48, %r47, %r71;
div.u32 %r16, %r13, %r46;
add.s64 %rd26, %rd26, -4;
add.s32 %r17, %r12, -1;
setp.gt.s32	%p5, %r17, 0;
mov.u32 %r62, %r17;
mov.u32 %r66, %r16;
mov.u32 %r67, %r16;
mov.u32 %r70, %r71;
@%p5 bra BB112_5;

BB112_6:
ld.local.u32 %r49, [%rd1+108];
mad.lo.s32 %r50, %r49, %r66, %r70;
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd20, %rd19;
mul.wide.u32 %rd21, %r50, 8;
add.s64 %rd10, %rd20, %rd21;
mul.hi.u32 %r51, %r11, %r34;
add.s32 %r52, %r51, %r11;
shr.u32 %r53, %r52, %r35;
mul.lo.s32 %r54, %r53, %r37;
sub.s32 %r55, %r11, %r54;
mul.lo.s32 %r56, %r55, %r33;
mad.lo.s32 %r57, %r32, %r53, %r56;
mul.wide.u32 %rd22, %r57, 8;
add.s64 %rd23, %rd5, %rd22;
ld.global.f64 %fd6, [%rd23];
setp.gt.f64	%p6, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p7, %fd6, %fd7;
or.pred %p8, %p6, %p7;
mov.f64 %fd8, 0d0000000000000000;
@!%p8 bra BB112_8;
bra.uni BB112_7;

BB112_7:
mul.lo.s32 %r58, %r11, %r29;
mul.wide.u32 %rd24, %r58, 8;
add.s64 %rd25, %rd4, %rd24;
ld.global.f64 %fd8, [%rd25];

BB112_8:
st.global.f64 [%rd10], %fd8;
mov.u32 %r60, %nctaid.x;
mad.lo.s32 %r68, %r60, %r40, %r11;
setp.lt.u32	%p9, %r68, %r30;
@%p9 bra BB112_4;

BB112_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot113[216];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<10>;
.reg .b32 %r<97>;
.reg .f64 %fd<9>;
.reg .b64 %rd<28>;


mov.u64 %rd27, __local_depot113;
cvta.local.u64 %SP, %rd27;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.v2.u32 {%r53, %r54}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r55, %r56}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r57, %r58}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
add.u64 %rd14, %SP, 0;
cvta.to.local.u64 %rd1, %rd14;
mov.u32 %r86, 0;
mov.pred %p1, 0;
@%p1 bra BB113_2;

BB113_1:
mul.wide.s32 %rd15, %r86, 8;
add.s64 %rd16, %rd2, %rd15;
ld.param.u64 %rd17, [%rd16];
add.s64 %rd18, %rd1, %rd15;
st.local.u64 [%rd18], %rd17;
add.s32 %r86, %r86, 1;
setp.lt.u32	%p2, %r86, 27;
@%p2 bra BB113_1;

BB113_2:
mov.u32 %r61, %ntid.x;
mov.u32 %r62, %ctaid.x;
mov.u32 %r63, %tid.x;
mad.lo.s32 %r93, %r61, %r62, %r63;
setp.ge.u32	%p3, %r93, %r43;
@%p3 bra BB113_9;

ld.local.u32 %r64, [%rd1+208];
add.s32 %r14, %r64, -1;
ld.local.u32 %r15, [%rd1+108];
ld.local.u64 %rd19, [%rd1];
cvta.to.global.u64 %rd4, %rd19;
cvta.to.global.u64 %rd5, %rd12;
cvta.to.global.u64 %rd6, %rd13;
mul.wide.s32 %rd20, %r64, 4;
add.s64 %rd7, %rd1, %rd20;

BB113_4:
mov.u32 %r88, %r93;
mov.u32 %r16, %r88;
mov.u64 %rd26, %rd7;
mov.u32 %r95, 0;
mov.u32 %r96, %r95;
setp.lt.s32	%p4, %r14, 1;
mov.u32 %r87, %r14;
mov.u32 %r91, %r16;
mov.u32 %r92, %r16;
@%p4 bra BB113_6;

BB113_5:
mov.u32 %r18, %r92;
mov.u32 %r17, %r87;
ld.local.u32 %r67, [%rd26+4];
rem.u32 %r68, %r18, %r67;
ld.local.u32 %r69, [%rd26+104];
mad.lo.s32 %r96, %r69, %r68, %r96;
div.u32 %r21, %r18, %r67;
add.s64 %rd26, %rd26, -4;
add.s32 %r22, %r17, -1;
setp.gt.s32	%p5, %r22, 0;
mov.u32 %r87, %r22;
mov.u32 %r91, %r21;
mov.u32 %r92, %r21;
mov.u32 %r95, %r96;
@%p5 bra BB113_5;

BB113_6:
mad.lo.s32 %r25, %r15, %r91, %r95;
mul.hi.u32 %r70, %r16, %r47;
add.s32 %r71, %r70, %r16;
shr.u32 %r72, %r71, %r48;
mul.lo.s32 %r73, %r72, %r50;
sub.s32 %r74, %r16, %r73;
mul.lo.s32 %r75, %r74, %r46;
mad.lo.s32 %r76, %r45, %r72, %r75;
mul.wide.u32 %rd21, %r76, 8;
add.s64 %rd22, %rd5, %rd21;
mul.hi.u32 %r77, %r16, %r55;
add.s32 %r78, %r77, %r16;
shr.u32 %r79, %r78, %r56;
mul.lo.s32 %r80, %r79, %r58;
sub.s32 %r81, %r16, %r80;
mul.lo.s32 %r82, %r81, %r54;
mad.lo.s32 %r83, %r53, %r79, %r82;
mul.wide.u32 %rd23, %r83, 8;
add.s64 %rd11, %rd6, %rd23;
ld.global.f64 %fd6, [%rd22];
setp.gt.f64	%p6, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p7, %fd6, %fd7;
or.pred %p8, %p6, %p7;
mov.f64 %fd8, 0d0000000000000000;
@!%p8 bra BB113_8;
bra.uni BB113_7;

BB113_7:
ld.global.f64 %fd8, [%rd11];

BB113_8:
mul.wide.u32 %rd24, %r25, 8;
add.s64 %rd25, %rd4, %rd24;
st.global.f64 [%rd25], %fd8;
mov.u32 %r85, %nctaid.x;
mad.lo.s32 %r93, %r85, %r61, %r16;
setp.lt.u32	%p9, %r93, %r43;
@%p9 bra BB113_4;

BB113_9:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[40],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot114[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b32 %r<100>;
.reg .f64 %fd<9>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot114;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r45, %r46}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+32];
ld.param.v2.u32 {%r47, %r48}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+24];
ld.param.v2.u32 {%r49, %r50}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u32 %r43, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELi2ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB114_2;

BB114_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB114_1;

BB114_2:
mov.u32 %r79, 0;
@%p1 bra BB114_4;

BB114_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB114_3;

BB114_4:
mov.u32 %r54, %ntid.x;
mov.u32 %r55, %ctaid.x;
mov.u32 %r56, %tid.x;
mad.lo.s32 %r92, %r54, %r55, %r56;
setp.ge.u32	%p5, %r92, %r43;
@%p5 bra BB114_13;

ld.local.u32 %r57, [%rd2+208];
add.s32 %r11, %r57, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd8, %rd31;
cvta.to.global.u64 %rd9, %rd20;
ld.local.u32 %r58, [%rd3+208];
add.s32 %r13, %r58, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd10, %rd32;
mul.wide.s32 %rd33, %r57, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r58, 4;
add.s64 %rd12, %rd3, %rd34;

BB114_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r60, 0;
mov.u32 %r99, %r60;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r60;
@%p6 bra BB114_8;

BB114_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r61, [%rd40+4];
rem.u32 %r62, %r17, %r61;
ld.local.u32 %r63, [%rd40+104];
mad.lo.s32 %r99, %r63, %r62, %r99;
div.u32 %r20, %r17, %r61;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB114_7;

BB114_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mul.hi.u32 %r25, %r15, %r47;
mov.u32 %r97, %r60;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r60;
@%p8 bra BB114_10;

BB114_9:
mov.u32 %r26, %r81;
ld.local.u32 %r66, [%rd41+4];
rem.u32 %r67, %r89, %r66;
ld.local.u32 %r68, [%rd41+104];
mad.lo.s32 %r97, %r68, %r67, %r97;
div.u32 %r89, %r89, %r66;
add.s64 %rd41, %rd41, -4;
add.s32 %r31, %r26, -1;
setp.gt.s32	%p9, %r31, 0;
mov.u32 %r81, %r31;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB114_9;

BB114_10:
add.s32 %r69, %r25, %r15;
shr.u32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r50;
sub.s32 %r72, %r15, %r71;
mul.lo.s32 %r73, %r72, %r46;
mad.lo.s32 %r74, %r45, %r70, %r73;
mul.wide.u32 %rd35, %r74, 8;
add.s64 %rd36, %rd9, %rd35;
mad.lo.s32 %r75, %r14, %r88, %r96;
mul.wide.u32 %rd37, %r75, 8;
add.s64 %rd19, %rd10, %rd37;
ld.global.f64 %fd6, [%rd36];
setp.gt.f64	%p10, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p11, %fd6, %fd7;
or.pred %p12, %p10, %p11;
mov.f64 %fd8, 0d0000000000000000;
@!%p12 bra BB114_12;
bra.uni BB114_11;

BB114_11:
ld.global.f64 %fd8, [%rd19];

BB114_12:
mul.wide.u32 %rd38, %r24, 8;
add.s64 %rd39, %rd8, %rd38;
st.global.f64 [%rd39], %fd8;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r54, %r15;
setp.lt.u32	%p13, %r92, %r43;
@%p13 bra BB114_6;

BB114_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot115[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b16 %rs<9>;
.reg .b32 %r<76>;
.reg .f64 %fd<9>;
.reg .b64 %rd<42>;


mov.u64 %rd41, __local_depot115;
cvta.local.u64 %SP, %rd41;
ld.param.u32 %r28, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r29, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd18, %SP, 216;
cvta.to.local.u64 %rd2, %rd18;
add.u64 %rd19, %SP, 0;
cvta.to.local.u64 %rd3, %rd19;
mov.u32 %r54, 0;
mov.pred %p1, 0;
@%p1 bra BB115_2;

BB115_1:
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd4, %rd20;
ld.param.u64 %rd22, [%rd21];
add.s64 %rd23, %rd2, %rd20;
st.local.u64 [%rd23], %rd22;
add.s32 %r54, %r54, 1;
setp.lt.u32	%p2, %r54, 27;
@%p2 bra BB115_1;

BB115_2:
mov.u32 %r55, 0;
@%p1 bra BB115_4;

BB115_3:
mul.wide.s32 %rd24, %r55, 8;
add.s64 %rd25, %rd1, %rd24;
ld.param.u64 %rd26, [%rd25];
add.s64 %rd27, %rd3, %rd24;
st.local.u64 [%rd27], %rd26;
add.s32 %r55, %r55, 1;
setp.lt.u32	%p4, %r55, 27;
@%p4 bra BB115_3;

BB115_4:
mov.u32 %r32, %ntid.x;
mov.u32 %r33, %ctaid.x;
mov.u32 %r34, %tid.x;
mad.lo.s32 %r68, %r32, %r33, %r34;
setp.ge.u32	%p5, %r68, %r29;
@%p5 bra BB115_14;

cvta.to.global.u64 %rd8, %rd17;
ld.local.u32 %r35, [%rd2+208];
add.s32 %r7, %r35, -1;
mul.wide.s32 %rd28, %r35, 4;
add.s64 %rd9, %rd2, %rd28;

BB115_6:
mov.u32 %r58, %r68;
mov.u32 %r8, %r58;
mov.u64 %rd39, %rd9;
mov.u32 %r37, 0;
mov.u32 %r75, %r37;
setp.lt.s32	%p6, %r7, 1;
mov.u32 %r56, %r7;
mov.u32 %r66, %r8;
mov.u32 %r67, %r8;
mov.u32 %r74, %r37;
@%p6 bra BB115_8;

BB115_7:
mov.u32 %r10, %r67;
mov.u32 %r9, %r56;
ld.local.u32 %r38, [%rd39+4];
rem.u32 %r39, %r10, %r38;
ld.local.u32 %r40, [%rd39+104];
mad.lo.s32 %r75, %r40, %r39, %r75;
div.u32 %r13, %r10, %r38;
add.s64 %rd39, %rd39, -4;
add.s32 %r14, %r9, -1;
setp.gt.s32	%p7, %r14, 0;
mov.u32 %r56, %r14;
mov.u32 %r66, %r13;
mov.u32 %r67, %r13;
mov.u32 %r69, %r75;
mov.u32 %r74, %r69;
@%p7 bra BB115_7;

BB115_8:
mov.u32 %r16, %r74;
ld.local.u32 %r42, [%rd2+108];
mad.lo.s32 %r43, %r42, %r66, %r16;
ld.local.u64 %rd29, [%rd2];
cvta.to.global.u64 %rd30, %rd29;
mul.wide.u32 %rd31, %r43, 8;
add.s64 %rd13, %rd30, %rd31;
ld.local.u32 %r17, [%rd3+208];
add.s32 %r57, %r17, -1;
setp.lt.s32	%p8, %r57, 1;
mov.u32 %r64, %r8;
mov.u32 %r72, %r37;
@%p8 bra BB115_11;

mul.wide.s32 %rd32, %r17, 4;
add.s64 %rd40, %rd3, %rd32;
mov.u32 %r73, 0;
mov.u32 %r65, %r8;

BB115_10:
ld.local.u32 %r46, [%rd40+4];
rem.u32 %r47, %r65, %r46;
ld.local.u32 %r48, [%rd40+104];
mad.lo.s32 %r73, %r48, %r47, %r73;
div.u32 %r65, %r65, %r46;
add.s64 %rd40, %rd40, -4;
add.s32 %r57, %r57, -1;
setp.gt.s32	%p9, %r57, 0;
mov.u32 %r64, %r65;
mov.u32 %r72, %r73;
@%p9 bra BB115_10;

BB115_11:
ld.local.u32 %r49, [%rd3+108];
mad.lo.s32 %r50, %r49, %r64, %r72;
ld.local.u64 %rd33, [%rd3];
cvta.to.global.u64 %rd34, %rd33;
mul.wide.u32 %rd35, %r50, 8;
add.s64 %rd36, %rd34, %rd35;
ld.global.f64 %fd6, [%rd36];
setp.gt.f64	%p10, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p11, %fd6, %fd7;
or.pred %p12, %p10, %p11;
mov.f64 %fd8, 0d0000000000000000;
@!%p12 bra BB115_13;
bra.uni BB115_12;

BB115_12:
mul.lo.s32 %r51, %r8, %r28;
mul.wide.u32 %rd37, %r51, 8;
add.s64 %rd38, %rd8, %rd37;
ld.global.f64 %fd8, [%rd38];

BB115_13:
st.global.f64 [%rd13], %fd8;
mov.u32 %r53, %nctaid.x;
mad.lo.s32 %r68, %r53, %r32, %r8;
setp.lt.u32	%p13, %r68, %r29;
@%p13 bra BB115_6;

BB115_14:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[40],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot116[432];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<14>;
.reg .b32 %r<100>;
.reg .f64 %fd<9>;
.reg .b64 %rd<43>;


mov.u64 %rd42, __local_depot116;
cvta.local.u64 %SP, %rd42;
ld.param.v2.u32 {%r44, %r45}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+32];
ld.param.v2.u32 {%r46, %r47}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+24];
ld.param.v2.u32 {%r48, %r49}, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+16];
ld.param.u64 %rd20, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd4, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELi2EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
add.u64 %rd21, %SP, 216;
cvta.to.local.u64 %rd2, %rd21;
add.u64 %rd22, %SP, 0;
cvta.to.local.u64 %rd3, %rd22;
mov.u32 %r78, 0;
mov.pred %p1, 0;
@%p1 bra BB116_2;

BB116_1:
mul.wide.s32 %rd23, %r78, 8;
add.s64 %rd24, %rd4, %rd23;
ld.param.u64 %rd25, [%rd24];
add.s64 %rd26, %rd2, %rd23;
st.local.u64 [%rd26], %rd25;
add.s32 %r78, %r78, 1;
setp.lt.u32	%p2, %r78, 27;
@%p2 bra BB116_1;

BB116_2:
mov.u32 %r79, 0;
@%p1 bra BB116_4;

BB116_3:
mul.wide.s32 %rd27, %r79, 8;
add.s64 %rd28, %rd1, %rd27;
ld.param.u64 %rd29, [%rd28];
add.s64 %rd30, %rd3, %rd27;
st.local.u64 [%rd30], %rd29;
add.s32 %r79, %r79, 1;
setp.lt.u32	%p4, %r79, 27;
@%p4 bra BB116_3;

BB116_4:
mov.u32 %r53, %ntid.x;
mov.u32 %r54, %ctaid.x;
mov.u32 %r55, %tid.x;
mad.lo.s32 %r92, %r53, %r54, %r55;
setp.ge.u32	%p5, %r92, %r42;
@%p5 bra BB116_13;

ld.local.u32 %r56, [%rd2+208];
add.s32 %r11, %r56, -1;
ld.local.u32 %r12, [%rd2+108];
ld.local.u64 %rd31, [%rd2];
cvta.to.global.u64 %rd8, %rd31;
ld.local.u32 %r57, [%rd3+208];
add.s32 %r13, %r57, -1;
ld.local.u32 %r14, [%rd3+108];
ld.local.u64 %rd32, [%rd3];
cvta.to.global.u64 %rd9, %rd32;
cvta.to.global.u64 %rd10, %rd20;
mul.wide.s32 %rd33, %r56, 4;
add.s64 %rd11, %rd2, %rd33;
mul.wide.s32 %rd34, %r57, 4;
add.s64 %rd12, %rd3, %rd34;

BB116_6:
mov.u32 %r82, %r92;
mov.u32 %r15, %r82;
mov.u64 %rd40, %rd11;
mov.u32 %r59, 0;
mov.u32 %r99, %r59;
setp.lt.s32	%p6, %r11, 1;
mov.u32 %r80, %r11;
mov.u32 %r90, %r15;
mov.u32 %r91, %r15;
mov.u32 %r98, %r59;
@%p6 bra BB116_8;

BB116_7:
mov.u32 %r17, %r91;
mov.u32 %r16, %r80;
ld.local.u32 %r60, [%rd40+4];
rem.u32 %r61, %r17, %r60;
ld.local.u32 %r62, [%rd40+104];
mad.lo.s32 %r99, %r62, %r61, %r99;
div.u32 %r20, %r17, %r60;
add.s64 %rd40, %rd40, -4;
add.s32 %r21, %r16, -1;
setp.gt.s32	%p7, %r21, 0;
mov.u32 %r80, %r21;
mov.u32 %r90, %r20;
mov.u32 %r91, %r20;
mov.u32 %r93, %r99;
mov.u32 %r98, %r93;
@%p7 bra BB116_7;

BB116_8:
mov.u32 %r23, %r98;
mov.u64 %rd41, %rd12;
mad.lo.s32 %r24, %r12, %r90, %r23;
mov.u32 %r97, %r59;
setp.lt.s32	%p8, %r13, 1;
mov.u32 %r81, %r13;
mov.u32 %r89, %r15;
mov.u32 %r88, %r15;
mov.u32 %r96, %r59;
@%p8 bra BB116_10;

BB116_9:
mov.u32 %r25, %r81;
ld.local.u32 %r65, [%rd41+4];
rem.u32 %r66, %r89, %r65;
ld.local.u32 %r67, [%rd41+104];
mad.lo.s32 %r97, %r67, %r66, %r97;
div.u32 %r89, %r89, %r65;
add.s64 %rd41, %rd41, -4;
add.s32 %r30, %r25, -1;
setp.gt.s32	%p9, %r30, 0;
mov.u32 %r81, %r30;
mov.u32 %r88, %r89;
mov.u32 %r96, %r97;
@%p9 bra BB116_9;

BB116_10:
mad.lo.s32 %r68, %r14, %r88, %r96;
mul.wide.u32 %rd35, %r68, 8;
add.s64 %rd36, %rd9, %rd35;
mul.hi.u32 %r69, %r15, %r46;
add.s32 %r70, %r69, %r15;
shr.u32 %r71, %r70, %r47;
mul.lo.s32 %r72, %r71, %r49;
sub.s32 %r73, %r15, %r72;
mul.lo.s32 %r74, %r73, %r45;
mad.lo.s32 %r75, %r44, %r71, %r74;
mul.wide.u32 %rd37, %r75, 8;
add.s64 %rd19, %rd10, %rd37;
ld.global.f64 %fd6, [%rd36];
setp.gt.f64	%p10, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p11, %fd6, %fd7;
or.pred %p12, %p10, %p11;
mov.f64 %fd8, 0d0000000000000000;
@!%p12 bra BB116_12;
bra.uni BB116_11;

BB116_11:
ld.global.f64 %fd8, [%rd19];

BB116_12:
mul.wide.u32 %rd38, %r24, 8;
add.s64 %rd39, %rd8, %rd38;
st.global.f64 [%rd39], %fd8;
mov.u32 %r77, %nctaid.x;
mad.lo.s32 %r92, %r77, %r53, %r15;
setp.lt.u32	%p13, %r92, %r42;
@%p13 bra BB116_6;

BB116_13:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[216],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[216],
.param .u32 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot117[648];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<18>;
.reg .b32 %r<103>;
.reg .f64 %fd<9>;
.reg .b64 %rd<58>;


mov.u64 %rd57, __local_depot117;
cvta.local.u64 %SP, %rd57;
ld.param.u32 %r42, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddjLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd29, %SP, 216;
cvta.to.local.u64 %rd3, %rd29;
add.u64 %rd30, %SP, 432;
cvta.to.local.u64 %rd4, %rd30;
add.u64 %rd31, %SP, 0;
cvta.to.local.u64 %rd5, %rd31;
mov.u32 %r70, 0;
mov.pred %p1, 0;
@%p1 bra BB117_2;

BB117_1:
mul.wide.s32 %rd32, %r70, 8;
add.s64 %rd33, %rd6, %rd32;
ld.param.u64 %rd34, [%rd33];
add.s64 %rd35, %rd3, %rd32;
st.local.u64 [%rd35], %rd34;
add.s32 %r70, %r70, 1;
setp.lt.u32	%p2, %r70, 27;
@%p2 bra BB117_1;

BB117_2:
mov.u32 %r71, 0;
@%p1 bra BB117_4;

BB117_3:
mul.wide.s32 %rd36, %r71, 8;
add.s64 %rd37, %rd1, %rd36;
ld.param.u64 %rd38, [%rd37];
add.s64 %rd39, %rd4, %rd36;
st.local.u64 [%rd39], %rd38;
add.s32 %r71, %r71, 1;
setp.lt.u32	%p4, %r71, 27;
@%p4 bra BB117_3;

BB117_4:
mov.u32 %r72, 0;
@%p1 bra BB117_6;

BB117_5:
mul.wide.s32 %rd40, %r72, 8;
add.s64 %rd41, %rd2, %rd40;
ld.param.u64 %rd42, [%rd41];
add.s64 %rd43, %rd5, %rd40;
st.local.u64 [%rd43], %rd42;
add.s32 %r72, %r72, 1;
setp.lt.u32	%p6, %r72, 27;
@%p6 bra BB117_5;

BB117_6:
mov.u32 %r46, %ntid.x;
mov.u32 %r47, %ctaid.x;
mov.u32 %r48, %tid.x;
mad.lo.s32 %r91, %r46, %r47, %r48;
setp.ge.u32	%p7, %r91, %r42;
@%p7 bra BB117_17;

ld.local.u32 %r49, [%rd3+208];
add.s32 %r8, %r49, -1;
ld.local.u32 %r9, [%rd3+108];
ld.local.u64 %rd44, [%rd3];
cvta.to.global.u64 %rd12, %rd44;
ld.local.u32 %r50, [%rd4+208];
add.s32 %r10, %r50, -1;
ld.local.u32 %r11, [%rd4+108];
ld.local.u64 %rd45, [%rd4];
cvta.to.global.u64 %rd13, %rd45;
ld.local.u32 %r51, [%rd5+208];
add.s32 %r12, %r51, -1;
ld.local.u32 %r13, [%rd5+108];
ld.local.u64 %rd46, [%rd5];
cvta.to.global.u64 %rd14, %rd46;
mul.wide.s32 %rd47, %r49, 4;
add.s64 %rd15, %rd3, %rd47;
mul.wide.s32 %rd48, %r50, 4;
add.s64 %rd16, %rd4, %rd48;
mul.wide.s32 %rd49, %r51, 4;
add.s64 %rd17, %rd5, %rd49;

BB117_8:
mov.u32 %r76, %r91;
mov.u32 %r14, %r76;
mov.u64 %rd54, %rd15;
mov.u32 %r53, 0;
mov.u32 %r102, %r53;
setp.lt.s32	%p8, %r8, 1;
mov.u32 %r73, %r8;
mov.u32 %r89, %r14;
mov.u32 %r90, %r14;
mov.u32 %r101, %r53;
@%p8 bra BB117_10;

BB117_9:
mov.u32 %r16, %r90;
mov.u32 %r15, %r73;
ld.local.u32 %r54, [%rd54+4];
rem.u32 %r55, %r16, %r54;
ld.local.u32 %r56, [%rd54+104];
mad.lo.s32 %r102, %r56, %r55, %r102;
div.u32 %r19, %r16, %r54;
add.s64 %rd54, %rd54, -4;
add.s32 %r20, %r15, -1;
setp.gt.s32	%p9, %r20, 0;
mov.u32 %r73, %r20;
mov.u32 %r89, %r19;
mov.u32 %r90, %r19;
mov.u32 %r92, %r102;
mov.u32 %r101, %r92;
@%p9 bra BB117_9;

BB117_10:
mov.u32 %r22, %r101;
mov.u64 %rd55, %rd16;
mad.lo.s32 %r23, %r9, %r89, %r22;
mov.u32 %r100, %r53;
setp.lt.s32	%p10, %r10, 1;
mov.u32 %r74, %r10;
mov.u32 %r88, %r14;
mov.u32 %r87, %r14;
mov.u32 %r99, %r53;
@%p10 bra BB117_12;

BB117_11:
mov.u32 %r24, %r74;
ld.local.u32 %r59, [%rd55+4];
rem.u32 %r60, %r88, %r59;
ld.local.u32 %r61, [%rd55+104];
mad.lo.s32 %r100, %r61, %r60, %r100;
div.u32 %r88, %r88, %r59;
add.s64 %rd55, %rd55, -4;
add.s32 %r29, %r24, -1;
setp.gt.s32	%p11, %r29, 0;
mov.u32 %r74, %r29;
mov.u32 %r87, %r88;
mov.u32 %r99, %r100;
@%p11 bra BB117_11;

BB117_12:
mul.wide.u32 %rd50, %r23, 8;
add.s64 %rd24, %rd12, %rd50;
mov.u64 %rd56, %rd17;
mad.lo.s32 %r32, %r11, %r87, %r99;
mov.u32 %r98, %r53;
setp.lt.s32	%p12, %r12, 1;
mov.u32 %r75, %r12;
mov.u32 %r86, %r14;
mov.u32 %r85, %r14;
mov.u32 %r97, %r53;
@%p12 bra BB117_14;

BB117_13:
mov.u32 %r33, %r75;
ld.local.u32 %r64, [%rd56+4];
rem.u32 %r65, %r86, %r64;
ld.local.u32 %r66, [%rd56+104];
mad.lo.s32 %r98, %r66, %r65, %r98;
div.u32 %r86, %r86, %r64;
add.s64 %rd56, %rd56, -4;
add.s32 %r38, %r33, -1;
setp.gt.s32	%p13, %r38, 0;
mov.u32 %r75, %r38;
mov.u32 %r85, %r86;
mov.u32 %r97, %r98;
@%p13 bra BB117_13;

BB117_14:
mul.wide.u32 %rd51, %r32, 8;
add.s64 %rd52, %rd13, %rd51;
mad.lo.s32 %r67, %r13, %r85, %r97;
mul.wide.u32 %rd53, %r67, 8;
add.s64 %rd28, %rd14, %rd53;
ld.global.f64 %fd6, [%rd52];
setp.gt.f64	%p14, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p15, %fd6, %fd7;
or.pred %p16, %p14, %p15;
mov.f64 %fd8, 0d0000000000000000;
@!%p16 bra BB117_16;
bra.uni BB117_15;

BB117_15:
ld.global.f64 %fd8, [%rd28];

BB117_16:
st.global.f64 [%rd24], %fd8;
mov.u32 %r69, %nctaid.x;
mad.lo.s32 %r91, %r69, %r46, %r14;
setp.lt.u32	%p17, %r91, %r42;
@%p17 bra BB117_8;

BB117_17:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[16],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[16],
.param .u64 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.reg .pred %p<6>;
.reg .b32 %r<5>;
.reg .f64 %fd<9>;
.reg .b64 %rd<32>;


ld.param.u64 %rd13, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0+8];
ld.param.u64 %rd12, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0];
ld.param.u64 %rd15, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1+8];
ld.param.u64 %rd14, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1];
ld.param.u64 %rd17, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2+8];
ld.param.u64 %rd16, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2];
ld.param.u64 %rd18, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLi1ELi1ELi1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u32 %r1, %ctaid.x;
mov.u32 %r2, %ntid.x;
cvt.u64.u32	%rd1, %r2;
mul.wide.u32 %rd19, %r2, %r1;
mov.u32 %r3, %tid.x;
cvt.u64.u32	%rd20, %r3;
add.s64 %rd31, %rd19, %rd20;
setp.ge.u64	%p1, %rd31, %rd18;
@%p1 bra BB118_5;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd5, %rd14;
cvta.to.global.u64 %rd7, %rd16;
mov.u32 %r4, %nctaid.x;
cvt.u64.u32	%rd21, %r4;
mul.lo.s64 %rd9, %rd21, %rd1;

BB118_2:
mul.lo.s64 %rd22, %rd31, %rd15;
shl.b64 %rd23, %rd22, 3;
add.s64 %rd24, %rd5, %rd23;
ld.global.f64 %fd6, [%rd24];
setp.gt.f64	%p2, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p3, %fd6, %fd7;
or.pred %p4, %p2, %p3;
mov.f64 %fd8, 0d0000000000000000;
@!%p4 bra BB118_4;
bra.uni BB118_3;

BB118_3:
mul.lo.s64 %rd25, %rd31, %rd17;
shl.b64 %rd26, %rd25, 3;
add.s64 %rd27, %rd7, %rd26;
ld.global.f64 %fd8, [%rd27];

BB118_4:
mul.lo.s64 %rd28, %rd31, %rd13;
shl.b64 %rd29, %rd28, 3;
add.s64 %rd30, %rd3, %rd29;
st.global.f64 [%rd30], %fd8;
add.s64 %rd31, %rd9, %rd31;
setp.lt.u64	%p5, %rd31, %rd18;
@%p5 bra BB118_2;

BB118_5:
ret;
}


.visible .entry _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T_(
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1[416],
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2[416],
.param .u64 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3,
.param .align 8 .b8 _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4[8]
)
{
.local .align 8 .b8 __local_depot119[1248];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<21>;
.reg .b32 %r<45>;
.reg .f64 %fd<9>;
.reg .b64 %rd<164>;


mov.u64 %rd163, __local_depot119;
cvta.local.u64 %SP, %rd163;
ld.param.u64 %rd73, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_3];
ld.param.f64 %fd4, [_Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_4];
mov.u64 %rd6, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_0;
mov.u64 %rd1, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_1;
mov.u64 %rd2, _Z21kernelPointwiseApply3I25SoftShrinkUpdateGradInputIdEdddmLin1ELin1ELin1EEv10OffsetInfoIT0_T3_XT4_EES2_IT1_S4_XT5_EES2_IT2_S4_XT6_EES4_T__param_2;
add.u64 %rd74, %SP, 416;
cvta.to.local.u64 %rd3, %rd74;
add.u64 %rd75, %SP, 832;
cvta.to.local.u64 %rd4, %rd75;
add.u64 %rd76, %SP, 0;
cvta.to.local.u64 %rd5, %rd76;
mov.u32 %r39, 0;
mov.pred %p1, 0;
@%p1 bra BB119_2;

BB119_1:
mul.wide.s32 %rd77, %r39, 8;
add.s64 %rd78, %rd6, %rd77;
ld.param.u64 %rd79, [%rd78];
add.s64 %rd80, %rd3, %rd77;
st.local.u64 [%rd80], %rd79;
add.s32 %r39, %r39, 1;
setp.lt.u32	%p2, %r39, 52;
@%p2 bra BB119_1;

BB119_2:
mov.u32 %r40, 0;
@%p1 bra BB119_4;

BB119_3:
mul.wide.s32 %rd81, %r40, 8;
add.s64 %rd82, %rd1, %rd81;
ld.param.u64 %rd83, [%rd82];
add.s64 %rd84, %rd4, %rd81;
st.local.u64 [%rd84], %rd83;
add.s32 %r40, %r40, 1;
setp.lt.u32	%p4, %r40, 52;
@%p4 bra BB119_3;

BB119_4:
mov.u32 %r41, 0;
@%p1 bra BB119_6;

BB119_5:
mul.wide.s32 %rd85, %r41, 8;
add.s64 %rd86, %rd2, %rd85;
ld.param.u64 %rd87, [%rd86];
add.s64 %rd88, %rd5, %rd85;
st.local.u64 [%rd88], %rd87;
add.s32 %r41, %r41, 1;
setp.lt.u32	%p6, %r41, 52;
@%p6 bra BB119_5;

BB119_6:
mov.u32 %r19, %ctaid.x;
mov.u32 %r20, %ntid.x;
mul.wide.u32 %rd89, %r20, %r19;
mov.u32 %r21, %tid.x;
cvt.u64.u32	%rd90, %r21;
add.s64 %rd151, %rd89, %rd90;
setp.ge.u64	%p7, %rd151, %rd73;
@%p7 bra BB119_26;

ld.local.u32 %r22, [%rd3+408];
add.s32 %r7, %r22, -1;
ld.local.u64 %rd13, [%rd3+208];
ld.local.u64 %rd91, [%rd3];
cvta.to.global.u64 %rd14, %rd91;
ld.local.u32 %r23, [%rd4+408];
add.s32 %r8, %r23, -1;
ld.local.u64 %rd15, [%rd4+208];
ld.local.u64 %rd92, [%rd4];
cvta.to.global.u64 %rd16, %rd92;
ld.local.u32 %r24, [%rd5+408];
add.s32 %r9, %r24, -1;
ld.local.u64 %rd17, [%rd5+208];
ld.local.u64 %rd93, [%rd5];
cvta.to.global.u64 %rd18, %rd93;
mul.wide.s32 %rd94, %r22, 8;
add.s64 %rd19, %rd3, %rd94;
mul.wide.s32 %rd95, %r23, 8;
add.s64 %rd20, %rd4, %rd95;
mul.wide.s32 %rd96, %r24, 8;
add.s64 %rd21, %rd5, %rd96;

BB119_8:
mov.u64 %rd130, %rd151;
mov.u64 %rd22, %rd130;
mov.u64 %rd124, %rd19;
mov.u64 %rd98, 0;
mov.u64 %rd162, %rd98;
setp.lt.s32	%p8, %r7, 1;
mov.u32 %r42, %r7;
mov.u64 %rd148, %rd22;
mov.u64 %rd149, %rd22;
mov.u64 %rd161, %rd98;
@%p8 bra BB119_13;

BB119_9:
mov.u64 %rd25, %rd149;
mov.u32 %r10, %r42;
ld.local.u64 %rd27, [%rd124];
or.b64 %rd99, %rd25, %rd27;
and.b64 %rd100, %rd99, -4294967296;
setp.eq.s64	%p9, %rd100, 0;
@%p9 bra BB119_11;
bra.uni BB119_10;

BB119_11:
cvt.u32.u64	%r25, %rd27;
cvt.u32.u64	%r26, %rd25;
div.u32 %r27, %r26, %r25;
rem.u32 %r28, %r26, %r25;
cvt.u64.u32	%rd150, %r27;
cvt.u64.u32	%rd125, %r28;
bra.uni BB119_12;

BB119_10:
div.u64 %rd150, %rd25, %rd27;
rem.u64 %rd125, %rd25, %rd27;

BB119_12:
mov.u64 %rd32, %rd150;
ld.local.u64 %rd101, [%rd124+200];
mul.lo.s64 %rd102, %rd101, %rd125;
add.s64 %rd162, %rd102, %rd162;
add.s64 %rd124, %rd124, -8;
add.s32 %r11, %r10, -1;
setp.gt.s32	%p10, %r11, 0;
mov.u32 %r42, %r11;
mov.u64 %rd148, %rd32;
mov.u64 %rd149, %rd32;
mov.u64 %rd152, %rd162;
mov.u64 %rd161, %rd152;
@%p10 bra BB119_9;

BB119_13:
mov.u64 %rd37, %rd161;
mov.u64 %rd126, %rd20;
mul.lo.s64 %rd105, %rd13, %rd148;
add.s64 %rd39, %rd105, %rd37;
mov.u64 %rd160, %rd98;
setp.lt.s32	%p11, %r8, 1;
mov.u32 %r43, %r8;
mov.u64 %rd146, %rd22;
mov.u64 %rd145, %rd22;
mov.u64 %rd159, %rd98;
@%p11 bra BB119_18;

BB119_14:
mov.u32 %r12, %r43;
ld.local.u64 %rd43, [%rd126];
or.b64 %rd106, %rd146, %rd43;
and.b64 %rd107, %rd106, -4294967296;
setp.eq.s64	%p12, %rd107, 0;
@%p12 bra BB119_16;
bra.uni BB119_15;

BB119_16:
cvt.u32.u64	%r29, %rd43;
cvt.u32.u64	%r30, %rd146;
div.u32 %r31, %r30, %r29;
rem.u32 %r32, %r30, %r29;
cvt.u64.u32	%rd147, %r31;
cvt.u64.u32	%rd127, %r32;
bra.uni BB119_17;

BB119_15:
div.u64 %rd147, %rd146, %rd43;
rem.u64 %rd127, %rd146, %rd43;

BB119_17:
mov.u64 %rd146, %rd147;
ld.local.u64 %rd108, [%rd126+200];
mul.lo.s64 %rd109, %rd108, %rd127;
add.s64 %rd160, %rd109, %rd160;
add.s64 %rd126, %rd126, -8;
add.s32 %r13, %r12, -1;
setp.gt.s32	%p13, %r13, 0;
mov.u32 %r43, %r13;
mov.u64 %rd145, %rd146;
mov.u64 %rd159, %rd160;
@%p13 bra BB119_14;

BB119_18:
shl.b64 %rd112, %rd39, 3;
add.s64 %rd54, %rd14, %rd112;
mov.u64 %rd128, %rd21;
mul.lo.s64 %rd113, %rd15, %rd145;
add.s64 %rd56, %rd113, %rd159;
mov.u64 %rd158, %rd98;
setp.lt.s32	%p14, %r9, 1;
mov.u32 %r44, %r9;
mov.u64 %rd143, %rd22;
mov.u64 %rd142, %rd22;
mov.u64 %rd157, %rd98;
@%p14 bra BB119_23;

BB119_19:
mov.u32 %r14, %r44;
ld.local.u64 %rd60, [%rd128];
or.b64 %rd114, %rd143, %rd60;
and.b64 %rd115, %rd114, -4294967296;
setp.eq.s64	%p15, %rd115, 0;
@%p15 bra BB119_21;
bra.uni BB119_20;

BB119_21:
cvt.u32.u64	%r33, %rd60;
cvt.u32.u64	%r34, %rd143;
div.u32 %r35, %r34, %r33;
rem.u32 %r36, %r34, %r33;
cvt.u64.u32	%rd144, %r35;
cvt.u64.u32	%rd129, %r36;
bra.uni BB119_22;

BB119_20:
div.u64 %rd144, %rd143, %rd60;
rem.u64 %rd129, %rd143, %rd60;

BB119_22:
mov.u64 %rd143, %rd144;
ld.local.u64 %rd116, [%rd128+200];
mul.lo.s64 %rd117, %rd116, %rd129;
add.s64 %rd158, %rd117, %rd158;
add.s64 %rd128, %rd128, -8;
add.s32 %r15, %r14, -1;
setp.gt.s32	%p16, %r15, 0;
mov.u32 %r44, %r15;
mov.u64 %rd142, %rd143;
mov.u64 %rd157, %rd158;
@%p16 bra BB119_19;

BB119_23:
shl.b64 %rd118, %rd56, 3;
add.s64 %rd119, %rd16, %rd118;
mul.lo.s64 %rd120, %rd17, %rd142;
add.s64 %rd121, %rd120, %rd157;
shl.b64 %rd122, %rd121, 3;
add.s64 %rd71, %rd18, %rd122;
ld.global.f64 %fd6, [%rd119];
setp.gt.f64	%p17, %fd6, %fd4;
neg.f64 %fd7, %fd4;
setp.lt.f64	%p18, %fd6, %fd7;
or.pred %p19, %p17, %p18;
mov.f64 %fd8, 0d0000000000000000;
@!%p19 bra BB119_25;
bra.uni BB119_24;

BB119_24:
ld.global.f64 %fd8, [%rd71];

BB119_25:
st.global.f64 [%rd54], %fd8;
mov.u32 %r37, %nctaid.x;
mul.wide.u32 %rd123, %r37, %r20;
add.s64 %rd151, %rd123, %rd22;
setp.lt.u64	%p20, %rd151, %rd73;
@%p20 bra BB119_8;

BB119_26:
ret;
}


