// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module poly_S3_inv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_coeffs_address0,
        r_coeffs_ce0,
        r_coeffs_we0,
        r_coeffs_d0,
        r_coeffs_q0,
        r_coeffs_address1,
        r_coeffs_ce1,
        r_coeffs_we1,
        r_coeffs_d1,
        r_coeffs_q1,
        a_coeffs_address0,
        a_coeffs_ce0,
        a_coeffs_q0
);

parameter    ap_ST_fsm_state1 = 61'd1;
parameter    ap_ST_fsm_state2 = 61'd2;
parameter    ap_ST_fsm_state3 = 61'd4;
parameter    ap_ST_fsm_state4 = 61'd8;
parameter    ap_ST_fsm_state5 = 61'd16;
parameter    ap_ST_fsm_state6 = 61'd32;
parameter    ap_ST_fsm_state7 = 61'd64;
parameter    ap_ST_fsm_state8 = 61'd128;
parameter    ap_ST_fsm_state9 = 61'd256;
parameter    ap_ST_fsm_state10 = 61'd512;
parameter    ap_ST_fsm_state11 = 61'd1024;
parameter    ap_ST_fsm_state12 = 61'd2048;
parameter    ap_ST_fsm_state13 = 61'd4096;
parameter    ap_ST_fsm_state14 = 61'd8192;
parameter    ap_ST_fsm_state15 = 61'd16384;
parameter    ap_ST_fsm_state16 = 61'd32768;
parameter    ap_ST_fsm_state17 = 61'd65536;
parameter    ap_ST_fsm_state18 = 61'd131072;
parameter    ap_ST_fsm_state19 = 61'd262144;
parameter    ap_ST_fsm_state20 = 61'd524288;
parameter    ap_ST_fsm_state21 = 61'd1048576;
parameter    ap_ST_fsm_state22 = 61'd2097152;
parameter    ap_ST_fsm_state23 = 61'd4194304;
parameter    ap_ST_fsm_state24 = 61'd8388608;
parameter    ap_ST_fsm_state25 = 61'd16777216;
parameter    ap_ST_fsm_state26 = 61'd33554432;
parameter    ap_ST_fsm_state27 = 61'd67108864;
parameter    ap_ST_fsm_state28 = 61'd134217728;
parameter    ap_ST_fsm_state29 = 61'd268435456;
parameter    ap_ST_fsm_state30 = 61'd536870912;
parameter    ap_ST_fsm_state31 = 61'd1073741824;
parameter    ap_ST_fsm_state32 = 61'd2147483648;
parameter    ap_ST_fsm_state33 = 61'd4294967296;
parameter    ap_ST_fsm_state34 = 61'd8589934592;
parameter    ap_ST_fsm_state35 = 61'd17179869184;
parameter    ap_ST_fsm_state36 = 61'd34359738368;
parameter    ap_ST_fsm_state37 = 61'd68719476736;
parameter    ap_ST_fsm_state38 = 61'd137438953472;
parameter    ap_ST_fsm_state39 = 61'd274877906944;
parameter    ap_ST_fsm_state40 = 61'd549755813888;
parameter    ap_ST_fsm_state41 = 61'd1099511627776;
parameter    ap_ST_fsm_state42 = 61'd2199023255552;
parameter    ap_ST_fsm_state43 = 61'd4398046511104;
parameter    ap_ST_fsm_state44 = 61'd8796093022208;
parameter    ap_ST_fsm_state45 = 61'd17592186044416;
parameter    ap_ST_fsm_state46 = 61'd35184372088832;
parameter    ap_ST_fsm_state47 = 61'd70368744177664;
parameter    ap_ST_fsm_state48 = 61'd140737488355328;
parameter    ap_ST_fsm_state49 = 61'd281474976710656;
parameter    ap_ST_fsm_state50 = 61'd562949953421312;
parameter    ap_ST_fsm_state51 = 61'd1125899906842624;
parameter    ap_ST_fsm_state52 = 61'd2251799813685248;
parameter    ap_ST_fsm_state53 = 61'd4503599627370496;
parameter    ap_ST_fsm_state54 = 61'd9007199254740992;
parameter    ap_ST_fsm_state55 = 61'd18014398509481984;
parameter    ap_ST_fsm_state56 = 61'd36028797018963968;
parameter    ap_ST_fsm_state57 = 61'd72057594037927936;
parameter    ap_ST_fsm_state58 = 61'd144115188075855872;
parameter    ap_ST_fsm_state59 = 61'd288230376151711744;
parameter    ap_ST_fsm_state60 = 61'd576460752303423488;
parameter    ap_ST_fsm_state61 = 61'd1152921504606846976;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] r_coeffs_address0;
output   r_coeffs_ce0;
output  [1:0] r_coeffs_we0;
output  [15:0] r_coeffs_d0;
input  [15:0] r_coeffs_q0;
output  [9:0] r_coeffs_address1;
output   r_coeffs_ce1;
output  [1:0] r_coeffs_we1;
output  [15:0] r_coeffs_d1;
input  [15:0] r_coeffs_q1;
output  [9:0] a_coeffs_address0;
output   a_coeffs_ce0;
input  [15:0] a_coeffs_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] r_coeffs_address0;
reg r_coeffs_ce0;
reg[1:0] r_coeffs_we0;
reg[15:0] r_coeffs_d0;
reg[9:0] r_coeffs_address1;
reg r_coeffs_ce1;
reg[1:0] r_coeffs_we1;
reg a_coeffs_ce0;

(* fsm_encoding = "none" *) reg   [60:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [15:0] g_coeffs_q0;
reg  signed [15:0] reg_630;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state17;
wire   [15:0] f_coeffs_q0;
reg  signed [15:0] reg_634;
wire    ap_CS_fsm_state32;
wire   [15:0] grp_mod3_fu_621_ap_return;
reg   [15:0] reg_638;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state60;
wire   [9:0] i_10_fu_657_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond10_fu_646_p2;
wire   [9:0] i_11_fu_669_p2;
wire    ap_CS_fsm_state3;
wire   [9:0] i_12_fu_686_p2;
reg   [9:0] i_12_reg_1766;
wire    ap_CS_fsm_state4;
wire   [63:0] tmp_171_fu_692_p1;
reg   [63:0] tmp_171_reg_1771;
wire   [0:0] exitcond8_fu_680_p2;
wire   [9:0] i_13_fu_703_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond7_fu_697_p2;
wire   [10:0] j_5_fu_720_p2;
reg   [10:0] j_5_reg_1812;
wire    ap_CS_fsm_state7;
wire  signed [15:0] tmp_174_fu_1723_p2;
reg  signed [15:0] tmp_174_reg_1817;
wire    ap_CS_fsm_state9;
wire   [0:0] tmp_208_fu_732_p1;
reg   [0:0] tmp_208_reg_1822;
reg   [0:0] tmp_209_reg_1827;
wire   [0:0] tmp_61_cast_fu_744_p2;
reg   [0:0] tmp_61_cast_reg_1832;
wire    ap_CS_fsm_state11;
wire   [0:0] tmp_210_fu_762_p3;
reg   [0:0] tmp_210_reg_1837;
wire   [15:0] tmp_64_fu_770_p1;
reg   [15:0] tmp_64_reg_1842;
wire   [10:0] tmp_64_cast_fu_774_p1;
reg   [10:0] tmp_64_cast_reg_1847;
wire   [15:0] tmp_i3_cast_fu_790_p3;
reg   [15:0] tmp_i3_cast_reg_1852;
wire   [9:0] i_9_fu_804_p2;
reg   [9:0] i_9_reg_1861;
wire    ap_CS_fsm_state12;
reg   [9:0] temp_r_coeffs_addr_3_reg_1866;
wire   [0:0] exitcond_i5_fu_798_p2;
reg   [9:0] g_coeffs_addr_2_reg_1871;
wire   [9:0] i_15_fu_847_p2;
reg   [9:0] i_15_reg_1879;
wire    ap_CS_fsm_state14;
reg   [9:0] b_coeffs_addr_3_reg_1884;
wire   [0:0] exitcond_i9_fu_841_p2;
reg   [9:0] c_coeffs_addr_2_reg_1889;
wire   [15:0] degf_1_fu_889_p2;
reg   [15:0] degf_1_reg_1894;
wire   [15:0] degg_1_fu_895_p2;
reg   [15:0] degg_1_reg_1899;
wire  signed [15:0] tmp_185_fu_909_p2;
reg  signed [15:0] tmp_185_reg_1904;
wire   [9:0] i_17_fu_946_p2;
reg   [9:0] i_17_reg_1913;
wire    ap_CS_fsm_state16;
reg   [9:0] temp_r_coeffs_addr_5_reg_1918;
wire   [0:0] exitcond5_fu_940_p2;
wire  signed [15:0] grp_fu_1729_p3;
reg  signed [15:0] tmp_196_reg_1928;
wire    ap_CS_fsm_state18;
wire   [9:0] i_19_fu_964_p2;
reg   [9:0] i_19_reg_1936;
wire    ap_CS_fsm_state21;
reg   [9:0] b_coeffs_addr_4_reg_1941;
wire   [0:0] exitcond4_fu_958_p2;
wire   [0:0] tmp_i_fu_976_p2;
reg   [0:0] tmp_i_reg_1951;
wire   [15:0] c_coeffs_q0;
reg  signed [15:0] c_coeffs_load_2_reg_1956;
wire    ap_CS_fsm_state22;
wire  signed [15:0] grp_fu_1736_p3;
reg  signed [15:0] tmp_200_reg_1961;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state26;
wire   [0:0] exitcond_i_fu_982_p2;
reg   [0:0] done_reg_477;
reg   [9:0] temp_r_coeffs_addr_7_reg_1974;
wire   [9:0] i_21_fu_1004_p2;
reg   [9:0] i_21_reg_1979;
wire   [15:0] tmp_i_50_fu_1019_p3;
reg   [15:0] tmp_i_50_reg_1984;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire   [0:0] exitcond_i6_fu_1033_p2;
reg   [9:0] c_coeffs_addr_5_reg_1997;
wire   [9:0] i_22_fu_1061_p2;
reg   [9:0] i_22_reg_2002;
wire   [15:0] degf_2_fu_1067_p2;
reg   [15:0] degf_2_reg_2007;
wire   [10:0] k_3_fu_1071_p2;
reg   [10:0] k_3_reg_2012;
reg   [0:0] tmp_269_reg_2017;
wire  signed [15:0] k_2_cast_fu_1137_p1;
reg  signed [15:0] k_2_cast_reg_2022;
wire   [9:0] i_14_fu_1147_p2;
reg   [9:0] i_14_reg_2030;
wire    ap_CS_fsm_state33;
wire   [63:0] tmp_177_fu_1153_p1;
reg   [63:0] tmp_177_reg_2035;
wire   [0:0] exitcond3_fu_1141_p2;
wire   [15:0] b_coeffs_q0;
reg  signed [15:0] b_coeffs_load_reg_2045;
wire    ap_CS_fsm_state34;
wire  signed [15:0] tmp_178_fu_1742_p2;
reg  signed [15:0] tmp_178_reg_2050;
wire    ap_CS_fsm_state35;
wire   [3:0] i_20_fu_1168_p2;
reg   [3:0] i_20_reg_2058;
wire    ap_CS_fsm_state38;
wire   [10:0] tmp_270_cast_fu_1180_p1;
reg   [10:0] tmp_270_cast_reg_2063;
wire   [0:0] exitcond2_fu_1162_p2;
wire   [9:0] j_6_fu_1194_p2;
reg   [9:0] j_6_reg_2076;
wire    ap_CS_fsm_state39;
wire   [0:0] exitcond1_fu_1188_p2;
wire   [7:0] b_assign_1_cast_fu_1215_p3;
reg   [7:0] b_assign_1_cast_reg_2086;
wire    ap_CS_fsm_state53;
wire   [10:0] i_18_fu_1239_p2;
reg   [10:0] i_18_reg_2099;
wire    ap_CS_fsm_state55;
wire   [0:0] tmp_213_fu_1245_p1;
reg   [0:0] tmp_213_reg_2104;
wire   [0:0] exitcond_i1_fu_1233_p2;
reg   [9:0] r_coeffs_addr_5_reg_2115;
wire   [15:0] k_5_fu_1347_p1;
wire   [3:0] start_pos_fu_1351_p3;
reg   [3:0] start_pos_reg_2125;
wire    ap_CS_fsm_state56;
wire   [3:0] end_pos_fu_1359_p2;
reg   [3:0] end_pos_reg_2131;
wire   [4:0] tmp_225_fu_1426_p2;
reg   [4:0] tmp_225_reg_2137;
wire   [15:0] tmp_228_fu_1436_p2;
reg   [15:0] tmp_228_reg_2142;
wire   [7:0] tmp_249_fu_1540_p1;
reg   [7:0] tmp_249_reg_2147;
wire   [9:0] i_16_fu_1700_p2;
reg   [9:0] i_16_reg_2156;
wire    ap_CS_fsm_state58;
reg   [9:0] r_coeffs_addr_3_reg_2161;
wire   [0:0] exitcond_fu_1694_p2;
wire   [15:0] tmp_187_fu_1717_p2;
reg   [15:0] tmp_187_reg_2167;
wire    ap_CS_fsm_state59;
reg   [9:0] b_coeffs_address0;
reg    b_coeffs_ce0;
reg    b_coeffs_we0;
reg   [15:0] b_coeffs_d0;
reg   [9:0] c_coeffs_address0;
reg    c_coeffs_ce0;
reg    c_coeffs_we0;
reg   [15:0] c_coeffs_d0;
reg   [9:0] f_coeffs_address0;
reg    f_coeffs_ce0;
reg    f_coeffs_we0;
reg   [15:0] f_coeffs_d0;
reg   [9:0] g_coeffs_address0;
reg    g_coeffs_ce0;
reg    g_coeffs_we0;
reg   [15:0] g_coeffs_d0;
wire    grp_mod3_fu_621_ap_ready;
reg   [15:0] grp_mod3_fu_621_a;
reg   [9:0] i_reg_386;
reg   [9:0] i_1_reg_397;
wire   [0:0] exitcond9_fu_663_p2;
reg   [9:0] i_2_reg_408;
wire    ap_CS_fsm_state5;
reg   [9:0] i_3_reg_419;
reg   [15:0] degg_reg_430;
wire    ap_CS_fsm_state31;
reg   [15:0] degf_reg_442;
reg   [10:0] k_reg_454;
reg   [10:0] j_reg_466;
reg   [9:0] i_i4_reg_489;
wire    ap_CS_fsm_state13;
reg   [9:0] i_i8_reg_500;
wire    ap_CS_fsm_state15;
reg   [9:0] i_4_reg_511;
wire    ap_CS_fsm_state20;
reg   [9:0] i_5_reg_522;
wire    ap_CS_fsm_state25;
reg   [9:0] i_i_reg_533;
wire    ap_CS_fsm_state27;
reg   [9:0] i_i5_reg_544;
wire    ap_CS_fsm_state30;
reg   [9:0] i_6_reg_555;
wire    ap_CS_fsm_state37;
reg   [15:0] k_1_reg_566;
reg   [3:0] i_7_reg_576;
reg   [9:0] j_1_reg_587;
wire    ap_CS_fsm_state54;
reg   [10:0] i_i1_reg_599;
wire    ap_CS_fsm_state57;
reg   [9:0] i_8_reg_610;
wire    ap_CS_fsm_state61;
wire   [15:0] tmp_207_fu_726_p2;
wire   [63:0] tmp_fu_652_p1;
wire   [63:0] tmp_s_fu_675_p1;
wire   [63:0] tmp_172_fu_709_p1;
wire   [63:0] tmp_361_i_fu_810_p1;
wire   [63:0] tmp_361_i1_fu_853_p1;
wire   [63:0] tmp_194_fu_952_p1;
wire   [63:0] tmp_198_fu_970_p1;
wire   [63:0] tmp_112_i_fu_988_p1;
wire   [63:0] tmp_114_i_fu_999_p1;
wire   [63:0] tmp_107_i_fu_1045_p1;
wire   [63:0] tmp_109_i_fu_1056_p1;
wire   [63:0] tmp_192_fu_1223_p1;
wire   [63:0] tmp_193_fu_1228_p1;
wire   [63:0] gepindex2_cast_fu_1297_p1;
wire   [63:0] gepindex2371_cast_fu_1332_p1;
wire   [63:0] tmp_186_fu_1706_p1;
wire   [15:0] tmp_363_i1_fu_926_p2;
wire   [15:0] tmp_364_i1_fu_933_p2;
wire   [15:0] tmp_110_i_fu_1090_p3;
wire   [15:0] tmp_105_i_fu_1099_p2;
wire   [0:0] exitcond6_fu_714_p2;
wire   [15:0] tmp_363_i_fu_827_p2;
wire   [15:0] tmp_115_i_fu_1010_p3;
wire   [15:0] tmp_111_i_fu_1026_p2;
wire   [15:0] tmp_364_i_fu_834_p2;
wire   [15:0] tmp_267_fu_1677_p2;
wire   [1:0] mask_fu_1687_p2;
reg   [3:0] grp_fu_626_p0;
reg   [3:0] grp_fu_626_p1;
wire   [16:0] tmp_250_cast_fu_748_p1;
wire   [16:0] tmp_251_cast_fu_752_p1;
wire   [16:0] tmp_176_fu_756_p2;
wire   [0:0] tmp21_fu_778_p2;
wire   [0:0] swap_fu_784_p2;
wire   [15:0] tmp_362_i_fu_816_p2;
wire   [15:0] t_fu_822_p2;
wire   [0:0] tmp22_fu_865_p2;
wire   [0:0] tmp_182_fu_870_p2;
wire   [15:0] tmp_181_fu_859_p2;
wire   [15:0] tmp_257_cast_fu_875_p3;
wire   [15:0] tmp_183_fu_883_p2;
wire   [15:0] tmp_184_fu_901_p3;
wire   [15:0] tmp_362_i1_fu_915_p2;
wire   [15:0] t_1_fu_921_p2;
wire   [9:0] tmp_113_i_fu_993_p2;
wire   [9:0] tmp_106_i_fu_1039_p2;
wire   [9:0] tmp_108_i_fu_1050_p2;
wire   [15:0] tmp_202_fu_1076_p2;
wire   [10:0] tmp_173_fu_1109_p2;
wire   [0:0] tmp_191_fu_1115_p3;
wire   [11:0] k_cast_fu_1105_p1;
wire   [11:0] tmp_240_cast_cast_fu_1123_p3;
wire   [11:0] k_2_fu_1131_p2;
wire   [9:0] i_7_cast_fu_1158_p1;
wire   [9:0] tmp_180_fu_1174_p2;
wire   [10:0] j_1_cast_fu_1184_p1;
wire   [10:0] grp_fu_1205_p0;
wire   [0:0] tmp_212_fu_1211_p1;
wire   [10:0] grp_fu_1205_p2;
wire   [9:0] adjSize_fu_1249_p4;
wire   [13:0] adjSize340_cast_cast_fu_1263_p1;
wire   [13:0] mem_index_gep_fu_1267_p2;
wire   [9:0] tmp_214_fu_1273_p1;
wire   [0:0] addrCmp_fu_1277_p2;
wire   [9:0] gepindex_fu_1283_p2;
wire   [9:0] gepindex2_fu_1289_p3;
wire   [15:0] adjSize340_cast_fu_1259_p1;
wire   [15:0] mem_index_gep1_fu_1302_p2;
wire   [9:0] tmp_232_fu_1308_p1;
wire   [0:0] addrCmp1_fu_1312_p2;
wire   [9:0] gepindex1_fu_1318_p2;
wire   [9:0] gepindex3_fu_1324_p3;
wire   [14:0] k_4_fu_1337_p4;
wire   [4:0] tmp_216_fu_1366_p1;
wire   [4:0] tmp_217_fu_1370_p1;
wire   [0:0] grp_fu_626_p2;
wire   [4:0] tmp_219_fu_1384_p2;
wire   [4:0] tmp_221_fu_1396_p2;
reg   [15:0] tmp_218_fu_1374_p4;
wire   [4:0] tmp_220_fu_1390_p2;
wire   [4:0] tmp_222_fu_1402_p3;
wire   [4:0] tmp_224_fu_1418_p3;
wire   [15:0] tmp_223_fu_1410_p3;
wire   [15:0] tmp_226_fu_1432_p1;
wire   [4:0] tmp_234_fu_1448_p1;
wire   [4:0] tmp_235_fu_1452_p1;
wire   [0:0] tmp_233_fu_1442_p2;
wire   [4:0] tmp_237_fu_1466_p2;
wire   [4:0] tmp_239_fu_1478_p2;
reg   [15:0] tmp_236_fu_1456_p4;
wire   [4:0] tmp_238_fu_1472_p2;
wire   [4:0] tmp_240_fu_1484_p3;
wire   [4:0] tmp_242_fu_1500_p3;
wire   [4:0] tmp_243_fu_1508_p2;
wire   [15:0] tmp_241_fu_1492_p3;
wire   [15:0] tmp_244_fu_1514_p1;
wire   [15:0] tmp_245_fu_1518_p1;
wire   [15:0] tmp_246_fu_1522_p2;
wire   [15:0] tmp_247_fu_1528_p2;
wire   [15:0] tmp_248_fu_1534_p2;
wire   [15:0] tmp_227_fu_1544_p1;
wire   [15:0] tmp_229_fu_1547_p2;
wire   [15:0] tmp_230_fu_1553_p2;
wire   [7:0] tmp_231_fu_1558_p1;
wire   [7:0] tmp_i1_fu_1562_p2;
wire   [7:0] tmp_i1_56_fu_1567_p2;
wire   [7:0] tmp_386_i_fu_1572_p2;
wire   [4:0] tmp_251_fu_1577_p1;
wire   [4:0] tmp_252_fu_1580_p1;
wire   [4:0] tmp_254_fu_1587_p2;
wire   [4:0] tmp_255_fu_1593_p3;
wire   [4:0] tmp_257_fu_1609_p3;
wire   [4:0] tmp_256_fu_1601_p3;
wire   [4:0] tmp_258_fu_1617_p2;
wire   [15:0] tmp_253_fu_1583_p1;
wire   [15:0] tmp_259_fu_1623_p1;
wire   [15:0] tmp_262_fu_1635_p2;
reg   [15:0] tmp_263_fu_1641_p4;
wire   [15:0] tmp_260_fu_1627_p1;
wire   [15:0] tmp_261_fu_1631_p1;
wire   [15:0] tmp_265_fu_1659_p2;
wire   [15:0] tmp_266_fu_1665_p2;
wire   [15:0] tmp_264_fu_1651_p3;
wire   [15:0] p_demorgan_fu_1671_p2;
wire   [1:0] tmp_268_fu_1684_p1;
wire   [15:0] tmp_211_fu_1711_p2;
reg    grp_fu_1205_ap_start;
wire    grp_fu_1205_ap_done;
reg   [60:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 61'd1;
end

poly_S3_inv_b_coeffs #(
    .DataWidth( 16 ),
    .AddressRange( 677 ),
    .AddressWidth( 10 ))
b_coeffs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_coeffs_address0),
    .ce0(b_coeffs_ce0),
    .we0(b_coeffs_we0),
    .d0(b_coeffs_d0),
    .q0(b_coeffs_q0)
);

poly_S3_inv_b_coeffs #(
    .DataWidth( 16 ),
    .AddressRange( 677 ),
    .AddressWidth( 10 ))
c_coeffs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(c_coeffs_address0),
    .ce0(c_coeffs_ce0),
    .we0(c_coeffs_we0),
    .d0(c_coeffs_d0),
    .q0(c_coeffs_q0)
);

poly_S3_inv_b_coeffs #(
    .DataWidth( 16 ),
    .AddressRange( 677 ),
    .AddressWidth( 10 ))
f_coeffs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f_coeffs_address0),
    .ce0(f_coeffs_ce0),
    .we0(f_coeffs_we0),
    .d0(f_coeffs_d0),
    .q0(f_coeffs_q0)
);

poly_S3_inv_b_coeffs #(
    .DataWidth( 16 ),
    .AddressRange( 677 ),
    .AddressWidth( 10 ))
g_coeffs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_coeffs_address0),
    .ce0(g_coeffs_ce0),
    .we0(g_coeffs_we0),
    .d0(g_coeffs_d0),
    .q0(g_coeffs_q0)
);

mod3 grp_mod3_fu_621(
    .ap_ready(grp_mod3_fu_621_ap_ready),
    .a(grp_mod3_fu_621_a),
    .ap_return(grp_mod3_fu_621_ap_return)
);

crypto_kem_keypair_urem_11ns_11ns_11_15_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
crypto_kem_keypair_urem_11ns_11ns_11_15_seq_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1205_ap_start),
    .done(grp_fu_1205_ap_done),
    .din0(grp_fu_1205_p0),
    .din1(11'd677),
    .ce(1'b1),
    .dout(grp_fu_1205_p2)
);

crypto_kem_keypair_mul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
crypto_kem_keypair_mul_mul_16s_16s_16_1_1_U36(
    .din0(reg_634),
    .din1(reg_630),
    .dout(tmp_174_fu_1723_p2)
);

crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1_U37(
    .din0(reg_630),
    .din1(tmp_185_reg_1904),
    .din2(f_coeffs_q0),
    .dout(grp_fu_1729_p3)
);

crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
crypto_kem_keypair_mac_muladd_16s_16s_16ns_16_1_1_U38(
    .din0(c_coeffs_load_2_reg_1956),
    .din1(tmp_185_reg_1904),
    .din2(b_coeffs_q0),
    .dout(grp_fu_1736_p3)
);

crypto_kem_keypair_mul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
crypto_kem_keypair_mul_mul_16s_16s_16_1_1_U39(
    .din0(reg_634),
    .din1(b_coeffs_load_reg_2045),
    .dout(tmp_178_fu_1742_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond7_fu_697_p2 == 1'd1))) begin
        degf_reg_442 <= 16'd676;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        degf_reg_442 <= degf_2_reg_2007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond7_fu_697_p2 == 1'd1))) begin
        degg_reg_430 <= 16'd676;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        degg_reg_430 <= degg_1_reg_1899;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond7_fu_697_p2 == 1'd1))) begin
        done_reg_477 <= 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        done_reg_477 <= tmp_269_reg_2017;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond9_fu_663_p2 == 1'd0))) begin
        i_1_reg_397 <= i_11_fu_669_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond10_fu_646_p2 == 1'd1))) begin
        i_1_reg_397 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond9_fu_663_p2 == 1'd1))) begin
        i_2_reg_408 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        i_2_reg_408 <= i_12_reg_1766;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond8_fu_680_p2 == 1'd1))) begin
        i_3_reg_419 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (exitcond7_fu_697_p2 == 1'd0))) begin
        i_3_reg_419 <= i_13_fu_703_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        i_4_reg_511 <= i_17_reg_1913;
    end else if (((1'b1 == ap_CS_fsm_state14) & (exitcond_i9_fu_841_p2 == 1'd1))) begin
        i_4_reg_511 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (exitcond5_fu_940_p2 == 1'd1))) begin
        i_5_reg_522 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        i_5_reg_522 <= i_19_reg_1936;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        i_6_reg_555 <= i_14_reg_2030;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        i_6_reg_555 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (exitcond3_fu_1141_p2 == 1'd1))) begin
        i_7_reg_576 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state55) & (exitcond_i1_fu_1233_p2 == 1'd1))) begin
        i_7_reg_576 <= i_20_reg_2058;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (exitcond2_fu_1162_p2 == 1'd1))) begin
        i_8_reg_610 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        i_8_reg_610 <= i_16_reg_2156;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        i_i1_reg_599 <= i_18_reg_2099;
    end else if (((1'b1 == ap_CS_fsm_state39) & (exitcond1_fu_1188_p2 == 1'd1))) begin
        i_i1_reg_599 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        i_i4_reg_489 <= i_9_reg_1861;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        i_i4_reg_489 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        i_i5_reg_544 <= i_22_reg_2002;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        i_i5_reg_544 <= 10'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond_i5_fu_798_p2 == 1'd1))) begin
        i_i8_reg_500 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        i_i8_reg_500 <= i_15_reg_1879;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        i_i_reg_533 <= i_21_reg_1979;
    end else if (((1'b1 == ap_CS_fsm_state21) & (exitcond4_fu_958_p2 == 1'd1))) begin
        i_i_reg_533 <= 10'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond10_fu_646_p2 == 1'd0))) begin
        i_reg_386 <= i_10_fu_657_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_386 <= 10'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (exitcond2_fu_1162_p2 == 1'd0))) begin
        j_1_reg_587 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        j_1_reg_587 <= j_6_reg_2076;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond7_fu_697_p2 == 1'd1))) begin
        j_reg_466 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        j_reg_466 <= j_5_reg_1812;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (exitcond3_fu_1141_p2 == 1'd1))) begin
        k_1_reg_566 <= k_2_cast_reg_2022;
    end else if (((1'b1 == ap_CS_fsm_state55) & (exitcond_i1_fu_1233_p2 == 1'd1))) begin
        k_1_reg_566 <= k_5_fu_1347_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond7_fu_697_p2 == 1'd1))) begin
        k_reg_454 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        k_reg_454 <= k_3_reg_2012;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) & (exitcond1_fu_1188_p2 == 1'd1))) begin
        b_assign_1_cast_reg_2086 <= b_assign_1_cast_fu_1215_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond_i9_fu_841_p2 == 1'd0))) begin
        b_coeffs_addr_3_reg_1884 <= tmp_361_i1_fu_853_p1;
        c_coeffs_addr_2_reg_1889 <= tmp_361_i1_fu_853_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (exitcond4_fu_958_p2 == 1'd0))) begin
        b_coeffs_addr_4_reg_1941 <= tmp_198_fu_970_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        b_coeffs_load_reg_2045 <= b_coeffs_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (exitcond_i6_fu_1033_p2 == 1'd0))) begin
        c_coeffs_addr_5_reg_1997 <= tmp_109_i_fu_1056_p1;
        i_22_reg_2002 <= i_22_fu_1061_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        c_coeffs_load_2_reg_1956 <= c_coeffs_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond_i9_fu_841_p2 == 1'd1))) begin
        degf_1_reg_1894 <= degf_1_fu_889_p2;
        degg_1_reg_1899 <= degg_1_fu_895_p2;
        tmp_185_reg_1904 <= tmp_185_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (exitcond_i6_fu_1033_p2 == 1'd1))) begin
        degf_2_reg_2007 <= degf_2_fu_1067_p2;
        k_3_reg_2012 <= k_3_fu_1071_p2;
        tmp_269_reg_2017 <= tmp_202_fu_1076_p2[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        end_pos_reg_2131[3] <= end_pos_fu_1359_p2[3];
        start_pos_reg_2125[3] <= start_pos_fu_1351_p3[3];
        tmp_225_reg_2137[4 : 1] <= tmp_225_fu_1426_p2[4 : 1];
        tmp_228_reg_2142 <= tmp_228_fu_1436_p2;
        tmp_249_reg_2147 <= tmp_249_fu_1540_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond_i5_fu_798_p2 == 1'd0))) begin
        g_coeffs_addr_2_reg_1871 <= tmp_361_i_fu_810_p1;
        temp_r_coeffs_addr_3_reg_1866 <= tmp_361_i_fu_810_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_12_reg_1766 <= i_12_fu_686_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        i_14_reg_2030 <= i_14_fu_1147_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        i_15_reg_1879 <= i_15_fu_847_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        i_16_reg_2156 <= i_16_fu_1700_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        i_17_reg_1913 <= i_17_fu_946_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        i_18_reg_2099 <= i_18_fu_1239_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        i_19_reg_1936 <= i_19_fu_964_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        i_20_reg_2058 <= i_20_fu_1168_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (exitcond_i_fu_982_p2 == 1'd0))) begin
        i_21_reg_1979 <= i_21_fu_1004_p2;
        temp_r_coeffs_addr_7_reg_1974 <= tmp_114_i_fu_999_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        i_9_reg_1861 <= i_9_fu_804_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j_5_reg_1812 <= j_5_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        j_6_reg_2076 <= j_6_fu_1194_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        k_2_cast_reg_2022 <= k_2_cast_fu_1137_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) & (exitcond_fu_1694_p2 == 1'd0))) begin
        r_coeffs_addr_3_reg_2161 <= tmp_186_fu_1706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state55) & (exitcond_i1_fu_1233_p2 == 1'd0))) begin
        r_coeffs_addr_5_reg_2115 <= gepindex2371_cast_fu_1332_p1;
        tmp_213_reg_2104 <= tmp_213_fu_1245_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_630 <= g_coeffs_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_634 <= f_coeffs_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_638 <= grp_mod3_fu_621_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (exitcond5_fu_940_p2 == 1'd0))) begin
        temp_r_coeffs_addr_5_reg_1918 <= tmp_194_fu_952_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond8_fu_680_p2 == 1'd0))) begin
        tmp_171_reg_1771[9 : 0] <= tmp_171_fu_692_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_174_reg_1817 <= tmp_174_fu_1723_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (exitcond3_fu_1141_p2 == 1'd0))) begin
        tmp_177_reg_2035[9 : 0] <= tmp_177_fu_1153_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        tmp_178_reg_2050 <= tmp_178_fu_1742_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        tmp_187_reg_2167 <= tmp_187_fu_1717_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tmp_196_reg_1928 <= grp_fu_1729_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_200_reg_1961 <= grp_fu_1736_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_208_reg_1822 <= tmp_208_fu_732_p1;
        tmp_209_reg_1827 <= grp_mod3_fu_621_ap_return[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        tmp_210_reg_1837 <= tmp_176_fu_756_p2[32'd15];
        tmp_61_cast_reg_1832 <= tmp_61_cast_fu_744_p2;
        tmp_64_cast_reg_1847[0] <= tmp_64_cast_fu_774_p1[0];
        tmp_64_reg_1842[0] <= tmp_64_fu_770_p1[0];
        tmp_i3_cast_reg_1852 <= tmp_i3_cast_fu_790_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (exitcond2_fu_1162_p2 == 1'd0))) begin
        tmp_270_cast_reg_2063[9 : 0] <= tmp_270_cast_fu_1180_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        tmp_i_50_reg_1984 <= tmp_i_50_fu_1019_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (exitcond4_fu_958_p2 == 1'd1))) begin
        tmp_i_reg_1951 <= tmp_i_fu_976_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        a_coeffs_ce0 = 1'b1;
    end else begin
        a_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state58) & (exitcond_fu_1694_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) & (exitcond_fu_1694_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        b_coeffs_address0 = tmp_177_fu_1153_p1;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state22))) begin
        b_coeffs_address0 = b_coeffs_addr_4_reg_1941;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        b_coeffs_address0 = b_coeffs_addr_3_reg_1884;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        b_coeffs_address0 = tmp_361_i1_fu_853_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond10_fu_646_p2 == 1'd1))) begin
        b_coeffs_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond10_fu_646_p2 == 1'd0))) begin
        b_coeffs_address0 = tmp_fu_652_p1;
    end else begin
        b_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state14) | ((1'b1 == ap_CS_fsm_state2) & (exitcond10_fu_646_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state2) & (exitcond10_fu_646_p2 == 1'd0)))) begin
        b_coeffs_ce0 = 1'b1;
    end else begin
        b_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        b_coeffs_d0 = reg_638;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        b_coeffs_d0 = tmp_363_i1_fu_926_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond10_fu_646_p2 == 1'd1))) begin
        b_coeffs_d0 = 16'd1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (exitcond10_fu_646_p2 == 1'd0))) begin
        b_coeffs_d0 = 16'd0;
    end else begin
        b_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state2) & (exitcond10_fu_646_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state2) & (exitcond10_fu_646_p2 == 1'd0)))) begin
        b_coeffs_we0 = 1'b1;
    end else begin
        b_coeffs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        c_coeffs_address0 = c_coeffs_addr_5_reg_1997;
    end else if (((1'b1 == ap_CS_fsm_state31) | ((1'b1 == ap_CS_fsm_state29) & (exitcond_i6_fu_1033_p2 == 1'd1)))) begin
        c_coeffs_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state29) & (exitcond_i6_fu_1033_p2 == 1'd0) & (done_reg_477 == 1'd0))) begin
        c_coeffs_address0 = tmp_109_i_fu_1056_p1;
    end else if (((1'b1 == ap_CS_fsm_state29) & (done_reg_477 == 1'd1) & (exitcond_i6_fu_1033_p2 == 1'd0))) begin
        c_coeffs_address0 = tmp_107_i_fu_1045_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        c_coeffs_address0 = tmp_198_fu_970_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        c_coeffs_address0 = c_coeffs_addr_2_reg_1889;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        c_coeffs_address0 = tmp_361_i1_fu_853_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_coeffs_address0 = tmp_s_fu_675_p1;
    end else begin
        c_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state29) & (exitcond_i6_fu_1033_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond_i6_fu_1033_p2 == 1'd0) & (done_reg_477 == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (done_reg_477 == 1'd1) & (exitcond_i6_fu_1033_p2 == 1'd0)))) begin
        c_coeffs_ce0 = 1'b1;
    end else begin
        c_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        c_coeffs_d0 = tmp_105_i_fu_1099_p2;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        c_coeffs_d0 = tmp_110_i_fu_1090_p3;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        c_coeffs_d0 = tmp_364_i1_fu_933_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        c_coeffs_d0 = 16'd0;
    end else begin
        c_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state31) | ((1'b1 == ap_CS_fsm_state3) & (exitcond9_fu_663_p2 == 1'd0)))) begin
        c_coeffs_we0 = 1'b1;
    end else begin
        c_coeffs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        f_coeffs_address0 = gepindex2_cast_fu_1297_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        f_coeffs_address0 = tmp_193_fu_1228_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        f_coeffs_address0 = temp_r_coeffs_addr_7_reg_1974;
    end else if (((1'b1 == ap_CS_fsm_state28) | ((1'b1 == ap_CS_fsm_state26) & (exitcond_i_fu_982_p2 == 1'd1)))) begin
        f_coeffs_address0 = 64'd676;
    end else if (((1'b1 == ap_CS_fsm_state26) & (done_reg_477 == 1'd0) & (exitcond_i_fu_982_p2 == 1'd0))) begin
        f_coeffs_address0 = tmp_114_i_fu_999_p1;
    end else if (((1'b1 == ap_CS_fsm_state26) & (done_reg_477 == 1'd1) & (exitcond_i_fu_982_p2 == 1'd0))) begin
        f_coeffs_address0 = tmp_112_i_fu_988_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17))) begin
        f_coeffs_address0 = temp_r_coeffs_addr_5_reg_1918;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        f_coeffs_address0 = temp_r_coeffs_addr_3_reg_1866;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        f_coeffs_address0 = tmp_361_i_fu_810_p1;
    end else if ((((1'b1 == ap_CS_fsm_state7) & (exitcond6_fu_714_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (exitcond6_fu_714_p2 == 1'd0)))) begin
        f_coeffs_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        f_coeffs_address0 = tmp_171_reg_1771;
    end else begin
        f_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state17) | ((1'b1 == ap_CS_fsm_state26) & (exitcond_i_fu_982_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state26) & (done_reg_477 == 1'd0) & (exitcond_i_fu_982_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state26) & (done_reg_477 == 1'd1) & (exitcond_i_fu_982_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state7) & (exitcond6_fu_714_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (exitcond6_fu_714_p2 == 1'd0)))) begin
        f_coeffs_ce0 = 1'b1;
    end else begin
        f_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        f_coeffs_d0 = r_coeffs_q0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        f_coeffs_d0 = tmp_111_i_fu_1026_p2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        f_coeffs_d0 = tmp_115_i_fu_1010_p3;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        f_coeffs_d0 = reg_638;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        f_coeffs_d0 = tmp_363_i_fu_827_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        f_coeffs_d0 = a_coeffs_q0;
    end else begin
        f_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state28))) begin
        f_coeffs_we0 = 1'b1;
    end else begin
        f_coeffs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        g_coeffs_address0 = tmp_194_fu_952_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        g_coeffs_address0 = g_coeffs_addr_2_reg_1871;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        g_coeffs_address0 = tmp_361_i_fu_810_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        g_coeffs_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_coeffs_address0 = tmp_172_fu_709_p1;
    end else begin
        g_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6))) begin
        g_coeffs_ce0 = 1'b1;
    end else begin
        g_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        g_coeffs_d0 = tmp_364_i_fu_834_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_coeffs_d0 = 16'd1;
    end else begin
        g_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state6) & (exitcond7_fu_697_p2 == 1'd0)))) begin
        g_coeffs_we0 = 1'b1;
    end else begin
        g_coeffs_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) & (exitcond1_fu_1188_p2 == 1'd0))) begin
        grp_fu_1205_ap_start = 1'b1;
    end else begin
        grp_fu_1205_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_626_p0 = start_pos_reg_2125;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_626_p0 = start_pos_fu_1351_p3;
    end else begin
        grp_fu_626_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        grp_fu_626_p1 = end_pos_reg_2131;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_626_p1 = end_pos_fu_1359_p2;
    end else begin
        grp_fu_626_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        grp_mod3_fu_621_a = tmp_187_reg_2167;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_mod3_fu_621_a = tmp_178_reg_2050;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_mod3_fu_621_a = tmp_200_reg_1961;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_mod3_fu_621_a = tmp_196_reg_1928;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_mod3_fu_621_a = tmp_207_fu_726_p2;
    end else begin
        grp_mod3_fu_621_a = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        r_coeffs_address0 = tmp_186_fu_1706_p1;
    end else if ((1'b1 == ap_CS_fsm_state57)) begin
        r_coeffs_address0 = r_coeffs_addr_5_reg_2115;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        r_coeffs_address0 = gepindex2371_cast_fu_1332_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        r_coeffs_address0 = tmp_192_fu_1223_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        r_coeffs_address0 = tmp_177_reg_2035;
    end else begin
        r_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        r_coeffs_address1 = r_coeffs_addr_3_reg_2161;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        r_coeffs_address1 = 64'd676;
    end else begin
        r_coeffs_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state53))) begin
        r_coeffs_ce0 = 1'b1;
    end else begin
        r_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state58))) begin
        r_coeffs_ce1 = 1'b1;
    end else begin
        r_coeffs_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        r_coeffs_d0 = tmp_267_fu_1677_p2;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        r_coeffs_d0 = reg_638;
    end else begin
        r_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        r_coeffs_we0 = mask_fu_1687_p2;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        r_coeffs_we0 = 2'd3;
    end else begin
        r_coeffs_we0 = 2'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        r_coeffs_we1 = 2'd3;
    end else begin
        r_coeffs_we1 = 2'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond10_fu_646_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (exitcond9_fu_663_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (exitcond8_fu_680_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond7_fu_697_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (exitcond6_fu_714_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (exitcond_i5_fu_798_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (exitcond_i9_fu_841_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (exitcond5_fu_940_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (exitcond4_fu_958_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (exitcond_i_fu_982_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (exitcond_i6_fu_1033_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b1 == ap_CS_fsm_state33) & (exitcond3_fu_1141_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (exitcond2_fu_1162_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (exitcond1_fu_1188_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state55 : begin
            if (((1'b1 == ap_CS_fsm_state55) & (exitcond_i1_fu_1233_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == ap_CS_fsm_state58) & (exitcond_fu_1694_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_coeffs_address0 = tmp_171_fu_692_p1;

assign addrCmp1_fu_1312_p2 = ((mem_index_gep1_fu_1302_p2 < 16'd40897) ? 1'b1 : 1'b0);

assign addrCmp_fu_1277_p2 = ((mem_index_gep_fu_1267_p2 < 14'd9750) ? 1'b1 : 1'b0);

assign adjSize340_cast_cast_fu_1263_p1 = adjSize_fu_1249_p4;

assign adjSize340_cast_fu_1259_p1 = adjSize_fu_1249_p4;

assign adjSize_fu_1249_p4 = {{i_i1_reg_599[10:1]}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign b_assign_1_cast_fu_1215_p3 = ((tmp_212_fu_1211_p1[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign degf_1_fu_889_p2 = (tmp_183_fu_883_p2 ^ degf_reg_442);

assign degf_2_fu_1067_p2 = (degf_1_reg_1894 - tmp_64_reg_1842);

assign degg_1_fu_895_p2 = (tmp_183_fu_883_p2 ^ degg_reg_430);

assign end_pos_fu_1359_p2 = (start_pos_fu_1351_p3 | 4'd7);

assign exitcond10_fu_646_p2 = ((i_reg_386 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond1_fu_1188_p2 = ((j_1_reg_587 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond2_fu_1162_p2 = ((i_7_reg_576 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond3_fu_1141_p2 = ((i_6_reg_555 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond4_fu_958_p2 = ((i_5_reg_522 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond5_fu_940_p2 = ((i_4_reg_511 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond6_fu_714_p2 = ((j_reg_466 == 11'd1351) ? 1'b1 : 1'b0);

assign exitcond7_fu_697_p2 = ((i_3_reg_419 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond8_fu_680_p2 = ((i_2_reg_408 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond9_fu_663_p2 = ((i_1_reg_397 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond_fu_1694_p2 = ((i_8_reg_610 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond_i1_fu_1233_p2 = ((i_i1_reg_599 == 11'd1354) ? 1'b1 : 1'b0);

assign exitcond_i5_fu_798_p2 = ((i_i4_reg_489 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond_i6_fu_1033_p2 = ((i_i5_reg_544 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond_i9_fu_841_p2 = ((i_i8_reg_500 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond_i_fu_982_p2 = ((i_i_reg_533 == 10'd677) ? 1'b1 : 1'b0);

assign gepindex1_fu_1318_p2 = ($signed(10'd740) + $signed(tmp_232_fu_1308_p1));

assign gepindex2371_cast_fu_1332_p1 = gepindex3_fu_1324_p3;

assign gepindex2_cast_fu_1297_p1 = gepindex2_fu_1289_p3;

assign gepindex2_fu_1289_p3 = ((addrCmp_fu_1277_p2[0:0] === 1'b1) ? gepindex_fu_1283_p2 : 10'd676);

assign gepindex3_fu_1324_p3 = ((addrCmp1_fu_1312_p2[0:0] === 1'b1) ? gepindex1_fu_1318_p2 : 10'd676);

assign gepindex_fu_1283_p2 = (10'd143 + tmp_214_fu_1273_p1);

assign grp_fu_1205_p0 = (tmp_270_cast_reg_2063 + j_1_cast_fu_1184_p1);

assign grp_fu_626_p2 = ((grp_fu_626_p0 > grp_fu_626_p1) ? 1'b1 : 1'b0);

assign i_10_fu_657_p2 = (i_reg_386 + 10'd1);

assign i_11_fu_669_p2 = (i_1_reg_397 + 10'd1);

assign i_12_fu_686_p2 = (i_2_reg_408 + 10'd1);

assign i_13_fu_703_p2 = (i_3_reg_419 + 10'd1);

assign i_14_fu_1147_p2 = (i_6_reg_555 + 10'd1);

assign i_15_fu_847_p2 = (i_i8_reg_500 + 10'd1);

assign i_16_fu_1700_p2 = (i_8_reg_610 + 10'd1);

assign i_17_fu_946_p2 = (i_4_reg_511 + 10'd1);

assign i_18_fu_1239_p2 = (i_i1_reg_599 + 11'd1);

assign i_19_fu_964_p2 = (i_5_reg_522 + 10'd1);

assign i_20_fu_1168_p2 = (i_7_reg_576 + 4'd1);

assign i_21_fu_1004_p2 = (i_i_reg_533 + 10'd1);

assign i_22_fu_1061_p2 = (i_i5_reg_544 + 10'd1);

assign i_7_cast_fu_1158_p1 = i_7_reg_576;

assign i_9_fu_804_p2 = (i_i4_reg_489 + 10'd1);

assign j_1_cast_fu_1184_p1 = j_1_reg_587;

assign j_5_fu_720_p2 = (j_reg_466 + 11'd1);

assign j_6_fu_1194_p2 = (j_1_reg_587 + 10'd1);

assign k_2_cast_fu_1137_p1 = $signed(k_2_fu_1131_p2);

assign k_2_fu_1131_p2 = (k_cast_fu_1105_p1 - tmp_240_cast_cast_fu_1123_p3);

assign k_3_fu_1071_p2 = (tmp_64_cast_reg_1847 + k_reg_454);

assign k_4_fu_1337_p4 = {{k_1_reg_566[15:1]}};

assign k_5_fu_1347_p1 = k_4_fu_1337_p4;

assign k_cast_fu_1105_p1 = k_reg_454;

assign mask_fu_1687_p2 = 2'd1 << tmp_268_fu_1684_p1;

assign mem_index_gep1_fu_1302_p2 = ($signed(16'd40220) + $signed(adjSize340_cast_fu_1259_p1));

assign mem_index_gep_fu_1267_p2 = ($signed(14'd9073) + $signed(adjSize340_cast_cast_fu_1263_p1));

assign p_demorgan_fu_1671_p2 = (tmp_266_fu_1665_p2 & tmp_265_fu_1659_p2);

assign r_coeffs_d1 = reg_638;

assign start_pos_fu_1351_p3 = {{tmp_213_reg_2104}, {3'd0}};

assign swap_fu_784_p2 = (tmp_210_fu_762_p3 & tmp21_fu_778_p2);

assign t_1_fu_921_p2 = (tmp_i3_cast_reg_1852 & tmp_362_i1_fu_915_p2);

assign t_fu_822_p2 = (tmp_i3_cast_reg_1852 & tmp_362_i_fu_816_p2);

assign tmp21_fu_778_p2 = (tmp_61_cast_fu_744_p2 & done_reg_477);

assign tmp22_fu_865_p2 = (tmp_210_reg_1837 & done_reg_477);

assign tmp_105_i_fu_1099_p2 = (tmp_i_50_reg_1984 & c_coeffs_q0);

assign tmp_106_i_fu_1039_p2 = ($signed(10'd676) - $signed(i_i5_reg_544));

assign tmp_107_i_fu_1045_p1 = tmp_106_i_fu_1039_p2;

assign tmp_108_i_fu_1050_p2 = ($signed(10'd677) - $signed(i_i5_reg_544));

assign tmp_109_i_fu_1056_p1 = tmp_108_i_fu_1050_p2;

assign tmp_110_i_fu_1090_p3 = ((done_reg_477[0:0] === 1'b1) ? c_coeffs_q0 : c_coeffs_q0);

assign tmp_111_i_fu_1026_p2 = (tmp_i_50_fu_1019_p3 & f_coeffs_q0);

assign tmp_112_i_fu_988_p1 = i_i_reg_533;

assign tmp_113_i_fu_993_p2 = ($signed(i_i_reg_533) + $signed(10'd1023));

assign tmp_114_i_fu_999_p1 = tmp_113_i_fu_993_p2;

assign tmp_115_i_fu_1010_p3 = ((done_reg_477[0:0] === 1'b1) ? f_coeffs_q0 : f_coeffs_q0);

assign tmp_171_fu_692_p1 = i_2_reg_408;

assign tmp_172_fu_709_p1 = i_3_reg_419;

assign tmp_173_fu_1109_p2 = (11'd676 - k_reg_454);

assign tmp_176_fu_756_p2 = (tmp_250_cast_fu_748_p1 - tmp_251_cast_fu_752_p1);

assign tmp_177_fu_1153_p1 = i_6_reg_555;

assign tmp_180_fu_1174_p2 = 10'd1 << i_7_cast_fu_1158_p1;

assign tmp_181_fu_859_p2 = (degg_reg_430 ^ degf_reg_442);

assign tmp_182_fu_870_p2 = (tmp_61_cast_reg_1832 & tmp22_fu_865_p2);

assign tmp_183_fu_883_p2 = (tmp_257_cast_fu_875_p3 & tmp_181_fu_859_p2);

assign tmp_184_fu_901_p3 = ((done_reg_477[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_185_fu_909_p2 = (tmp_184_fu_901_p3 & reg_638);

assign tmp_186_fu_1706_p1 = i_8_reg_610;

assign tmp_187_fu_1717_p2 = (r_coeffs_q0 + tmp_211_fu_1711_p2);

assign tmp_191_fu_1115_p3 = tmp_173_fu_1109_p2[32'd10];

assign tmp_192_fu_1223_p1 = grp_fu_1205_p2;

assign tmp_193_fu_1228_p1 = j_1_reg_587;

assign tmp_194_fu_952_p1 = i_4_reg_511;

assign tmp_198_fu_970_p1 = i_5_reg_522;

assign tmp_202_fu_1076_p2 = (16'd0 - degf_2_fu_1067_p2);

assign tmp_207_fu_726_p2 = tmp_174_reg_1817 << 16'd1;

assign tmp_208_fu_732_p1 = grp_mod3_fu_621_ap_return[0:0];

assign tmp_210_fu_762_p3 = tmp_176_fu_756_p2[32'd15];

assign tmp_211_fu_1711_p2 = r_coeffs_q1 << 16'd1;

assign tmp_212_fu_1211_p1 = k_1_reg_566[0:0];

assign tmp_213_fu_1245_p1 = i_i1_reg_599[0:0];

assign tmp_214_fu_1273_p1 = mem_index_gep_fu_1267_p2[9:0];

assign tmp_216_fu_1366_p1 = start_pos_fu_1351_p3;

assign tmp_217_fu_1370_p1 = end_pos_fu_1359_p2;

integer ap_tvar_int_0;

always @ (f_coeffs_q0) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            tmp_218_fu_1374_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_218_fu_1374_p4[ap_tvar_int_0] = f_coeffs_q0[15 - ap_tvar_int_0];
        end
    end
end

assign tmp_219_fu_1384_p2 = (tmp_216_fu_1366_p1 - tmp_217_fu_1370_p1);

assign tmp_220_fu_1390_p2 = (tmp_216_fu_1366_p1 ^ 5'd15);

assign tmp_221_fu_1396_p2 = (tmp_217_fu_1370_p1 - tmp_216_fu_1366_p1);

assign tmp_222_fu_1402_p3 = ((grp_fu_626_p2[0:0] === 1'b1) ? tmp_219_fu_1384_p2 : tmp_221_fu_1396_p2);

assign tmp_223_fu_1410_p3 = ((grp_fu_626_p2[0:0] === 1'b1) ? tmp_218_fu_1374_p4 : f_coeffs_q0);

assign tmp_224_fu_1418_p3 = ((grp_fu_626_p2[0:0] === 1'b1) ? tmp_220_fu_1390_p2 : tmp_216_fu_1366_p1);

assign tmp_225_fu_1426_p2 = (5'd15 - tmp_222_fu_1402_p3);

assign tmp_226_fu_1432_p1 = tmp_224_fu_1418_p3;

assign tmp_227_fu_1544_p1 = tmp_225_reg_2137;

assign tmp_228_fu_1436_p2 = tmp_223_fu_1410_p3 >> tmp_226_fu_1432_p1;

assign tmp_229_fu_1547_p2 = 16'd65535 >> tmp_227_fu_1544_p1;

assign tmp_230_fu_1553_p2 = (tmp_229_fu_1547_p2 & tmp_228_reg_2142);

assign tmp_231_fu_1558_p1 = tmp_230_fu_1553_p2[7:0];

assign tmp_232_fu_1308_p1 = mem_index_gep1_fu_1302_p2[9:0];

assign tmp_233_fu_1442_p2 = ((start_pos_fu_1351_p3 > end_pos_fu_1359_p2) ? 1'b1 : 1'b0);

assign tmp_234_fu_1448_p1 = start_pos_fu_1351_p3;

assign tmp_235_fu_1452_p1 = end_pos_fu_1359_p2;

integer ap_tvar_int_1;

always @ (r_coeffs_q0) begin
    for (ap_tvar_int_1 = 16 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 15 - 0) begin
            tmp_236_fu_1456_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_236_fu_1456_p4[ap_tvar_int_1] = r_coeffs_q0[15 - ap_tvar_int_1];
        end
    end
end

assign tmp_237_fu_1466_p2 = (tmp_234_fu_1448_p1 - tmp_235_fu_1452_p1);

assign tmp_238_fu_1472_p2 = (tmp_234_fu_1448_p1 ^ 5'd15);

assign tmp_239_fu_1478_p2 = (tmp_235_fu_1452_p1 - tmp_234_fu_1448_p1);

assign tmp_240_cast_cast_fu_1123_p3 = ((tmp_191_fu_1115_p3[0:0] === 1'b1) ? 12'd677 : 12'd0);

assign tmp_240_fu_1484_p3 = ((tmp_233_fu_1442_p2[0:0] === 1'b1) ? tmp_237_fu_1466_p2 : tmp_239_fu_1478_p2);

assign tmp_241_fu_1492_p3 = ((tmp_233_fu_1442_p2[0:0] === 1'b1) ? tmp_236_fu_1456_p4 : r_coeffs_q0);

assign tmp_242_fu_1500_p3 = ((tmp_233_fu_1442_p2[0:0] === 1'b1) ? tmp_238_fu_1472_p2 : tmp_234_fu_1448_p1);

assign tmp_243_fu_1508_p2 = (5'd15 - tmp_240_fu_1484_p3);

assign tmp_244_fu_1514_p1 = tmp_242_fu_1500_p3;

assign tmp_245_fu_1518_p1 = tmp_243_fu_1508_p2;

assign tmp_246_fu_1522_p2 = tmp_241_fu_1492_p3 >> tmp_244_fu_1514_p1;

assign tmp_247_fu_1528_p2 = 16'd65535 >> tmp_245_fu_1518_p1;

assign tmp_248_fu_1534_p2 = (tmp_247_fu_1528_p2 & tmp_246_fu_1522_p2);

assign tmp_249_fu_1540_p1 = tmp_248_fu_1534_p2[7:0];

assign tmp_250_cast_fu_748_p1 = degf_reg_442;

assign tmp_251_cast_fu_752_p1 = degg_reg_430;

assign tmp_251_fu_1577_p1 = start_pos_reg_2125;

assign tmp_252_fu_1580_p1 = end_pos_reg_2131;

assign tmp_253_fu_1583_p1 = tmp_386_i_fu_1572_p2;

assign tmp_254_fu_1587_p2 = (tmp_251_fu_1577_p1 ^ 5'd15);

assign tmp_255_fu_1593_p3 = ((grp_fu_626_p2[0:0] === 1'b1) ? tmp_251_fu_1577_p1 : tmp_252_fu_1580_p1);

assign tmp_256_fu_1601_p3 = ((grp_fu_626_p2[0:0] === 1'b1) ? tmp_252_fu_1580_p1 : tmp_251_fu_1577_p1);

assign tmp_257_cast_fu_875_p3 = ((tmp_182_fu_870_p2[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_257_fu_1609_p3 = ((grp_fu_626_p2[0:0] === 1'b1) ? tmp_254_fu_1587_p2 : tmp_251_fu_1577_p1);

assign tmp_258_fu_1617_p2 = (tmp_255_fu_1593_p3 ^ 5'd15);

assign tmp_259_fu_1623_p1 = tmp_257_fu_1609_p3;

assign tmp_260_fu_1627_p1 = tmp_256_fu_1601_p3;

assign tmp_261_fu_1631_p1 = tmp_258_fu_1617_p2;

assign tmp_262_fu_1635_p2 = tmp_253_fu_1583_p1 << tmp_259_fu_1623_p1;

integer ap_tvar_int_2;

always @ (tmp_262_fu_1635_p2) begin
    for (ap_tvar_int_2 = 16 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 15 - 0) begin
            tmp_263_fu_1641_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_263_fu_1641_p4[ap_tvar_int_2] = tmp_262_fu_1635_p2[15 - ap_tvar_int_2];
        end
    end
end

assign tmp_264_fu_1651_p3 = ((grp_fu_626_p2[0:0] === 1'b1) ? tmp_263_fu_1641_p4 : tmp_262_fu_1635_p2);

assign tmp_265_fu_1659_p2 = 16'd65535 << tmp_260_fu_1627_p1;

assign tmp_266_fu_1665_p2 = 16'd65535 >> tmp_261_fu_1631_p1;

assign tmp_267_fu_1677_p2 = (tmp_264_fu_1651_p3 & p_demorgan_fu_1671_p2);

assign tmp_268_fu_1684_p1 = tmp_213_reg_2104;

assign tmp_270_cast_fu_1180_p1 = tmp_180_fu_1174_p2;

assign tmp_361_i1_fu_853_p1 = i_i8_reg_500;

assign tmp_361_i_fu_810_p1 = i_i4_reg_489;

assign tmp_362_i1_fu_915_p2 = (c_coeffs_q0 ^ b_coeffs_q0);

assign tmp_362_i_fu_816_p2 = (g_coeffs_q0 ^ f_coeffs_q0);

assign tmp_363_i1_fu_926_p2 = (t_1_fu_921_p2 ^ b_coeffs_q0);

assign tmp_363_i_fu_827_p2 = (t_fu_822_p2 ^ f_coeffs_q0);

assign tmp_364_i1_fu_933_p2 = (t_1_fu_921_p2 ^ c_coeffs_q0);

assign tmp_364_i_fu_834_p2 = (t_fu_822_p2 ^ g_coeffs_q0);

assign tmp_386_i_fu_1572_p2 = (tmp_i1_56_fu_1567_p2 ^ tmp_249_reg_2147);

assign tmp_61_cast_fu_744_p2 = (tmp_209_reg_1827 | tmp_208_reg_1822);

assign tmp_64_cast_fu_774_p1 = done_reg_477;

assign tmp_64_fu_770_p1 = done_reg_477;

assign tmp_fu_652_p1 = i_reg_386;

assign tmp_i1_56_fu_1567_p2 = (tmp_i1_fu_1562_p2 & b_assign_1_cast_reg_2086);

assign tmp_i1_fu_1562_p2 = (tmp_249_reg_2147 ^ tmp_231_fu_1558_p1);

assign tmp_i3_cast_fu_790_p3 = ((swap_fu_784_p2[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_i_50_fu_1019_p3 = ((tmp_i_reg_1951[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_i_fu_976_p2 = (done_reg_477 ^ 1'd1);

assign tmp_s_fu_675_p1 = i_1_reg_397;

always @ (posedge ap_clk) begin
    tmp_171_reg_1771[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_64_reg_1842[15:1] <= 15'b000000000000000;
    tmp_64_cast_reg_1847[10:1] <= 10'b0000000000;
    tmp_177_reg_2035[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_270_cast_reg_2063[10] <= 1'b0;
    start_pos_reg_2125[2:0] <= 3'b000;
    end_pos_reg_2131[2:0] <= 3'b111;
    tmp_225_reg_2137[0] <= 1'b0;
end

endmodule //poly_S3_inv
