
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G
Install: C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro
OS: Windows 6.2

Hostname: EYE-06

Implementation : rev_1

# Written on Wed May 13 09:29:46 2020

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start               Requested     Requested     Clock        Clock                     Clock
Level     Clock               Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------
0 -       key_led_top|clk     202.2 MHz     4.946         inferred     Autoconstr_clkgroup_0     57   
======================================================================================================


Clock Load Summary
******************

                    Clock     Source        Clock Pin                Non-clock Pin     Non-clock Pin
Clock               Load      Pin           Seq Example              Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------
key_led_top|clk     57        clk(port)     u_led.ctrl_1d[1:0].C     -                 -            
====================================================================================================
