// Seed: 2714529387
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout supply0 id_2;
  input wire id_1;
  logic id_7;
  wire  id_8;
  always @(posedge id_1) begin : LABEL_0
    id_2 += -1;
  end
  assign id_2 = id_4 - id_5;
  always @(posedge 1) begin : LABEL_1
    $clog2(88);
    ;
  end
  assign id_5 = id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1
    , id_16,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    output tri0 id_6,
    input tri0 id_7,
    output tri1 id_8
    , id_17,
    output uwire id_9,
    output supply1 id_10,
    input tri1 id_11,
    output supply1 id_12,
    input wire id_13,
    input tri1 id_14
);
  timeprecision 1ps;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_16,
      id_17
  );
endmodule
