This is a port of RISC5 to the DE2-115 board.
It uses a pipeline implementation of the CPU.

Construction Sequence (for simulation)
--------------------------------------
  RISC5 testbench		in progress
  RISC5 toplevel		in progress
  clock & reset
  CPU toplevel
  RAM				done
  RAM controller		done
  instruction cache
  pipeline: IF stage
  register file
  pipeline: ID stage
  ALU
  pipeline: EX stage
  data cache
  pipeline: MEM stage
  pipeline: WB stage

Construction Sequence (for synthesis)
-------------------------------------
