-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 18.1 (Build Build 646 04/11/2019)
-- Created on Sun Jun 11 20:31:38 2023

COMPONENT vga_controller
	GENERIC ( C_VERT_NUM_PIXELS : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"0111100000"; C_VERT_SYNC_START : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"0111101101"; C_VERT_SYNC_END : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"0111101110"; C_VERT_TOTAL_COUNT : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"1000001101";
		 C_HORZ_NUM_PIXELS : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"1010000000"; C_HORZ_SYNC_START : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"1010010011"; C_HORZ_SYNC_END : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"1011110010"; C_HORZ_TOTAL_COUNT : STD_LOGIC_VECTOR(9 DOWNTO 0) := b"1100100000" );
		
	PORT
	(
		CLOCK_50		:	 IN STD_LOGIC;
		vga_clock		:	 IN STD_LOGIC;
		x		:	 OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
		y		:	 OUT STD_LOGIC_VECTOR(9 DOWNTO 0);
		VGA_R		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		VGA_G		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		VGA_B		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		VGA_HS		:	 OUT STD_LOGIC;
		VGA_VS		:	 OUT STD_LOGIC;
		VGA_BLANK		:	 OUT STD_LOGIC;
		VGA_SYNC		:	 OUT STD_LOGIC;
		VGA_CLK		:	 OUT STD_LOGIC
	);
END COMPONENT;