ARM GAS  /tmp/ccHHpfJM.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"gpio.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_GPIO_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_GPIO_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
ARM GAS  /tmp/ccHHpfJM.s 			page 2


  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins
  36:Core/Src/gpio.c ****      PC14-OSC32_IN (OSC32_IN)   ------> RCC_OSC32_IN
  37:Core/Src/gpio.c ****      PC15-OSC32_OUT (OSC32_OUT)   ------> RCC_OSC32_OUT
  38:Core/Src/gpio.c ****      PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
  39:Core/Src/gpio.c ****      PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
  40:Core/Src/gpio.c **** */
  41:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  42:Core/Src/gpio.c **** {
  28              		.loc 1 42 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 86B0     		sub	sp, sp, #24
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 24
  43:Core/Src/gpio.c **** 
  44:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  45:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  36              		.loc 1 45 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 45 3 view .LVU2
  39              		.loc 1 45 3 view .LVU3
  40 0002 254B     		ldr	r3, .L3
  41 0004 D3F8E020 		ldr	r2, [r3, #224]
  42 0008 42F01002 		orr	r2, r2, #16
  43 000c C3F8E020 		str	r2, [r3, #224]
  44              		.loc 1 45 3 view .LVU4
  45 0010 D3F8E020 		ldr	r2, [r3, #224]
  46 0014 02F01002 		and	r2, r2, #16
  47 0018 0092     		str	r2, [sp]
  48              		.loc 1 45 3 view .LVU5
  49 001a 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 45 3 view .LVU6
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  52              		.loc 1 46 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 46 3 view .LVU8
  55              		.loc 1 46 3 view .LVU9
  56 001c D3F8E020 		ldr	r2, [r3, #224]
  57 0020 42F00402 		orr	r2, r2, #4
  58 0024 C3F8E020 		str	r2, [r3, #224]
  59              		.loc 1 46 3 view .LVU10
  60 0028 D3F8E020 		ldr	r2, [r3, #224]
  61 002c 02F00402 		and	r2, r2, #4
  62 0030 0192     		str	r2, [sp, #4]
  63              		.loc 1 46 3 view .LVU11
  64 0032 019A     		ldr	r2, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 46 3 view .LVU12
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  67              		.loc 1 47 3 view .LVU13
  68              	.LBB4:
ARM GAS  /tmp/ccHHpfJM.s 			page 3


  69              		.loc 1 47 3 view .LVU14
  70              		.loc 1 47 3 view .LVU15
  71 0034 D3F8E020 		ldr	r2, [r3, #224]
  72 0038 42F08002 		orr	r2, r2, #128
  73 003c C3F8E020 		str	r2, [r3, #224]
  74              		.loc 1 47 3 view .LVU16
  75 0040 D3F8E020 		ldr	r2, [r3, #224]
  76 0044 02F08002 		and	r2, r2, #128
  77 0048 0292     		str	r2, [sp, #8]
  78              		.loc 1 47 3 view .LVU17
  79 004a 029A     		ldr	r2, [sp, #8]
  80              	.LBE4:
  81              		.loc 1 47 3 view .LVU18
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 48 3 view .LVU19
  83              	.LBB5:
  84              		.loc 1 48 3 view .LVU20
  85              		.loc 1 48 3 view .LVU21
  86 004c D3F8E020 		ldr	r2, [r3, #224]
  87 0050 42F00102 		orr	r2, r2, #1
  88 0054 C3F8E020 		str	r2, [r3, #224]
  89              		.loc 1 48 3 view .LVU22
  90 0058 D3F8E020 		ldr	r2, [r3, #224]
  91 005c 02F00102 		and	r2, r2, #1
  92 0060 0392     		str	r2, [sp, #12]
  93              		.loc 1 48 3 view .LVU23
  94 0062 039A     		ldr	r2, [sp, #12]
  95              	.LBE5:
  96              		.loc 1 48 3 view .LVU24
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  97              		.loc 1 49 3 view .LVU25
  98              	.LBB6:
  99              		.loc 1 49 3 view .LVU26
 100              		.loc 1 49 3 view .LVU27
 101 0064 D3F8E020 		ldr	r2, [r3, #224]
 102 0068 42F00202 		orr	r2, r2, #2
 103 006c C3F8E020 		str	r2, [r3, #224]
 104              		.loc 1 49 3 view .LVU28
 105 0070 D3F8E020 		ldr	r2, [r3, #224]
 106 0074 02F00202 		and	r2, r2, #2
 107 0078 0492     		str	r2, [sp, #16]
 108              		.loc 1 49 3 view .LVU29
 109 007a 049A     		ldr	r2, [sp, #16]
 110              	.LBE6:
 111              		.loc 1 49 3 view .LVU30
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 112              		.loc 1 50 3 view .LVU31
 113              	.LBB7:
 114              		.loc 1 50 3 view .LVU32
 115              		.loc 1 50 3 view .LVU33
 116 007c D3F8E020 		ldr	r2, [r3, #224]
 117 0080 42F00802 		orr	r2, r2, #8
 118 0084 C3F8E020 		str	r2, [r3, #224]
 119              		.loc 1 50 3 view .LVU34
 120 0088 D3F8E030 		ldr	r3, [r3, #224]
 121 008c 03F00803 		and	r3, r3, #8
 122 0090 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccHHpfJM.s 			page 4


 123              		.loc 1 50 3 view .LVU35
 124 0092 059B     		ldr	r3, [sp, #20]
 125              	.LBE7:
 126              		.loc 1 50 3 view .LVU36
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c **** }
 127              		.loc 1 52 1 is_stmt 0 view .LVU37
 128 0094 06B0     		add	sp, sp, #24
 129              	.LCFI1:
 130              		.cfi_def_cfa_offset 0
 131              		@ sp needed
 132 0096 7047     		bx	lr
 133              	.L4:
 134              		.align	2
 135              	.L3:
 136 0098 00440258 		.word	1476543488
 137              		.cfi_endproc
 138              	.LFE144:
 140              		.text
 141              	.Letext0:
 142              		.file 2 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 143              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
ARM GAS  /tmp/ccHHpfJM.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccHHpfJM.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccHHpfJM.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccHHpfJM.s:136    .text.MX_GPIO_Init:0000000000000098 $d

NO UNDEFINED SYMBOLS
