Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 13 14:06:35 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (114)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (114)
--------------------------------
 There are 114 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.152        0.000                      0                 3815        0.104        0.000                      0                 3815        4.020        0.000                       0                  2592  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.152        0.000                      0                 3815        0.104        0.000                      0                 3815        4.020        0.000                       0                  2592  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.839ns  (logic 3.011ns (38.408%)  route 4.828ns (61.592%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.543     8.483    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.329     8.812 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.812    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[1]_i_1_n_0
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 3.006ns (38.485%)  route 4.805ns (61.515%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.520     8.460    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.324     8.784 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.784    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 2.169ns (28.348%)  route 5.482ns (71.652%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X66Y77         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=154, routed)         3.475     4.966    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X65Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.090 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_i_6/O
                         net (fo=1, routed)           0.000     5.090    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_i_6_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.640 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.640    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.754 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.754    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.868    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.982 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.982    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.096 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.096    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.318 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.007     8.325    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X64Y78         LUT4 (Prop_lut4_I2_O)        0.299     8.624 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.624    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp[4]_i_1_n_0
    SLICE_X64Y78         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X64Y78         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.624    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.643ns  (logic 2.169ns (28.378%)  route 5.474ns (71.622%))
  Logic Levels:           8  (CARRY4=6 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X66Y77         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=154, routed)         3.475     4.966    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X65Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.090 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_i_6/O
                         net (fo=1, routed)           0.000     5.090    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_i_6_n_0
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.640 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.640    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X65Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.754 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.754    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.868 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.868    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.982 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.982    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.096 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     6.096    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X65Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.318 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.999     8.317    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/p_0_in
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.299     8.616 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.616    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp[0]_i_1_n_0
    SLICE_X64Y77         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/ap_clk
    SLICE_X64Y77         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X64Y77         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -8.616    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 3.009ns (39.200%)  route 4.667ns (60.800%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.382     8.322    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y73         LUT4 (Prop_lut4_I2_O)        0.327     8.649 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.649    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[6]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  2.315    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.675ns  (logic 3.009ns (39.205%)  route 4.666ns (60.795%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.381     8.321    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y73         LUT4 (Prop_lut4_I2_O)        0.327     8.648 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.648    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[5]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y73         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.381ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 3.007ns (39.511%)  route 4.603ns (60.489%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.318     8.258    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.325     8.583 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.583    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[2]_i_1_n_0
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  2.381    

Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 2.975ns (39.155%)  route 4.623ns (60.845%))
  Logic Levels:           17  (CARRY4=15 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/ap_clk
    SLICE_X48Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=300, routed)         2.276     3.705    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[0]_0
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.829 r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/cal_tmp_carry__1_i_3__0/O
                         net (fo=1, routed)           0.000     3.829    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[11]_0[1]
    SLICE_X52Y74         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.227 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1/CO[3]
                         net (fo=1, routed)           0.009     4.236    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__1_n_0
    SLICE_X52Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.350 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.350    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X52Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.464    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.578    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X52Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.692    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.806    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.920    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     5.034    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     5.148    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.262    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.376 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.490    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.604 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.604    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.718 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.718    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.940 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          2.338     8.278    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/p_0_in
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.293     8.571 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.571    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp[3]_i_1_n_0
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X53Y71         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.075    10.964    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                  2.393    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_7_reg_981_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.571ns  (logic 4.480ns (59.174%)  route 3.091ns (40.826%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y63         FDRE                                         r  bd_0_i/hls_inst/inst/v_7_reg_981_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/v_7_reg_981_reg[3]/Q
                         net (fo=12, routed)          0.964     2.393    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/Q[3]
    SLICE_X46Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.517 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[14]_i_18/O
                         net (fo=1, routed)           0.000     2.517    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[14]_i_18_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.050 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.050    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[14]_i_11_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.167 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.167    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[18]_i_11_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.284 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.284    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[22]_i_12_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.401 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.401    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[26]_i_12_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.518 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.518    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_12_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.737 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_12/O[0]
                         net (fo=2, routed)           0.639     4.376    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_12_n_7
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[30]_i_15/O
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[30]_i_15_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.221 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_10_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_10_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[38]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.449    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[38]_i_10_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.720 f  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_11/CO[0]
                         net (fo=13, routed)          0.842     6.562    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_11_n_3
    SLICE_X49Y68         LUT3 (Prop_lut3_I0_O)        0.398     6.960 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[46]_i_4/O
                         net (fo=2, routed)           0.645     7.606    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[46]_i_4_n_0
    SLICE_X49Y69         LUT4 (Prop_lut4_I0_O)        0.332     7.938 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[46]_i_8/O
                         net (fo=1, routed)           0.000     7.938    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[46]_i_8_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.544 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.544    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/tmp_product[46]
    SLICE_X49Y69         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/ap_clk
    SLICE_X49Y69         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y69         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.544    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.417ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/v_7_reg_981_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 4.753ns (62.861%)  route 2.808ns (37.139%))
  Logic Levels:           16  (CARRY4=12 LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y63         FDRE                                         r  bd_0_i/hls_inst/inst/v_7_reg_981_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/v_7_reg_981_reg[3]/Q
                         net (fo=12, routed)          0.964     2.393    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/Q[3]
    SLICE_X46Y60         LUT2 (Prop_lut2_I0_O)        0.124     2.517 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[14]_i_18/O
                         net (fo=1, routed)           0.000     2.517    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[14]_i_18_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.050 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.050    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[14]_i_11_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.167 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000     3.167    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[18]_i_11_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.284 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[22]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.284    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[22]_i_12_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.401 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[26]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.401    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[26]_i_12_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.518 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.518    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_12_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.737 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_12/O[0]
                         net (fo=2, routed)           0.639     4.376    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_12_n_7
    SLICE_X47Y65         LUT2 (Prop_lut2_I0_O)        0.295     4.671 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[30]_i_15/O
                         net (fo=1, routed)           0.000     4.671    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[30]_i_15_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.221 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.221    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[30]_i_10_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.335 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.335    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[34]_i_10_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.449 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[38]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.449    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[38]_i_10_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.720 f  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_11/CO[0]
                         net (fo=13, routed)          0.773     6.493    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_11_n_3
    SLICE_X46Y68         LUT3 (Prop_lut3_I0_O)        0.397     6.890 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[42]_i_4/O
                         net (fo=2, routed)           0.432     7.322    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[42]_i_4_n_0
    SLICE_X49Y68         LUT4 (Prop_lut4_I3_O)        0.328     7.650 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[42]_i_8/O
                         net (fo=1, routed)           0.000     7.650    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p[42]_i_8_n_0
    SLICE_X49Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.200 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[42]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.200    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[42]_i_1_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.534 r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[46]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.534    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/tmp_product[44]
    SLICE_X49Y69         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.924    10.924    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/ap_clk
    SLICE_X49Y69         FDRE                                         r  bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[44]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X49Y69         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/mul_32s_16s_47_2_1_U8/fn1_mul_32s_16s_47_2_1_Multiplier_0_U/p_reg[44]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  2.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.008%)  route 0.102ns (41.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X52Y87         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[0]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp[0]
    SLICE_X50Y87         SRL16E                                       r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.432     0.432    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/ap_clk
    SLICE_X50Y87         SRL16E                                       r  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X50Y87         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/aclk
    SLICE_X60Y62         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=1, routed)           0.051     0.602    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/first_q[14]
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.045     0.647 r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].Z_DET_DEL/i_pipe/opt_has_pipe.first_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.647    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/z_det_up[1]_4[2]
    SLICE_X61Y62         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/aclk
    SLICE_X61Y62         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X61Y62         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].Z_DET_DEL/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/remd_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_ln18_reg_935_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/ap_clk
    SLICE_X45Y58         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/remd_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/remd_reg[12]/Q
                         net (fo=1, routed)           0.100     0.651    bd_0_i/hls_inst/inst/grp_fu_464_p2[12]
    SLICE_X46Y58         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln18_reg_935_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y58         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln18_reg_935_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y58         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/srem_ln18_reg_935_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/remd_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_ln18_reg_935_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.406%)  route 0.100ns (41.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.410     0.410    bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/ap_clk
    SLICE_X45Y57         FDRE                                         r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/remd_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/remd_reg[10]/Q
                         net (fo=1, routed)           0.100     0.652    bd_0_i/hls_inst/inst/grp_fu_464_p2[10]
    SLICE_X46Y58         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln18_reg_935_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X46Y58         FDRE                                         r  bd_0_i/hls_inst/inst/srem_ln18_reg_935_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y58         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/srem_ln18_reg_935_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/and_ln19_reg_910_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/dividend0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y73         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln19_reg_910_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  bd_0_i/hls_inst/inst/and_ln19_reg_910_reg[30]/Q
                         net (fo=1, routed)           0.064     0.602    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/and_ln19_reg_910[30]
    SLICE_X45Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/dividend0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/ap_clk
    SLICE_X45Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/dividend0_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y73         FDRE (Hold_fdre_C_D)         0.025     0.457    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/dividend0_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X60Y64         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=4, routed)           0.074     0.625    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[19]
    SLICE_X61Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.670 r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[19]_i_1__1/O
                         net (fo=1, routed)           0.000     0.670    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]_0
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X61Y64         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.186ns (71.220%)  route 0.075ns (28.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.410     0.410    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X60Y63         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/Q
                         net (fo=3, routed)           0.075     0.626    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[26]
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.045     0.671 r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[23]_i_1__1/O
                         net (fo=1, routed)           0.000     0.671    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]_0
    SLICE_X61Y63         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.432     0.432    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X61Y63         FDRE                                         r  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.092     0.524    bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/remd_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/result_reg_1072_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.410     0.410    bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/ap_clk
    SLICE_X64Y89         FDRE                                         r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/remd_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/remd_reg[47]/Q
                         net (fo=1, routed)           0.086     0.637    bd_0_i/hls_inst/inst/grp_fu_848_p2[47]
    SLICE_X65Y89         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_1072_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y89         FDRE                                         r  bd_0_i/hls_inst/inst/result_reg_1072_reg[47]/C
                         clock pessimism              0.000     0.432    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.057     0.489    bd_0_i/hls_inst/inst/result_reg_1072_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.489    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/v_reg_1006_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/tmp_21_reg_1016_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y68         FDRE                                         r  bd_0_i/hls_inst/inst/v_reg_1006_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/v_reg_1006_reg[15]/Q
                         net (fo=1, routed)           0.100     0.651    bd_0_i/hls_inst/inst/v_reg_1006_reg_n_0_[15]
    SLICE_X57Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_21_reg_1016_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y68         FDRE                                         r  bd_0_i/hls_inst/inst/tmp_21_reg_1016_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X57Y68         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/inst/tmp_21_reg_1016_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/and_ln19_reg_910_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/dividend0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y70         FDRE                                         r  bd_0_i/hls_inst/inst/and_ln19_reg_910_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y70         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/and_ln19_reg_910_reg[15]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/and_ln19_reg_910[15]
    SLICE_X45Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/dividend0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2593, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/ap_clk
    SLICE_X45Y69         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/dividend0_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/dividend0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.545         10.000      7.455      DSP48_X2Y22   bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y76  bd_0_i/hls_inst/inst/add_ln19_reg_900_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y63  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y63  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y63  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y62  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y64  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y56  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y56  bd_0_i/hls_inst/inst/srem_17s_17ns_16_21_seq_1_U9/fn1_srem_17s_17ns_16_21_seq_1_div_U/fn1_srem_17s_17ns_16_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y67  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y67  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y71  bd_0_i/hls_inst/inst/sdiv_32ns_11ns_32_36_seq_1_U5/fn1_sdiv_32ns_11ns_32_36_seq_1_div_U/fn1_sdiv_32ns_11ns_32_36_seq_1_div_u_0/r_stage_reg[30]_srl30___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y72  bd_0_i/hls_inst/inst/sdiv_32s_32ns_32_36_seq_1_U4/fn1_sdiv_32s_32ns_32_36_seq_1_div_U/fn1_sdiv_32s_32ns_32_36_seq_1_div_u_0/r_stage_reg[30]_srl30___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X66Y82  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[32]_srl32___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X66Y82  bd_0_i/hls_inst/inst/urem_64ns_48ns_64_68_seq_1_U10/fn1_urem_64ns_48ns_64_68_seq_1_div_U/fn1_urem_64ns_48ns_64_68_seq_1_div_u_0/r_stage_reg[62]_srl30___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y87  bd_0_i/hls_inst/inst/urem_64s_9ns_9_68_seq_1_U6/fn1_urem_64s_9ns_9_68_seq_1_div_U/fn1_urem_64s_9ns_9_68_seq_1_div_u_0/dividend_tmp_reg[3]_srl3____urem_64s_9ns_9_68_seq_1_U6_fn1_urem_64s_9ns_9_68_seq_1_div_U_fn1_urem_64s_9ns_9_68_seq_1_div_u_0_dividend_tmp_reg_s_63/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y56  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y56  bd_0_i/hls_inst/inst/srem_16ns_11ns_16_20_seq_1_U7/fn1_srem_16ns_11ns_16_20_seq_1_div_U/fn1_srem_16ns_11ns_16_20_seq_1_div_u_0/r_stage_reg[14]_srl14___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y56  bd_0_i/hls_inst/inst/srem_17s_17ns_16_21_seq_1_U9/fn1_srem_17s_17ns_16_21_seq_1_div_U/fn1_srem_17s_17ns_16_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y56  bd_0_i/hls_inst/inst/srem_17s_17ns_16_21_seq_1_U9/fn1_srem_17s_17ns_16_21_seq_1_div_U/fn1_srem_17s_17ns_16_21_seq_1_div_u_0/r_stage_reg[15]_srl15___urem_64ns_48ns_64_68_seq_1_U10_fn1_urem_64ns_48ns_64_68_seq_1_div_U_fn1_urem_64ns_48ns_64_68_seq_1_div_u_0_r_stage_reg_r_13/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X58Y62  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y67  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y67  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y67  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X54Y67  bd_0_i/hls_inst/inst/uitofp_64s_32_6_no_dsp_1_U2/fn1_ap_uitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ENCODE[0].DIST_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK



