@book{Vajda:1414193,
	author        = "Vajda, Andras",
	title         = "{Programming Many-Core Chips}",
	publisher     = "Springer",
	address       = "Dordrecht",
	year          = "2011",
}

@article{Kumar:2005:HCM:1100859.1100890,
	author = {Kumar, Rakesh and Tullsen, Dean M. and Jouppi, Norman P. and Ranganathan, Parthasarathy},
	title = {Heterogeneous Chip Multiprocessors},
	journal = {Computer},
	issue_date = {November 2005},
	volume = {38},
	number = {11},
	month = nov,
	year = {2005},
	issn = {0018-9162},
	pages = {32--38},
	numpages = {7},
	url = {http://dx.doi.org/10.1109/MC.2005.379},
	doi = {10.1109/MC.2005.379},
	acmid = {1100890},
	publisher = {IEEE Computer Society Press},
	address = {Los Alamitos, CA, USA},
	keywords = {CMP, Chip multiprocessors, Heterogeneity, Multicore microprocessors, Multiprocessors, Multiprocessors, Multicore microprocessors, Chip multiprocessors, CMP, Power-aware computing, System architectures, Heterogeneity, Power-aware computing, System architectures},
} 

@ARTICLE{4563876, 
	author={Hill, M.D. and Marty, M.R.}, 
	journal={Computer}, 
	title={Amdahl's Law in the Multicore Era}, 
	year={2008}, 
	volume={41}, 
	number={7}, 
	pages={33-38}, 
	keywords={Computer architecture;Costs;Energy management;Equations;Hardware;Multicore processing;Multiprocessor interconnection networks;Parallel processing;Pipelines;Roads;Amdahl's law;chip multiprocessors (CMPs);multicore chips}, 
	doi={10.1109/MC.2008.209}, 
	ISSN={0018-9162},
}

@INPROCEEDINGS{5695539, 
	author={Chung, E.S. and Milder, P.A. and Hoe, J.C. and Ken Mai}, 
	booktitle={Microarchitecture (MICRO), 2010 43rd Annual IEEE/ACM International Symposium on}, 
	title={Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?}, 
	year={2010}, 
	pages={225-236}, 
	keywords={application specific integrated circuits;computer graphic equipment;coprocessors;electronic engineering computing;energy conservation;field programmable gate arrays;multiprocessing systems;ASIC;FPGA;GPGPU;ITRS road map;U-cores;custom logic;energy efficiency;future chip multiprocessors;heterogeneous multicores;single-chip heterogeneous computing;asic;fpga;gpu;heterogeneous;itrs;multicore;technology scaling}, 
	doi={10.1109/MICRO.2010.36}, 
	ISSN={1072-4451},
}

@MISC{Rogers_scalingthe,
	author = {Brian Rogers and Anil Krishna and Gordon Bell and Ken Vu and Xiaowei Jiang and Yan Solihin},
	title = {Scaling the Bandwidth Wall: Challenges in and Avenues for CMP Scaling ¿},
	year = {}
}

@INPROCEEDINGS{5306797, 
	author={Shuai Che and Boyer, M. and Jiayuan Meng and Tarjan, D. and Sheaffer, J.W. and Sang-Ha Lee and Skadron, K.}, 
	booktitle={Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on}, 
	title={Rodinia: A benchmark suite for heterogeneous computing}, 
	year={2009}, 
	pages={44-54}, 
	keywords={parallel programming;Berkeleys dwarf taxonomy;Rodinia-a benchmark suite;data layout;heterogeneous computing;memory-bandwidth limitation;multicore CPU platform;multicore GPU platform;parallel communication pattern;parallel program;power consumption;synchronization technique;Application software;Benchmark testing;Central Processing Unit;Computer architecture;Energy consumption;Kernel;Microprocessors;Multicore processing;Parallel processing;Yarn}, 
	doi={10.1109/IISWC.2009.5306797},
}

@inproceedings{Borkar:2007:TCC:1278480.1278667,
	author = {Borkar, Shekhar},
	title = {Thousand Core Chips: A Technology Perspective},
	booktitle = {Proceedings of the 44th Annual Design Automation Conference},
	series = {DAC '07},
	year = {2007},
	isbn = {978-1-59593-627-1},
	location = {San Diego, California},
	pages = {746--749},
	numpages = {4},
	url = {http://doi.acm.org/10.1145/1278480.1278667},
	doi = {10.1145/1278480.1278667},
	acmid = {1278667},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {CMOS, memory, power, reliability, variability},
} 

@ARTICLE{4796165, 
	author={Seiler, L. and Carmean, D. and Sprangle, E. and Forsyth, T. and Dubey, P. and Junkins, S. and Lake, A. and Cavin, R. and Espasa, R. and Grochowski, E. and Juan, T. and Abrash, M. and Sugerman, J. and Hanrahan, P.}, 
	journal={Micro, IEEE}, 
	title={Larrabee: A Many-Core x86 Architecture for Visual Computing}, 
	year={2009}, 
	volume={29}, 
	number={1}, 
	pages={10-21}, 
	keywords={microprocessor chips;rendering (computer graphics);vector processor systems;GPU;Larrabee many-core x86 architecture;fixed-function logic;software renderer;vector processor unit;visual computing;Application software;Computer architecture;Graphics;Logic;Performance analysis;Pipelines;Registers;Scalability;Software standards;Vector processors;GPGPU;SIMD;graphics architecture;many-core computing;parallel processing;real-time graphics;software rendering;throughput computing;visual computing}, 
	doi={10.1109/MM.2009.9}, 
	ISSN={0272-1732},
}

@INPROCEEDINGS{1540943, 
	author={Kahle, J.}, 
	booktitle={Microarchitecture, 2005. MICRO-38. Proceedings. 38th Annual IEEE/ACM International Symposium on}, 
	title={The Cell Processor Architecture}, 
	year={2005}, 
	pages={3-3}, 
	keywords={Chip scale packaging;Energy management;Helium;Microarchitecture;Microprocessors;Portable computers;Power dissipation;Project management;Technological innovation;Threshold voltage}, 
	doi={10.1109/MICRO.2005.33},
}

@INPROCEEDINGS{1431574, 
	author={Kumar, R. and Zyuban, V. and Tullsen, D.M.}, 
	booktitle={Computer Architecture, 2005. ISCA '05. Proceedings. 32nd International Symposium on}, 
	title={Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling}, 
	year={2005}, 
	pages={408-419}, 
	keywords={cache storage;microprocessor chips;multiprocessor interconnection networks;parallel architectures;performance evaluation;system buses;chip multiprocessor;hierarchical bus structure;interconnect architectures;interconnect bandwidth;interconnections;multicore architectures;multicore design;on-chip interconnects;Bandwidth;Computer architecture;Computer science;Delay;Design engineering;Joining processes;Power engineering and energy;Power system interconnection;Space exploration;Space technology}, 
	doi={10.1109/ISCA.2005.34}, 
	ISSN={1063-6897},
}

@inproceedings{atumanov-sfma13,
	author = {Alexey Tumanov and Joshua Wise and Onur Mutlu and Gregory R. Ganger},
	title = {Asymmetry-aware execution placement on manycore chips},
	booktitle = {Proc. of the 3rd Workshop on Systems for 
		Future Multicore Architectures (SFMA'13)},
	series = {SFMA '13},
	year = {2013},
	location = {Prague, Czech Republic},
}

@inproceedings{Dashti:2013:TMH:2451116.2451157,
	author = {Dashti, Mohammad and Fedorova, Alexandra and Funston, Justin and Gaud, Fabien and Lachaize, Renaud and Lepers, Baptiste and Quema, Vivien and Roth, Mark},
	title = {Traffic Management: A Holistic Approach to Memory Placement on NUMA Systems},
	booktitle = {Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems},
	series = {ASPLOS '13},
	year = {2013},
	isbn = {978-1-4503-1870-9},
	location = {Houston, Texas, USA},
	pages = {381--394},
	numpages = {14},
	url = {http://doi.acm.org/10.1145/2451116.2451157},
	doi = {10.1145/2451116.2451157},
	acmid = {2451157},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {multicore, numa, operating systems, scheduling},
} 

@MISC{Srikantaiah08adaptiveset,
	author = {Shekhar Srikantaiah and Mahmut Kandemir and Mary Jane Irwin},
	title = {Adaptive Set Pinning: Managing Shared Caches in Chip Multiprocessors },
	year = {2008}
}

@inproceedings{David:2013:EYA:2517349.2522714,
	author = {David, Tudor and Guerraoui, Rachid and Trigonakis, Vasileios},
	title = {Everything You Always Wanted to Know About Synchronization but Were Afraid to Ask},
	booktitle = {Proceedings of the Twenty-Fourth ACM Symposium on Operating Systems Principles},
	series = {SOSP '13},
	year = {2013},
	isbn = {978-1-4503-2388-8},
	location = {Farminton, Pennsylvania},
	pages = {33--48},
	numpages = {16},
	url = {http://doi.acm.org/10.1145/2517349.2522714},
	doi = {10.1145/2517349.2522714},
	acmid = {2522714},
	publisher = {ACM},
	address = {New York, NY, USA},
} 

@MISC{Drepper07whatevery,
	author = {Ulrich Drepper},
	title = {What Every Programmer Should Know About Memory},
	year = {2007}
}

@article{10.1109/MM.2011.1,
	author = {Enrico Bini and Giorgio Buttazzo and Johan Eker and Stefan Schorr and Raphael Guerra and Gerhard Fohler and Karl-Erik Arzen and Vanessa Romero Segovia and Claudio Scordino},
	title = {Resource Management on Multicore Systems: The ACTORS Approach},
	journal ={IEEE Micro},
	volume = {31},
	number = {3},
	issn = {0272-1732},
	year = {2011},
	pages = {72-81},
	doi = {http://doi.ieeecomputersociety.org/10.1109/MM.2011.1},
	publisher = {IEEE Computer Society},
	address = {Los Alamitos, CA, USA},
}

@INPROCEEDINGS{Schuepbach08embracingdiversity,
	author = {Adrian Schüpbach and Simon Peter and Andrew Baumann and Timothy Roscoe and Paul Barham and Tim Harris and Rebecca Isaacs},
	title = {Embracing diversity in the Barrelfish manycore operating system},
	booktitle = {In Proceedings of the Workshop on Managed Many-Core Systems},
	year = {2008}
}

@misc{ABL,
	author = {P. Greenhalgh},
	title = {Big.LITTLE processing with ARM Cortex-A15 \& Cortex-A7: Improving energy efficiency in high-performance mobile platforms},
	howpublished = "\url{http://www.arm.com/files/downloads/big_LITTLE_Final_Final.pdf}",
	year = {2011}
}

@article{Wentzlaff:2007:OIA:1320302.1320834,
	author = {Wentzlaff, David and Griffin, Patrick and Hoffmann, Henry and Bao, Liewei and Edwards, Bruce and Ramey, Carl and Mattina, Matthew and Miao, Chyi-Chang and Brown III, John F. and Agarwal, Anant},
	title = {On-Chip Interconnection Architecture of the Tile Processor},
	journal = {IEEE Micro},
	issue_date = {September 2007},
	volume = {27},
	number = {5},
	month = sep,
	year = {2007},
	issn = {0272-1732},
	pages = {15--31},
	numpages = {17},
	url = {http://dx.doi.org/10.1109/MM.2007.89},
	doi = {10.1109/MM.2007.89},
	acmid = {1320834},
	publisher = {IEEE Computer Society Press},
	address = {Los Alamitos, CA, USA},
	keywords = {MIMD processors, MIMD processors, on-chip interconnection networks, multicore architectures, mesh networks, parallel architectures, mesh networks, multicore architectures, on-chip interconnection networks, parallel architectures},
} 

@inproceedings{KFJRT:03,
	author = {R. Kumar and K. Farkas I. and N.P. Jouppi and P. Ranganathan and D.M. Tullsen},
	title = {Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction},
	booktitle = {MICRO 36},
	year = {2003}
}

@article{FSSP:09,
	author = {A. Fedorova and J.C. Saez and D. Shelepov and M. Prieto},
	title = {Maximizing Power Efficiency with Asymmetric Multicore Systems},
	journal = {Communications of the ACM},
	issue_date = {December 2009},
	volume = {52},
	number = {12},
	month = dec,
	year = {2009},
	pages = {48--57},
	numpages = {10},
	url = {http://doi.acm.org/10.1145/1610252.1610270},
	doi = {10.1145/1610252.1610270},
	publisher = {ACM},
	address = {New York, NY}
}

@misc{HBT,
	author = {T. Hruby and H. Bos and A.S. Tanenbaum},
	title = {Heterogeneous Multicores: When Slower is Faster},
	year = {}
}

@misc{FSC,
	author = {H. Fujita and R. Schreiber and A.A. Chien},
	title = {It's Time for New Programming Models for Unreliable Hardware},
	year = {}
}

@inproceedings{WCS:09,
	author = {P.M. Wells and K. Chakraborty and G.S. Sohi},
	title = {Mixed-Mode Multicore Reliability},
	booktitle = {Proceedings of the 14th international conference on Architectural support for programming languages and operating systems},
	year = {2009},
	pages = {169--180}
}
