
*** Running vivado
    with args -log OpenNTT_BD_AXISlave8Ports_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OpenNTT_BD_AXISlave8Ports_1_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source OpenNTT_BD_AXISlave8Ports_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1714.711 ; gain = 82.023 ; free physical = 311 ; free virtual = 71396
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: OpenNTT_BD_AXISlave8Ports_1_0
Command: synth_design -top OpenNTT_BD_AXISlave8Ports_1_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 777612
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2451.793 ; gain = 370.801 ; free physical = 274 ; free virtual = 70514
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.175; parent = 1613.537; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3431.816; parent = 2457.734; children = 974.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OpenNTT_BD_AXISlave8Ports_1_0' [/home/fkrieger/Documents/Projects/openNTT/OpenNTT_Github/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_AXISlave8Ports_1_0/synth/OpenNTT_BD_AXISlave8Ports_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AXISlave8Ports' [/home/fkrieger/Documents/Projects/openNTT/OpenNTT_Github/hardware/CryptoCore/AXISlave8Ports.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_Slave8Ports_new_v1_0_S00_AXI' [/home/fkrieger/Documents/Projects/openNTT/OpenNTT_Github/hardware/CryptoCore/AXISlave8Ports.v:108]
INFO: [Synth 8-226] default block is never used [/home/fkrieger/Documents/Projects/openNTT/OpenNTT_Github/hardware/CryptoCore/AXISlave8Ports.v:582]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Slave8Ports_new_v1_0_S00_AXI' (0#1) [/home/fkrieger/Documents/Projects/openNTT/OpenNTT_Github/hardware/CryptoCore/AXISlave8Ports.v:108]
INFO: [Synth 8-6155] done synthesizing module 'AXISlave8Ports' (0#1) [/home/fkrieger/Documents/Projects/openNTT/OpenNTT_Github/hardware/CryptoCore/AXISlave8Ports.v:10]
INFO: [Synth 8-6155] done synthesizing module 'OpenNTT_BD_AXISlave8Ports_1_0' (0#1) [/home/fkrieger/Documents/Projects/openNTT/OpenNTT_Github/vivado/vivado.gen/sources_1/bd/OpenNTT_BD/ip/OpenNTT_BD_AXISlave8Ports_1_0/synth/OpenNTT_BD_AXISlave8Ports_1_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AXI_Slave8Ports_new_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AXI_Slave8Ports_new_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AXI_Slave8Ports_new_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AXI_Slave8Ports_new_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AXI_Slave8Ports_new_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AXI_Slave8Ports_new_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2538.699 ; gain = 457.707 ; free physical = 408 ; free virtual = 70541
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.175; parent = 1613.537; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3512.785; parent = 2538.703; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2556.512 ; gain = 475.520 ; free physical = 401 ; free virtual = 70535
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.175; parent = 1613.537; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3530.598; parent = 2556.516; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2556.512 ; gain = 475.520 ; free physical = 427 ; free virtual = 70561
Synthesis current peak Physical Memory [PSS] (MB): peak = 1782.175; parent = 1613.537; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3530.598; parent = 2556.516; children = 974.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2556.512 ; gain = 0.000 ; free physical = 570 ; free virtual = 70703
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.262 ; gain = 0.000 ; free physical = 527 ; free virtual = 70593
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2707.262 ; gain = 0.000 ; free physical = 527 ; free virtual = 70593
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 421 ; free virtual = 70488
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.722; parent = 1630.103; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 413 ; free virtual = 70480
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.722; parent = 1630.103; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 405 ; free virtual = 70472
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.722; parent = 1630.103; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 456 ; free virtual = 70524
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.722; parent = 1630.103; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 13    
	  14 Input   32 Bit        Muxes := 13    
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module AXI_Slave8Ports_new_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module AXI_Slave8Ports_new_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module AXI_Slave8Ports_new_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module AXI_Slave8Ports_new_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module AXI_Slave8Ports_new_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module AXI_Slave8Ports_new_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 438 ; free virtual = 70521
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.722; parent = 1630.103; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 345 ; free virtual = 70435
Synthesis current peak Physical Memory [PSS] (MB): peak = 1873.530; parent = 1704.927; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 345 ; free virtual = 70435
Synthesis current peak Physical Memory [PSS] (MB): peak = 1873.714; parent = 1705.110; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 337 ; free virtual = 70427
Synthesis current peak Physical Memory [PSS] (MB): peak = 1874.979; parent = 1706.376; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 257 ; free virtual = 70225
Synthesis current peak Physical Memory [PSS] (MB): peak = 1875.253; parent = 1706.649; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 256 ; free virtual = 70224
Synthesis current peak Physical Memory [PSS] (MB): peak = 1875.253; parent = 1706.649; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 259 ; free virtual = 70227
Synthesis current peak Physical Memory [PSS] (MB): peak = 1875.417; parent = 1706.813; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 259 ; free virtual = 70227
Synthesis current peak Physical Memory [PSS] (MB): peak = 1875.479; parent = 1706.876; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 257 ; free virtual = 70225
Synthesis current peak Physical Memory [PSS] (MB): peak = 1875.479; parent = 1706.876; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 257 ; free virtual = 70225
Synthesis current peak Physical Memory [PSS] (MB): peak = 1875.519; parent = 1706.915; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     1|
|4     |LUT4  |     4|
|5     |LUT6  |   182|
|6     |MUXF7 |    64|
|7     |MUXF8 |    32|
|8     |FDRE  |   461|
|9     |FDSE  |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 257 ; free virtual = 70225
Synthesis current peak Physical Memory [PSS] (MB): peak = 1875.550; parent = 1706.946; children = 168.638
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3649.332; parent = 2675.250; children = 974.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2707.262 ; gain = 475.520 ; free physical = 290 ; free virtual = 70257
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2707.262 ; gain = 626.270 ; free physical = 289 ; free virtual = 70256
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2707.262 ; gain = 0.000 ; free physical = 327 ; free virtual = 70295
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2707.262 ; gain = 0.000 ; free physical = 282 ; free virtual = 70250
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a3620f56
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2707.262 ; gain = 954.863 ; free physical = 487 ; free virtual = 70455
INFO: [Common 17-1381] The checkpoint '/home/fkrieger/Documents/Projects/openNTT/OpenNTT_Github/vivado/vivado.runs/OpenNTT_BD_AXISlave8Ports_1_0_synth_1/OpenNTT_BD_AXISlave8Ports_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP OpenNTT_BD_AXISlave8Ports_1_0, cache-ID = 3b2d1179620ab03e
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/fkrieger/Documents/Projects/openNTT/OpenNTT_Github/vivado/vivado.runs/OpenNTT_BD_AXISlave8Ports_1_0_synth_1/OpenNTT_BD_AXISlave8Ports_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OpenNTT_BD_AXISlave8Ports_1_0_utilization_synth.rpt -pb OpenNTT_BD_AXISlave8Ports_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 30 09:23:21 2025...
