.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000000111000001000000001000000000
100000000000001011000000000000001011000000000000000000
110000000000001000000000010101001000001100111100000000
110000000000000111000010000000101110110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000010110000001101110011000000000000
000000000000000000000110000111101000001100110100000000
000000000000000000000000000000001110110011001000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000011100010100000001010000011110000000000
000000000000000000100000000000010000000011110000000000
010000000000001000000000001000000000010110100000000000
010000000000000001000000000111000000101001010000000000

.logic_tile 19 1
000000000000000001000000000111000000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000000000000110010000000001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101100110100101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000011101000111100001000000000
000000000000000001000000000000000000111100000000000000
000000000000000000000000010001001000000010100000000000
000000000000000000000010100000000000000010100000100000
000000000000000000000000000000000001001111000000000000
000000000000000000000010110000001111001111000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000001000000
001100000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000001111000000000000
110000000110000000000000000000001100001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000010000011101001101101110100000000
000000000000000000000100000101111010000100100000000000
001000000000000000000000001011101100101110000100000000
100000000000000000000000001011101111110100010000000001
010000000000000101000011100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000001111010001100111000000000
000000000000001101000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000001101000000000111101000001100111000000000
000000000000001111100000000000000000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000101000000000000001100110011000000000000
000000000000001000000000000011001000001100111000000100
000000000000000101000000000000000000110011000000000000
000000000000000000000110100011001000001100111000000001
000000000000000000000000000000000000110011000000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000000001010110011000000000001

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000010110000001011001111000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000100000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000000001001111010110000000110000000
000000000000000000100000000101001110111111000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
110000001000000000100000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000000000000000000000000101111011100101100100000000
000000000000000000000000001001011100001100110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000101011011011010010100000010
010000000000001001000000000000011110011010010000000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000011101001100110110000000
000000000000000000000000000000001100001100110000100010
010000000000010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000

.logic_tile 10 2
100000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000001000000000000000000100000011
000000100000100000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 11 2
100000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000010000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000110000001011101100101100100000010
000000000000000000000000000000101001100101100001000000
001000000000000101000000000000000000000000000000000000
100000000000000000100010110000000000000000000000000000
110000000000000000000000001000001010100101100100000001
100000000000001101000000001011001111011010010000000000
000000000000000000000111100111011100101001010000000000
000000000000000000000000000101110000111100000000000000
000000000000000000000000010000011001100101100100000000
000000000000000000000011011011001011011010010010000001
000000000000010011100000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000010000000011001111000010000000000
000000000000000000000110111011001011110100100000000000
000000000000000011100010100111111110100101100100000000
000000000000000000100100000000011111100101100011000000

.logic_tile 13 2
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000101100000110000110100000010
100000000000000000000000001111101001001111000000000001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010111000010010000000
000000000000000000000000001001011111110100100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101011100001101001010000000000
000000000000000000000100001001001110110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 16 2
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000111100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001001000001001100110100000000
000000000010000000000000000001001101110011000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000001011011101110000110010000000
000000000000000000000000000101101111111000110000000000
001000000000000000000000000101100000000000000100000010
100000000000000000000000000000000000000001000001000011
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000001110000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000010000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000010011100000000000001000000000
000000001100000000000011110000000000000000000000001000
001000000000001000000000000111000000000000001000000000
100000000000000111000000000000100000000000000000000000
010000000000000000000000010101001000001100110100000000
010000000000000000000010000000100000110011000000000000
000000000000000000000000000111000001001100110100000000
000000000000000000000000000000101100110011000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000001110000010000000001001111000100000000
000000000000000000000010010000001100001111000000000000
000000000000000000000110000011101010101000000000000000
000000000000000000000000001111010000000000000010000000
010000000001010000000000001111011100101000000000000000
010000000000000000000000000011110000000000000010000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000000000000011110010000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000000110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000001001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
001000000000001000000000000001001010110101000100000000
100000000000000001000000000011001101000101110000000000
110000000000000001100000000001001111011010010100000000
010000000000000000000000000000011000011010010000000000
000010000000000000000000000000000000011001100100000000
000001000000000000000000001011001100100110010000000000
000000000000000101100110000011001100010111100000000000
000000000000000000000010000001101010001111010000000000
000000000000000000000000000000011000011110000000000000
000000000000000000000000000001001111101101000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010001111000010101010100000000
100000000000001001000011100000010000010101010000000000
010101000000000000000011100101111011100101100000000000
110000000000000000000100000000011101100101100000100000
000000000000001000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000100000000000000111010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000000010011000000011001100000000000
000000000000000000000010100000101101011001100000000000
000000000000000000000000000101111011111000010000000000
000000000100000000000000000000101101111000010000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001001011110000011110000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000011111011010010000000000
000000000000000000000010111001001110100101100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000110100000000000001111000000000000
000000000000000101000000000000001011001111000000000000
000000000000000000000000001011001000111100000000000000
000000000000000000000000000011010000010110100000000000
000000000000001101000000000000011100011010010000000000
000000000000000101000000001001001100100101100000100000

.logic_tile 4 3
100000000000000111100000000000001100000011110000000000
000000000000000000100000000000010000000011110000000000
001000000000000011100000001000000000010110100000000000
100000000000000000100000000001000000101001010000000000
110100000000000101000000000000011010000100000100000000
110000000000000000100000000000000000000000000000000001
000000000000001000000000001111001010111100000000000000
000000000000000111000010111101000000000011110001000000
000001000000000000000110100101100000010110100000000000
000000000000000000000100000101101110001111000000000000
000000000000000000000010000000000001001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000001100010000001000000000000000100000000
000000000000000000100000000000000000000001000000000101
000000000000000000000000001000000000000000000100000001
000000000000000000000010001111000000000010000000000000

.logic_tile 5 3
000000000000000000000010110000000000000000000000000000
000000000000000111000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111101111000000001111000100000010
110000000000000000000110111101101000110000110010000000
000000000000001111000011100111111010000011110100000000
000000000000000001000000001011100000111100000010000100
000000000000000000000110000001000000100000010000000001
000000000000000000000010110000101110100000010000000000
000000000000000000000010100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000101100110110101101010111000010000000000
000000000000000000000010000000011111111000010010000000
110000000000000000000010001001001100101001010000000000
010000000000000000000100001011110000111100000010000000

.logic_tile 6 3
100000000000100001100110001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
001000000000000000000000000000000001000000100100000000
100000000000000000000000000000001010000000000000000000
110000000000000000000000000001000000010110100000000000
110000000000000000000011110000000000010110100000000000
000000000000000000000000000000000000000000000100000000
000000000000001111000000001101000000000010000000000100
000000000001000000000000000001000000010110100000000000
000000000000100000000010000000100000010110100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111010000000000000000100100000000
000000000000000000000010100000001101000000000000000100
000000000000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010000000000

.logic_tile 7 3
100000000000000101000111100111101111111000010000000000
000000000000000000100110000000001101111000010000100100
001000001010000000000000011101111001000111100000000010
100000000000000101000011100101001111001111110000000000
010000000010000000000011110000001000000100000110000000
010010000000000000000111110000010000000000000000000000
000000001110000111100000000011100000010110100000000000
000000000000001111000000000000100000010110100000000000
000000000000000000000000011011100001101001010000000010
000000000110000000000010001001001110110000110000000000
000000000000000001100000010011011110101001010000000000
000000000000000000000010000001110000111100000010000000
000000000000000000000000000000000000000000000101000000
000000000010000001000000001101000000000010000000000000
000000000000001011100011110000000000000000100100000000
000000000000000111000010010000001011000000000000100100

.ramb_tile 8 3
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000001100100101100100000010
000000000000000011000010110011011101011010010010000000
001000000000001011100000011001011110111100000100000000
100000000000000111100011111101110000000011110000000010
110000000000000000000000000000011001100101100110000000
100000000000000000000000000001001000011010010000000001
000000000000000101000000001001011110111100000100000000
000000001000001101100010111101110000101001010000000001
000000000000001000000010010111111101100101100100000010
000000000000001011000011100000001010100101100000000100
000010100000001001100000000001101111111000010000000000
000001000000001111000000000000101010111000010000000000
000000000000000001000000001000001111100101100100000001
000000000000000000000010000111011100011010010000000010
000010100001000111000010100001101111100101100100000001
000000000000000101000000000000101010100101100000000000

.logic_tile 10 3
000000000000000000000000001101000001110000110100000000
000000000000000000000000001111001100001111000000000100
001001000000000000000000000111100000110000110100000000
100000000000000000000000000111001111001111000001000001
110000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000001001110000111000000000000011110110100100100000010
000000100000000000000000000111001111111000010000100000
000000000100000101100000000011011111110100100100000000
000000000000000000000000000000001010110100100000000100
000001101100001000000000000101100001110000110100000100
000011100000000101000000000011001110001111000000000000
000000000101010000000000000000000000000000000000000000
000010000000000001000010010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 11 3
100001000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000010100001011011111000010000000000
100000000000000000000100000000111011111000010000000000
110000000000100000000000000011100000000000000100000000
010000000000000000000000000000000000000001000010000000
000000000000100000000110001000000000000000000000000000
000000000001000000000010111011000000000010000000000000
000000000000000011100000000011000000000000000100000000
000000000000000000100010100000000000000001000000000000
000000000000001011100010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001011100001101001010000000000
000000000000000101000000000111001001110000110000000000

.logic_tile 12 3
100000000010001000000010101000000000000000000100000000
000000000000001111000010111111000000000010000000000000
001000000001001000000000010000000000000000000000000000
100000000000000101000010000000000000000000000000000000
010000000000000000000000000000000001001111000000000000
010010000000000000000000000000001000001111000010000000
000000100000010111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000001001111000010000000000
000000000000000000000010111011011001110100100001000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000100100000000
000000000000000000000011100000001000000000000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000100001111000000000010000000000000

.logic_tile 13 3
100000000000001000000000000101100000000000000110000000
000000000000000101000000000000100000000001000010000000
001010000000000101100110110000011000000011110000000000
100001000000000000000010100000010000000011110000000000
110000000000000000000000000000011000000011110000000000
010000000000000000000000000000010000000011110000000000
000000000000000011100000010101100000000000000100000000
000000000110000000100011010000000000000001000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000010110011000000101001010000000000
000000000000010000000000001000000000010110100000000000
000000000000001111000000000001000000101001010000000000
000000000000000000000010100000000000010110100000000000
000000000000000000000100000001000000101001010000000000
000000000000000000000000000000001111110000000000000000
000000000000000000000000000000011001110000000000000000

.logic_tile 14 3
000000000000000101100000010000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000101000000010000001001001100111000000000
000000000000000000000010100000011000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000001101100000000001101000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000111000011101000001100111001000000
000000000000001111000100000000000000110011000000000000
000000000000100000000000000101101000001100111000000000
000000100000000000000000000000000000110011000010000000
000000000000000000000000001000001000101010100000000000
000000000000000000000000001011000000010101010000000010

.logic_tile 15 3
000000000000000000000110010000000001001111000000000000
000000000000000000000010100000001100001111000000000000
000000000000001001100000000001101011100101100000000000
000000000000000101000000000000001101100101100010000000
000000000000000111000110100001001100101001010000000000
000000000000000000000000000111100000111100000000000000
000000000000001000000000000111101000000011110000000000
000000000000001011000000001011110000111100000010000000
000000001010000101000010101001100000001111000000000001
000000000000000000000100000111001011110000110000000000
000000000000000000000110000111101000000011110000000000
000000000000001101000000001011110000010110100000000000
000000000000000101000000000000011010000011110000000000
000000000000000000100000000000000000000011110000000000
000000000000000001000010001101011110111100000000000000
000000000000000000000000000001100000101001010000000000

.logic_tile 16 3
000000000000000101000010100101011010010110100000000000
000100000000000000100110111001100000000011110010000000
001000000000000000000000000011001010000011110000000000
100000000000000000000011111001000000101001010010000000
110000000000000101100110110001000000011001100000000000
110000000000000000000010100000001011011001100000000000
000000000000001000000000011000011000100101100000000001
000000000000000101000010111101011100011010010000000000
000001000000001001100010010000011010010101010000000000
000010000000010001100110001001000000101010100000000000
000000000000001000000000001001100000101001010000000000
000000000000000001000010101101101100110000110000000000
000000000000000000000111101011001011110100010100000000
000000000000000000000010000011111111100010110010000000
000000000000000000000110000011101100100101010100000000
000000000000000000000000001111111101101010010000000000

.logic_tile 17 3
000000001000100111000110101001000000000000000000000000
000000000000000000100011110011100000111111110000000000
001000000000001101100000010111001100010101010000000000
100000000000000001000010100000110000010101010000000000
010000000000000000000000010101101010010101010100000000
010000000000000000000010000000110000010101010000000000
000000000000000111100110101000011001010010110000000000
000000000000000000100010111111011100100001110000000000
000000000000000000000000001101011011110001100100000000
000000000000000000000011111101111000001110010000000000
000000100000000001100000001001111010010111100000000000
000000000000001101000000001101011011000111110000000000
000000000000000001000010101011111110000011110100000000
000000000000000000000100001001010000111100000000000000
010000000000000000000000011000001110111000010000000000
110000000000000000000010000001001000110100100000000000

.logic_tile 18 3
000000000000100000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
001000000000000000000000001011001011101010010100000000
100000000000000000000000000111001010011010100000000000
010000000000001101100000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000000001111001100111011010100000100
000000000000000000000000000101011010100001000000000000
000010000000000001100000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000010111100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000100000001000000000000001100001000000001000000000
100000000000000001000000000000001010000000000000000000
010000000000000000000111100101101000001100110100000010
110000000000000000000100001001000000110011001000000000
000000000000001011100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000001101111110001100110100000100
000000000000000000000000000001010000110011001000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000101000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000100
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001010111100110010000000
010000000000000000000000000000001101111100110000100000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000001000000010110000001111011010010100000000
000000000000000001000110010001001010100101100000000000
001000000000000000000000000000001001101101000000000000
100000000000000000000000001001011111011110000000000000
110000000000000000000000001000011101010010110000000000
010000000000000000000000000111001101100001110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001001100000011111111100000011110100000000
000000000000000011000010000011010000111100000000000000
000000000000001000000000000000001111010010110000000000
000000000000000101000000000001001010100001110000000000
110000000000000101100000010000001000010101010000000000
010000000000000000000010101001010000101010100000000000

.logic_tile 2 4
000000000000000101000110010001101101101110000100000000
000000000000000111100011110001111001110100010000000000
001000100000000000000110110101101100010101010000100000
100001000000000000000010000000110000010101010000000000
010000000000000101100000011001011010101010010100000000
010000000000000111000010010101001000011010100000000100
000000000000001001100110000111011100010110100000100000
000000000000000001000100001101000000000011110000000000
000000000000000000000010000011111110010110100000000000
000000000000000000000010110101100000000011110000000000
000000001110001000000110100101011110110100010100000000
000000000000000101000000000101011110010001110000000000
000000000001001101000000001000001000011110000000000000
000000000000000001100000001101011101101101000000000000
000000000000000000000110001000000001011001100000000000
000000000000001101000000000111001101100110010000000000

.logic_tile 3 4
100000000000000000000110000101011111111000010000000000
000000000000000000000110110000111000111000010000000000
001000000000001111000000001101100000110000110000000000
100000000000000111100000000001001110001111000000000100
110000000000000000000000000000000000000000000100000000
110000000000000000000011100011000000000010000000000000
000010000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000101001010000000000
000000000000000111000000001001100000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100001101111111000010000000000
000000000000000001000100000000001010111000010000000000
000000000000000000000000011000011000100101100000000000
000000000000000000000010011111001011011010010000000100

.logic_tile 4 4
100100000000000000000110010001111010101001010000000000
000101000000001101000011100111110000111100000000000000
001000000000000000000010100000000000000000100100000000
100000000000001111000000000000001101000000000000000000
010000000000000000000000010101100001101001010000000000
010010000000000111000010100001001000110000110000000000
000000000000001000000000010000000001000000100100000000
000000000000000001000010000000001101000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000001000011111000000000000000000100000000
000000000000000000100111000011000000000010000000000000
000000000010000001100000000101001000101000000000000000
000000000000000000000000000000110000101000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001010000000000000000000

.logic_tile 5 4
100000000001000000000000000011100000000000000110100000
000000000000000000000000000000000000000001000000000000
001010000000000000000000000001101110000111100000000000
100001000000000101000011110000001011000111100000000000
010010100101001001100111011000000000000000000100000000
110000000000000001000010001001000000000010000000000000
000000000000000000000111000000000001000000100100000000
000000000000000001000100000000001010000000000000000000
000000100000000000000000000101001110011010010000000100
000000000000100000000000000000011010011010010000000000
000000000001010011100000000111011000111100000000000000
000000000000100000100000001101000000000011110010000100
000000000001000101100000011000000000000000000100000000
000000000100000000000010101101000000000010000010000001
000000000000000000000000000000001010011110000000000000
000000000000000000000000000101001111101101000000000000

.logic_tile 6 4
000000000000000000000110000000000000000000001000000000
000000000000000000000110100000001001000000000000001000
000000001010000000000010100000001001001100111000000000
000000000000000000000000000000011010110011000000000000
000000000000000000000000000001001000001100111000000000
000010001010000101000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000101000000000000001111110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000100
000000001110000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111000000010
000000000000000000000010100000001111110011000000000000
000000000000000000000110100000001001110011000000000000
000000000000000000000010000000001111110011000000000100

.logic_tile 7 4
000000000000000111000000000001001111110100010100000001
000000000000000000000000000000001001110100010001000000
001000000000000000000010111000011001111000010010000000
100000000110001101000011011111001110110100100000000000
010000000000000111000010000001100000010110100000000000
110000000000000111000000000000100000010110100000000000
000000000000101000000111010111100001111001110100000001
000000000000011011000011100001001010110000110000000001
000000000000001000000011100001011010111101010110000001
000000001010000001000000000011000000111100000000000000
000000000000000111000000010011111011111011010110000000
000000000000000000000010000001111011100001000000000001
000000000000000000000010000011011100101010010100000101
000000000000000111000000001111101010011010100000000000
000000000001011001000000010000000000001111000000000000
000000001100000111000010010000001010001111000000000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
100000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000001100000001100000000111000000000000000100000000
100000000000000000000000000000100000000001000001100100
010100000000000000000000000000000001000000100100000000
010000001110010000000000000000001110000000000000100000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000111100000000000000100000000
000000000000010000000000000000000000000001000001000000
000001000000001000000000000000000000000000100110000000
000000100000000101000000000000001111000000000000000000
000000000000100000000010001000011001111000010000000000
000000001110000000000010100011001010110100100000000000
000000000000000101000000000000000000000000000000000000
000010100000000101000000000000000000000000000000000000

.logic_tile 10 4
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
100000000000101101000000000000000000000000000000000000
110000000000000000000000001000000000000000000101100000
010010000000000000000010110001000000000010000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010000000000000000001010000100000110000000
000000001100000000000010110000010000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000110000000
000000000000000000000011100000100000000001000010100000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000100

.logic_tile 11 4
100000000001100000000111000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000001111000000000000
100000000000000000000000000000001001001111000000000000
010000000000000000000111100000011110000100000100000000
110000000000100000000111110000010000000000000010000010
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000100000000000000000011100000000000000100000000
000000000000000000000010110000000000000001000010000000
000000100000010101000000000000000000000000000100000000
000001000000001101100000001101000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000010
000010000000000000000000000011100000000000000100000000
000001000000000000000010110000000000000001000000000001

.logic_tile 12 4
100000000000000000000000010000011110111000010010000000
000010000000001001000011111001011000110100100000000000
001000000000000000000000000000000000000000100100000001
100000000000000000000000000000001111000000000010000000
110000000000000000000000001011101110000000000010000000
110000000000000000000000001011000000101000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000001000000000000011100000000001001111000000000000
000000000000000000000100000000001100001111000000000000
000000000000000111100000010111100000000000000100000000
000000000000001101100011110000100000000001000010100000
000000000000001000000110010111100000000000000100000001
000000000000001111000111010000000000000001000000000100
000000000000001000000010010000011101000001000010000001
000000000000001011000110000111011100000010000000000000

.logic_tile 13 4
100010100000000000000000000000000000000000000000000000
000001000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110011000000001000000011100000000001000000100000000000
110000000000000011000100000000001011000000000000000000
000000000000000000000110100101000000000000000100000001
000000000000000000000000000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000000000000000000000111100000000000010110100000000000
000000000000000000000100001001000000101001010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 4
100000000000000101000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
001000000000000101100000000101111000101000000010000000
100000000000001101000000000000000000101000000000000000
010000000110000000000010000000001110000011110000000000
110000000000000000000000000000000000000011110000000000
000000000000000001100000001000011110000111100000000000
000000000000000000000000000001011000001011010000000000
000000000000000101000000000000000000000000100100000100
000000000000001111100000000000001100000000000000000000
000000000000000000000010100111100001110000110000000000
000000000110000000000100000001101000001111000010000000
000100000000001000000000000000011100000011110000000000
000000000000001001000000000000010000000011110000000000
000000000000000000000110001000000000010110100000000000
000000000000001101000100000111000000101001010000000000

.logic_tile 15 4
000000000000000000000000010000000001000000001000000000
000000001110000101000010100000001001000000000000001000
000000000000000000000000010101111000001100111000000000
000000000000000000000010100000110000110011000000000000
000010101010001000000000000101001000001100111000000000
000001001100000101000000000000000000110011000000000000
000000000000000111000110100001001000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000100000000000000000001000001100111000000000
000000000001010000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000101101000001100111000000001
000000000000000000000000000000100000110011000000000000
000000000000001000000000000101101000101010100000000000
000000000000000111000000000000000000101010100000000000

.logic_tile 16 4
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000010100011011110001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000100101000000000101101000001100111000000000
000000000000000000100010110000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000001101000010110000000000110011000000000000
000000000001010000000000000000001000001100111000000000
000000000000100000000010110000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000001000001101000000000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000001100000000000000000000000000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001001110011000000000000

.logic_tile 17 4
000000000000000000000000000111011111101101000000000000
000000000000000000000000000000001011101101000000000000
001000000000000101100000000111000001001111000000000000
100000000000000000000000000011101010010110100000000000
010000001110000001100111101001100000000000000000000000
110000000000000000000100000101000000111111110000000000
000000000000001001100010100000011011100101100000000000
000000000000000101000000000111011110011010010000000000
000100000000000001100011101001100000010110100000000000
000000001100000000100000000101001010110000110000000000
000000000000000001100010001000001110100101100000000000
000000000000000000110000000011001101011010010010000000
000000000000001111100110000000011101001100110100000000
000000000000000111100100000000011111001100110000000000
110000000000000011000111100000000000000000000000000000
110000000000001111100100000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000011000000001111000000000000
000000000100000000000011100101101101101001010000000000
001000000000000101000000001111000001001111000100000000
100000000000000000000000000111001101110000110000000000
010000000000000101000000000011000000001111000100000000
010000001100000000000000001011101010110000110000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000110010111011001001011010000000000
000010100000000000000110000000001101001011010000000000
000000000000001001100110010111011101011010010100000000
000000000000000001000010000000101100011010010000000000
000000000000001001100010100001101111011010010100000000
000000000000000001000100000000001101011010010000000000
110000000000000111000000000111011101011110000000000000
110000000000001101100000000000101100011110000000000000

.logic_tile 19 4
000000100000000001000111110000000000000000000000000000
000000000000000000100110000000000000000000000000000000
001000000000000000000110000000000000000000000100000000
100000000000000000000010111001000000000010000000000000
110000000000000000000000000000001100000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011110001011011111001100000000000
000000000000000000000011101001011001110000100000000000
000000000000001000000000000011101111111101010000000000
000000000000000001000000000001001001100000010000000100
001000000000000001100010100000000000000000000100000000
000000000000000000000100001011000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000001111000000000000001110000000000000000000

.logic_tile 20 4
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000010000000000111001110010000000
100000000000000000000010001101001001110110110000000000
010000000000100000000111000000000000000000000000000000
110000000001010000010010110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000101000001000110000100000000
000000000000000000000000000000101001000110001000000100
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000010000000000000000000000111111100001100111000000000
000001000000000000000000000000100000110011000000000010
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000010000000001000000110110000001001001100111000000000
000001000000000101000010100000001110110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000101100010000000001001001100111000000000
000000000000000101000010100000001111110011000000000000

.logic_tile 2 5
000000000000000000000000010000001010001011010000000000
000000000000000000000010001011011001000111100000000010
001000000000000101100000001000001010010101010000000000
100000000000000111000000000001000000101010100000000000
010000000001000001100111000101000000001111000100000000
110000000000100111100110101001101101110000110000000000
000000000000000000000000001101000001110000110000000000
000000000000000101000000000101001000101001010000000000
000000000000000101100000010000001110000011110000000000
000000000000000000000010010000010000000011110000000000
000000000000000000000000011000001110011010010000000100
000000000000000000000010100111011010100101100000000000
000000000001000000000110110000001100000011110000000000
000000000110100000000010100000000000000011110000000000
010000000000000000000000000011100000010110100000000000
010000000000000101000000000000100000010110100000000000

.logic_tile 3 5
000100000000001101000110000001011011000111100000000000
000100000000000001100000000000101100000111100000000000
001000000000000000000000000001011011011010010000000000
100000000000000000000000000000001111011010010000000100
110000000000000111100010100001001111110001100000100000
100000000000000000100100000111011111001101100000000100
000000000000000101000000001011101010111100000000000000
000000000000001101100010100011110000010110100000000000
000000000000000000000000000000011011100101100010000000
000000000000001001000010001011011110011010010000000000
000000000000000101000000000101001101100101100100000001
000000000000000101000010100000001110100101100000000000
000000000000000101100000001000011100011010010000000100
000000000000000000000010101011001011100101100000000000
000010100000000111000010100011011111101101000010000000
000000000000000101100010010000101011101101000000100000

.logic_tile 4 5
100000000000000000000000010000011001111000010000000000
000000000000000101000011100001001000110100100000000000
001000000000001101000000000011100000000000000100100000
100000000000000011000000000000000000000001000000000000
010000000001000000000110100000000000001111000000000000
110000000000000000000110110000001110001111000000000000
000010100000000001000010100101100000000000000100000001
000001000000001101000100000000000000000001000000000000
000000000000000101000000000101101111111000010000000000
000000000000000000100000000000001101111000010000000000
000000000000001000000000011000000000010110100000000000
000000000000000011000010001111000000101001010000000000
000100000000001001100000000000000000000000000110000000
000000000000001011000000001001000000000010000000000000
000000000000000000000000010101101110101000010000000000
000000000110000000000010001101101100110000010000000000

.logic_tile 5 5
000000000001001000000110101011100000110000110110000001
000000000000000101000000000101101101001111000000000000
001000000000001111000111000000011001100101100100000000
100000001100000101000010100101011010011010010000000001
110000000000000001000000000111111010100101100100000000
100000000000101111000010100000011000100101100010000000
000000000000100011100000000011101010100101100110000000
000000000000010001100010000000101011100101100000000001
000000000000001000000000010001111100111100000110000000
000000000000001001000010010011000000000011110000000001
000010100000000001100110000011101110000000010010000100
000000000000000111100110000000011110000000010000100100
000000000000000001100011100001111110111100000100000000
000000000000000111100000000111110000000011110000000001
000000000000011000000111010001111110100101100100000000
000000000000101001000010010000011001100101100010000000

.logic_tile 6 5
100000000000000000000010101101101100101001010000000000
000000000000000000000000001011000000111100000000000000
001000000000000001100010111000001100110100100000000000
100000000000000000000011101011011001111000010000000000
010000000000000000000011111011100000101001010000000000
110001000000000000000110000101001100110000110010000000
000010000000000101000111101011011010111100000010000000
000001000000000101000110100011000000000011110000100001
000000100000001001100000000000000001000000100100000001
000000000000000001000010100000001001000000000000000000
000000000000000101000110011000011010111000010000000000
000000000000000000000110011101011011110100100000000000
000000000000000000000111000001111000111100000000000010
000000000000000000000000001111100000000011110010000000
000000000000000000000000000011000001001111000000000100
000000001110000000000000001001101101110000110000000100

.logic_tile 7 5
100000000000000000000000000101000000000000000100000010
000000000100000000000010110000100000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000100001001000000000000000000001000000100100000000
010001000110001011000011100000001011000000000000000001
000000000000010111100010010000000000001111000000000000
000000000000100000100011000000001110001111000000000000
000000000000000000000000010101011010111000010010000000
000000000001010000000011110000011001111000010000000000
000010000000000000000000010000000000000000000000000000
000001000010000000000010000000000000000000000000000000
000000000001001000000000001000000000000000000100000001
000000000000000001000000000101000000000010000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000

.ramb_tile 8 5
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000010101010010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000110000000000000000000000000000
000000001000010000000000000000000000000000
000000001010000000000000000000000000000000
000000001010000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000100000100000000000000000000000000000

.logic_tile 9 5
100000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000010000000000000000000000000000000000000000
110000000010000000000000000111111101000001000011000000
110000000000000000000000000000101101000001000000000100
000010100000100000000000001000011101100000000010000000
000010100000010000000000001111011100010000000001000000
000000000000000000000000000000001110000100000110000000
000000000000000000000000000000010000000000000000100000
000000000001010011100000000001000000000000000100000100
000000000000000000100011100000100000000001000000000000
000000000010000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000101100000101100000010111100000000000000110000000
000010100000000000000011010000000000000001000000000000

.logic_tile 10 5
100000000000001111100110010001001101000010100000000000
000000000000001011100010000111111010000001100000000000
001000000100000011100111011011000001111001110000000000
100000000000000000000011011101001001100000010000000000
010000000000001101100111101001011111010111100000000000
110000000000000001100100001111001100000001000000000110
000000100000000011000111111001011000101001010000000000
000001000000001011000111010001010000010101010000000000
000010000000000000000011001111111011000110100000000000
000000000000000001000110010111101011001001100001000110
000000000001110000000000000011001110101011110000000000
000000001101010001000000000000110000101011110000000100
000100000000001001100011100111001011001001100010000001
000000000000001011000000000101001011001001010010000000
000000000001000011000010000001000000000000000100000100
000000001010101011000010110000100000000001000000000000

.logic_tile 11 5
100000000000100000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000001
001000000000000101100000011000000000000000000110000000
100000000000000000000010100001000000000010000000000000
110000000000000000000000000000000000010110100000000000
110000000000000000000000000011000000101001010000000000
000000000000000000000110110000011100000011110000000000
000000000000000000000010000000010000000011110000000000
000000000001011101000111000011000000000000000100000000
000000000000000001100100000000000000000001000000000000
000000000000000000000000000101100000010110100000000000
000000000000100000000010010000100000010110100000000000
000000000000000000000010001000000000000000000100000000
000000000000000000000100001001000000000010000000000010
000000000000010000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000

.logic_tile 12 5
000000000000100101100000010000000000000000001000000000
000000000000010000000010100000001001000000000000001000
000100000000010101100110100000001000001100111000000000
000000000010100101000000000000011010110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000001101000000000000001011110011000000000000
000000000000000000000000000001101000001100111000000001
000000000000000000000000000000000000110011000000000000
000000000000000001100000000001101000001100111000000000
000000000000000000100000000000100000110011000000000000
000000001101000000000000000000001000001100111010000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000001101000001100111000000001
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000101010100000000001
000000000000000000000000000001000000010101010001000000

.logic_tile 13 5
100000000000000101000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
001010100000100000000000000011100000000000000100000000
100000000001010000000000000000000000000001000000000000
110000000000001000000000000101000000000000000100000000
010010000000000111000000000000000000000001000000000000
000000000000001000000000000000000001000000100000000000
000000000000000101000000000000001010000000000000000000
000000000100100000000111010000000001000000100100000000
000010000000000000000110010000001101000000000000000001
000011001100000000000000000001000001001111000000000001
000011000000000001000010000001101110110000110010000000
000000000000000000000000000001011110001011010000000000
000000000001000000000000000000001001001011010000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000001011000000000010000000000001

.logic_tile 14 5
100000000000000000000010110001000000101001010000000000
000000000000000000000110011101101111001111000000000000
001000000000001000000110111101101010101000010000000000
100000000000001001000011011001101111111000000000000000
110000000000000001100110010000001010000100000100000000
010000000000000000100111110000010000000000000000000001
000000000000001000000110000001001111000111100000000000
000000000000001011000000000000101100000111100000000000
000000000000001000000110010001101111110001100000000000
000000000000000001000110010101111011001110010010000010
000000000000000001100000001000000000000000000100000000
000000000010000000000000000101000000000010000000000000
000000001100000001100110010000001101000111100000000000
000000000000000000000010000011011000001011010000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000001

.logic_tile 15 5
000000000000001011100010100111101101110100010100000000
000000000000010101100011111011101101010001110000000000
001000000000000101000111110111111001011010010000000000
100000000000000101000110100000011000011010010000000000
010000000000000101100110101000001010011010010000000001
010000000000000000000010100101011010100101100000000000
000000000000000101100000000111001010011010010000000001
000000000000001101000000000000111001011010010000000000
000000000001010001000000000001100001001111000010000000
000000000000100000100011100001101000110000110000000000
000000000000000000000000010000000000001111000000000000
000000000000000111000011000000001000001111000000000000
000000000000001000000010101001100001110000110000000000
000000000000000001000100001001001110101001010000000000
000000000000000101000000001011011100110100010100000001
000000000000000000100010100101101110100010110000000000

.logic_tile 16 5
000000000000000000000110101011001001000100100000000000
000000000000000000000010011011101011010010000010010100
001010000000000000000000010000001010000011110000000000
100001000000000000000010100000000000000011110000000000
010000000000000101100010101111101110000011110000000000
010000000000000000000100001001100000111100000000000000
000000000000000000000110000000001010000100000100000000
000000000000000000000000000000000000000000000000100000
000000001110000000000010001000001110100101100000000000
000000000000000000000000001111011011011010010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000001000011100000010000000011110000000000
000000000000000000000110010101011110010110100000000000
000000000000000000000110011111110000000011110000000000

.logic_tile 17 5
000000000000001000000000000000011111011010010000000000
000000000000000001000011101101011000100101100000000000
001000000000000000000110000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000101000010101001101010000011110000000000
010000000000000101000010101111100000111100000000000000
000000100001000000000000000011101010111011010100000000
000000000000000000010000001111001011010010000000000000
000000000000000000000110010000001101111001000100000000
000000000000000000000010000001011100110110000000000000
000000000000000000000000001011101100111101010100000010
000000000000001001000000000111010000010100000000000000
000000000000000000000000000001101011001000100000000000
000000000000000000000010000000101111001000100000000000
000000000000001000000110010001101011001011010000000000
000000001000100001000110010000011111001011010000000000

.logic_tile 18 5
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000001000000010100000000000000000000100000000
100000000010000101000000000111000000000010000000000000
010000000000000101000110001000000000000000000100000000
110000000000001001000000001101000000000010000000000000
000000000000000000000010000111000000010000100000000000
000000000000000000000100000000001010010000100000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000011101101011000000011110000000000
000000000000000000000100001001000000010110100000000100
000000000000001101100110000000011100000100000100000000
000000000000001001000100000000010000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 19 5
000000000000000000000110100101101000111101010000000000
000000000000000000000010010000010000111101010000000001
001000000000000000000000000101100000000000000100000111
100000000000000000010000000000000000000001000001000000
010000000000000101100110010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000001000110111011001010101000000000000000
000000000000001101000010100011101011111001110000000000
000000000000000000000000000101111101101000010000000000
000000000000000000000010101101101011010101110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000111011011001101000000000000
000000000000000000000000000000111001001101000010000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000001011101000000100100000000000
000000000000000000000000001011001010010010000000010000
001000000000000000000010101011001110000000000000000000
100000000000000000000000001001000000101010100000000000
010000000000001001100010000011000000000000000100000000
110000000110000111000000000000100000000001000000000000
000000000000000111100110010011011010110000010000000000
000000000000000000000011010011111010100000000000000100
000000000000011111000011110000011110000100000100000000
000000000000010111000110000000010000000000000000000000
000000000000000111000000010011001111011010010000000000
000000000000000000000010100000001001011010010000000000
000000000000000101100000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000011110000000000000001000000000000

.logic_tile 2 6
000000000000000000000010100101111101100101100000000000
000000000000000000000000000000111001100101100000000000
001000000000001000000110010001111100010110100000000000
100000000000001001000011101001010000000011110000000000
010010000001001000000011101001000001110000110000000000
110000000000001001000000000001101101001111000000000000
000000000000001101100111000111111011110100010100000000
000000000000001011000110110000101001110100010000000001
000000000000000000000000011000011111011010010000000000
000000000000000000000010001101011110100101100000000000
000000000000000101110110111000001110101101000000000000
000000000000000000000010010011001010011110000000000000
000010000000000001000000000101111101000111100000000000
000000001000000000000000000000111001000111100000000000
000000000000000001100111011011011110101001010100000000
000000000000000000000110100101110000010101010000000001

.logic_tile 3 6
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001001000000000000001000
000000000000000101000000000000001000001100111000000000
000000000000000000100000000000011101110011000000000000
000000000000000000000000010101101000001100111000000000
000000000000000000000011110000000000110011000000000000
000000000000000001100000000000001001001100111000000000
000010000000001101100000000000001000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000001000000000000000000000000001000001100111000000000
000000000000010000000000000000001110110011000000000000
000000000000001101000000000000001000001100111000000000
000000000000000101000000000000001110110011000000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 4 6
100000000000000111000000000000000000010110100000000000
000000000000000000000010111101000000101001010000000000
001011100000000000000000000101101000011010010000000001
100001001010000000000000000000111011011010010001000000
110000000000000111100010110001000000000000000100000000
110000000000000000100010100000000000000001000000000100
000000000000000001000010100000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000100000001000000000000000000001000000100110000000
000000000000001011000011110000001010000000000000000000
000000000000000000000000000000001100000100000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000110101101000000010110100000000000
000000000000000000000100001101101001001111000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000100

.logic_tile 5 6
100000000100000001100000011001001010111100000000000000
000000000110000000100011000111000000000011110010000000
001000000000001000000000000101100000000000000110000000
100000000000001001000000000000100000000001000000000000
110000000000000000000110010000000000100000010000000000
110000000000100001000011011001001011010000100000000010
000010000000001001100011100001101111110001100010000000
000000100000000001100010000011001010001110010000000010
000000000000000101100010100000000000000000100110000000
000000000000000001000100000000001100000000000010000000
000010100000001000000000000000011100111000010000000000
000001000000001001000010001011001011110100100000000100
000010000000000001100011101000011011101101000000000000
000000000000000000000000001011011010011110000000000001
000000000000000001000000001001101110101000010000000000
000000000110000000000000000101001100110000100000000000

.logic_tile 6 6
000000000000000000000110000000000000000000001000000000
000000000100000000000110110000001110000000000000001000
000000000000000011100110000000001111001100111000000000
000000000001010000100100000000001001110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000011100001001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000001001000000000000000001000001100111000000000
000000000000000101000000000000001100110011000000000000
000000001010000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000010101110000101100000000111101000001100111000000000
000000001010000000000000000000100000110011000000000000
000000000000010000000000010000001001110011000000000100
000000000000000000000010100000001000110011000000000000

.logic_tile 7 6
100000000000000111100010000000000000010110100000000000
000000000000000000100010101001000000101001010000000000
001000000000000000000000000011100000010110100000000000
100001000000000000000000000000000000010110100000000000
110000000000000000000010000000000000000000000100000000
010000000000000000000000001101000000000010000000000000
000000001010000000000000000000000000000000000100000000
000000000000000000000010100001000000000010000000000100
000000000000001000000000001111011010000111100000000000
000000000010000111000011100011111100001111110000000100
000010000000001000000000000000000000000000100110000000
000001000000001001000000000000001110000000000000100000
000000000000000000000000010111100000010110100000000000
000000000000000111000011110000000000010110100000000000
000000000000000000000000000000000000000000100100000001
000000000000000001000000000000001001000000000000000000

.ramt_tile 8 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 6
100001000000000011100011100000011100000100000100000000
000000000110001111000010100000010000000000000001000100
001000000000001101000000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000
010000000110000000000111010000000000000000000000000000
010000000000001111000111101001000000000010000000000000
000000000000000101000110110011111010001000000000000000
000010000001000000000111000001011010001101000000000000
000010100001010000000000000101001000101000000000000000
000000000000100000000000001101110000111110100000000000
000000000000000000000010000000011010000011110000000000
000000000000000111000100000000000000000011110001000000
000000000010000000000000001101111000010010100000000000
000000000000000000000000000001101000000010000000000000
000000000000000000000010100111100000000000000110000001
000000000000000000000000000000100000000001000001000000

.logic_tile 10 6
100000000000000111100110100101011001110001010000000000
000000000000000000100010010000111000110001010000000000
001000000000011111100111101111001111101001010000000000
100000000000001111000111100111011111101011010001100000
010000100000001000000010110001001001110000010000000010
010001000000001011000111101101011100110000110000000000
000001000111000101000010100101100000000000000100000000
000010000000100000000100000000100000000001000000000011
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001010000000000010000100
000000000001011000000000001001100000111001110000000000
000000100100000011000000001001101010100000010000000000
000000001000000001000010000001011001000110100000000000
000000000000000101000000000011001110000100000000000000
000000000000011001100000010000000000000000000100000001
000000000000100011000010000111000000000010000010000000

.logic_tile 11 6
100000000000000101100000010011011010111000010000000000
000000000110000000000010000000011001111000010000000001
001000000000100011100000000011100000000000000100000000
100000000001010101100000000000100000000001000010000000
010000000000000000000010000011111111111000010000000000
110000000000000000000000000000001000111000010010000000
000000000000000000010000000111100000000000000110000000
000000000000000000000010100000000000000001000001000000
000000000000000001100000001111111100101001010000000000
000000000000000000000000001111110000111100000000000000
000000000000000001100110010000000000000000000100000000
000000000000000000000010010001000000000010000010000000
000000000000000000000000010000001110000100000100000100
000000001010000000000010010000010000000000000000000010
000010000000001001100010101000000000000000000100000000
000000000000000001100010100001000000000010000010000000

.logic_tile 12 6
000000000000001101100000010001100000010110100000000000
000000000000000011000011110000000000010110100000000000
001000000001011101000010100011101100111100000100000000
100000000000100011100110110101110000000011110000000000
110000100000000111100000011101111110111100000101000000
100000000000000111100010010101000000000011110000000000
000000000000001101100110100111111001100101100100000000
000000000000000101000000000000001111100101100000000100
000000000000000000000000011000011001100101100100000100
000000000000000000000010101001011011011010010010000000
000000000000000101100000000000001001111000010000000000
000000000000000000000010001101011100110100100000000010
000000000010000000000000000001000000110000110100000000
000000001101010000000000000001001010001111000001000000
000000000001001001100000010001000001110000110100000101
000000000000101001000011101101101100001111000000000000

.logic_tile 13 6
000000000000000000000000010000011010100001110000000000
000000000000000000000011011011011001010010110000000000
001000000000000001100000010111000000010110100000000000
100000000000000000100011011011101100001111000000000000
110000001110100101000111100111011110100001110000000000
100000000001000000000000000000011011100001110000000000
000000000000100011100000000111000000110000110000000001
000000000001010000100010100011101101001111000010000000
000000001100000001100010110111011110011010010100000001
000000000000000000100011100000011011011010010000000000
000000000000000000000110100001111010111000010000000000
000000000000000000000000000000101111111000010000000000
000000000000000000000010110011111000001011010000000000
000000000000000001000110000000101010001011010000000000
000000000000000000000000011101000001001111000100000100
000000000000000000000010001011001000110000110000000000

.logic_tile 14 6
100000000001010111000000011101101110111100000000000001
000000000100110000000011110101110000000011110000000000
001001001100000000000010100000011011111000010000000000
100000100000000000000000001111001011110100100000000000
010000100000001111100000000011101010100101100000000001
010001000000000101100010100000101111100101100000000000
000000000000000001000000010000000001000000100110000000
000000000000000001000010000000001100000000000000000000
000000000000000000000000001000011010011010010010000000
000000000000000000000000001011001010100101100000000000
000001000000001011100111110000000000000000000100000000
000010100000001001010010010001000000000010000001000000
000010100000000000000110000101011100101001010000000000
000001000000000000000111101111010000111100000000000000
000000000000000000000110000111111101000111100000000000
000000000000000000000100001101101001001111110000000000

.logic_tile 15 6
000000000000000001100010100001001010110101000100000000
000000000000000101000100000001101010001010110000000000
001000000000000000000010100000000000011001100100000000
100000000000001101000000000001001001100110010000000000
110000000000001001100110001011101110001100110100000000
010000001110000001000000000001101111010101010000100100
000000000000001000000011100001001100010111100000000000
000000000000000101000000001001001000000111110000000000
000000000000001101100000011101100000000000000000000000
000000000000000001000011000011000000111111110000000000
000000000000001001100110001000001011011010010100000000
000000000000000011000000000011011001100101100010000000
000000000000000000000010000011011111011010010101000000
000000000000001001000100000000011011011010010000000000
110000000000000011100000010111011001011010010100000000
110000000000000000000010000000101101011010010000000100

.logic_tile 16 6
000000000000100000000110100111011000101001010100000001
000000000111010101000000000001100000111110100000000000
001000000000000001100000000111111010010010110000000000
100001000000000000100000000000111001010010110000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100111101000011010000111100000000000
000000000010000000000100001111001110001011010000000000
000000000000001001000000000111000000111001110100000000
000000000000000001100011110011101000110000110000000110
000000000000000001100000000001000000101001010100000010
000000001110000000000010011111001100111001110000000000
000000001100101000000111000000000001011001100000000000
000000000001001111000010011111001101100110010000000000
000000000001010000000110011001000000101001010100000010
000000000000100000000110010011001111111001110000000000

.logic_tile 17 6
000000000000000101100000000111000000010110100100000000
000000000000000000000011100000100000010110100000000000
001000100000000000010111100000000001001111000100000000
100001000000000000000000000000001110001111000000000000
010000000000010000000000000111000000010110100100000000
010000000000100011000000000000000000010110100000000000
000000000000000000000111101000000000010110100100000000
000000000000000000000100001001000000101001010000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110000000011110010010110000000000
000000000000001001000100000101001000100001110000000000
000000000000000000000000010011100000010110100100000000
000000000000000111000010010000100000010110100000000000
000000000001001001000000000000011100000100000100000000
000000000000001001000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000110110011111000011110000000000000
000000000000001101000010100000101000011110000000000000
001000000000000101100000011111011010000100000000000000
100000000000000000000010101111111111101000010000000000
010000000000001101100010011011011010101011110000000000
110000000000000101000010001011101010001001000000000000
000010100000001001000110101001011000010000110000000000
000001000000000101100000001111111111100110110000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110000011101100101000010000000000
000000000000000000000010100101111001000000010000000000
000000000000000101000111101011001010110110000000000000
000000000000000000000010100111011110110000000000000000
010000000000000001100000001001000001001111000100000000
110000000000000000000010101011001000110000110000000000

.logic_tile 19 6
000000000000000101000000011011011110000000000000000000
000000000000000000000011001101001111000100000000000000
001000000000000000000000000000001011011010010100000000
100000000110000101000000000101001100100101100000000000
110000000000001001100110000001011010011101000010000100
010000000000000101000000001101011100010100000001000100
000000000000000000000110001111001111101110000000000000
000000000000000000000011100111101111101100000000000000
000000000000001101100000010001001110101000000000000100
000000000000000001000010110000000000101000000001000000
000000000000001111000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001001100110110111101101000110100000000000
000000000000000001100010101001001000000100000000000000
110100000000001101100000010000011110000010100000000000
010000000000000101000010001111000000000001010000000000

.logic_tile 20 6
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000001000000000000101011010001100111100000000
100000000000000001000000000000000000110011000000000000
110000000000000001100000000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100110100000000
000000000000000000000011000000001000110011000000000000
000000000000000000000000000101100000010110100100000000
000000001010000000000000000000000000010110100000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000100000000101100000000000000000000000000000000000
110001000000000000100000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000101000000101001010100000000
000000000000000000000011100011001111111001110010000000
001000000000000000000000001001111001001000000000000000
100000000000000101000010100111101111001101000000000000
010000000000000000000110000101101010111100010100000000
010000000000000101000100000000101100111100010000000000
000000000000000001100000010101101100111000110100000001
000000000000000000000010000000001010111000110000000000
000000000000001000000000000101000000101001010100000001
000000000000001011000000000011001011111001110000000000
000000000000001000000000000000001100111000110110000000
000000000000000001000000001111001010110100110000000000
000000000000001000000110010000001011111100010100000001
000000000000000001000010000011001100111100100000000000
000000000000001000000000010011000000101001010100000000
000000000000000011000011010101001110110110110000000010

.logic_tile 2 7
000000000000000000000000000000001010000011110100000000
000000000000100000000011100000000000000011110000000000
001001000000000101000000010001000000010110100100000000
100000100000000101000010010000100000010110100000000000
010000100000000000000010011000000000000000000100000000
110001000000000101000011110011000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000010100000001110000000000000000000
000010100000000000000000001000000000010110100100000000
000001000000000000000010000001000000101001010000000000
000000000000000000000000000000001100000100000100000000
000000000000000001000000000000010000000000000000000000
000000000000000000000000000001101011000111100000000000
000000000000000000000000000000011001000111100000000000
000000000000000000000000001000000000010110100100000000
000000000000000001000000001101000000101001010000000000

.logic_tile 3 7
100000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000100000000011100000000000000000000000000000
010010100000000000000010000000000000000000000000000000
110000000010100000000100000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000110000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 4 7
100000000000001000000000000111011110000010000000000101
000000000000001101000010010000011111000010000000100001
001000000000010000000010100001000000010110100000000000
100000000000100000000100000000000000010110100000000000
010000000000000001000110100000000000000000100100000000
010010000010000000000000000000001010000000000000000000
000000000000000101000000000000000000000000000110000000
000000000000000000000000001011000000000010000000100010
000010100000000001000010000001100001110000110000000000
000000000000000000000000001101101010010110100000100000
000000000000000000010000000000000000000000100110000000
000000000000000000000000000000001100000000000011000000
000001000000000000000011000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 5 7
100000100000000000000010100000000000000000000000000000
000000001000000000000010100000000000000000000000000000
001000000000001000000000000101101000111000010000000000
100000000000000001000000000000011100111000010000000100
010000000000000001100010001011000000000000000000000000
110000000000000101000100000101000000111111110000000010
000000000001000011100000000001101110000011110000000001
000000000000000000000010000101010000101001010000000000
000000000000100101000000000000011010000111100010000000
000000000001010000000010100101011101001011010000000000
000000000001000000000000000111000000011001100010000000
000000000000100000000000000000101010011001100000000000
000000100001000000000010100111000000000000000100000000
000010000010000000000010000000100000000001000000000010
000000100000000000000000000000000000010110100000000000
000001000000000000000000001001000000101001010000000000

.logic_tile 6 7
000000100001000000000110001101111010000011110000000000
000000000000100000000110100101010000111100000000000001
001000000000000101000111111000011011000111100000000000
100000000000000000000010101101001010001011010000000000
110000000000000111000000000000000001001111000000000000
110001000000000000100000000000001001001111000000000000
000001000000001111000000001001000000001111000000000000
000010000000000001100010101011101001110000110000000001
000000000000000000000000000001101110100001110000000000
000000000000000000000000000000011010100001110000000000
000000000000001000000110001111100000000000000100000000
000000000000001011000100001001000000111111110000000010
000000000000100000000011110111011000011010010000000000
000000000001000000000110100000101010011010010000000001
110000100000000001100000001000001000000111100000000000
010001000000000000000000001011011001001011010000000000

.logic_tile 7 7
000000000000000011100000000101100001110000110100000000
000000000000000000000000000011101101001111000010000000
001000000000001000000010101011100001001111000000000000
100000001100001011000011100101001101110000110000000100
110000000000010000000000001101111100010110100000000000
100000000000000000000010100011010000000011110000000000
000000000000000001000110110101111110110101000100000000
000000000001011111000011100001001111000101110010000000
000010100001011000000000000000011001011010010000000100
000001000000101101000000001111011011100101100000000000
000000000000001000000110010001111000100101100100000001
000000000000001001000011000000011011100101100010000000
000100000000000000000110000101100001110000110100000001
000000000110000000000110010011101101101001010000000100
000010000000000011100000000101101111110100100000000000
000000000000000000100000000000111001110100100000000000

.ramb_tile 8 7
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001000010000000000000000000000000000

.logic_tile 9 7
100001000000001000000000000000011100000100000100000000
000010000000000111000000000000010000000000000000100000
001000001010001000000000000000011100000100000100000000
100000000000011111000000000000000000000000000000000110
010000000100000000000111100101100000000000000100000000
110000000000000000000010000000100000000001000001000000
000000001010000000000010100000000000000000000100000000
000000000001010000000111111101000000000010000001000000
000000000000000000000000000000000000000000100100000000
000000000000000111000000000000001000000000000001000000
000000001110000101000110100011000001100000010000000000
000000101010000001000010000111001100110110110000000000
000000000100101000000000000000000001000000100110000000
000000000000011101000000000000001101000000000000000000
000000000000011000000000001101111000101001010000000000
000000000000000001000000000111100000111100000000000000

.logic_tile 10 7
100000000000001001100010100011000000101001010000000000
000000000000001001000100000111001000110000110000000000
001000000000000111100111000011101011110100000000000000
100010100000001101000110110101001000110000000000000000
110000000001010111000000000111000000000000000101000000
010000000110101101000010000000000000000001000001000000
000000000000001011100111101101111111101000010000000000
000000000000000111000100001011101010000000010000000000
000000000001010101100000011001101001010000110000000000
000000000000001111100010010111111011000000100000000000
000010001000001001000111100001101111000110100000000000
000000001110000001100110001101111100001111110000000000
000000000000011001000111001111111110000110100000000000
000000000110100101000100000101011100001111110000000000
000000000000000011100000011001111100010000100000000000
000000000000001111100011010001011000100000110010000110

.logic_tile 11 7
100000100001001001100000000111101011010100000000000000
000001000000010001100010000011111000101100000001000010
001000000000001001100110111000000000000000000110000000
100001000000001011000010101001000000000010000000000000
010000000000000111100000000001011011010111100000000000
010000001010000000000010110101011101001011100000000000
000000000000000000000011111111111111010111100000000000
000000000000001101000010011011101110001011100000000000
000000000000000000000000010001101111111101010000000000
000000000000001111000011101011001111100000010000000000
000000000000000001000010000101111101101000110000000000
000001001100001111100011100001101100100100110000000000
000000000001011000000110010000000000000000100100000000
000000000110001111000010000000001000000000000011000000
000001000000000011100010001001101110100000000000000000
000010100000001001100010000101111111000000000000000001

.logic_tile 12 7
100001000000001011100000001101101011010111100000000010
000000100000010101100000000001011010001011100000000000
001000000010001001110000010000000001000000100110000000
100000000000001111000011100000001111000000000000000000
010000000000000000000010100000000000000000000100000000
110000000000001101000110100001000000000010000000000100
000000001111000011100111100000000000100000010000000001
000000000000100001100000000101001000010000100000000000
000000000000000000000110000111011110000001000010000101
000000000000000000000000000000001110000001000000100000
000000100000100000000010001000000000000000000110000000
000000000001010000000000001011000000000010000000000000
000000000000000001000000000011011001111000010000000000
000000000000000001000000000000101001111000010000000000
000000000001010000000000010000011010000100000100000000
000000000000000001000011100000010000000000000000100000

.logic_tile 13 7
100000001110000101000010100111011111010111100000000000
000000000000000000100000000101111111001011110000000001
001000000010000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000000
110001000000100001100011100111101000101000000010000000
110000000001000000000100000000010000101000000000000000
000000000000100000000000000000001010000011110000000000
000000000001000000000000000000000000000011110000000000
000000000000000000000000011001001111110000000010000000
000000000000000000000010101011011111001111110010000000
000001000000000001000000011111101100101000010000000000
000010100000000000100010101111111000110000100000000000
000000000001010000000010111000000000010110100000000000
000000001010000000000110101111000000101001010000000000
000001000000001000000110010000001010000100000100000000
000010100000000001000010100000010000000000000000000000

.logic_tile 14 7
100000000000000000000000000001111010000011110000000000
000000000000000000000000001011000000111100000010000000
001000000000001101100000000000011000000011110000000000
100000000000100101000000000000000000000011110000000000
010001000000000000000011100000011010000100000100000000
110010001010000111000100000000010000000000000000000000
000000001100001000000000010000000000000000000100000000
000000000000000001000011101111000000000010000001000000
000000000000000000000000000000011110000100000100000000
000000000000000000000010110000000000000000000000000101
000000000000000000000000001000001101000111100000000000
000000000000000000000000000001011010001011010000000000
000001001100000000000000001000000000000000000100000000
000010100000000000000011110111000000000010000000000000
000000000000001011100000000000000000000000100100000100
000000000000001011100000000000001010000000000000000000

.logic_tile 15 7
000010100000001000000000001011000000001111000000000000
000000100000000011000010110001001100101001010000000001
001000000000000000000110000101001101010010110000000000
100000000000001101000000000000111001010010110010000000
110000000000000101000010111000011010111000010000000000
110000000000001111100110000011001010110100100000100000
000000000000001111000111100000011010001100110100100000
000000000000001111000100000000011010001100110000000000
000000000000101001100111110111001100000011110000000000
000000000001001001000010010001010000101001010000000000
000000000000001111000000000111101111100101100000000000
000000000000001111100000000000001100100101100000000000
000000001110000001100111001000011100111000010000000000
000000000010000101100100000111001110110100100000000000
010011000000001111100000001001000000010110100010000000
110010100000001001000000000111101011001111000000000000

.logic_tile 16 7
000000000000000000000000000001100001011001100000000000
000000000000000000000000000000101100011001100010000000
001000000000000111100111100101100000000000000100000000
100000000000000000100100000000000000000001000000000000
110000100000000000000000000001101100010101010000000000
110001000000000000000000000000010000010101010010000000
000000000000000101100000011000000000000000000100000000
000000000000000000000010100001000000000010000000000000
000000001100000000000010100111111010100101100000000000
000000000000000000000100000000011110100101100000000000
000000000000010000000000000000000001000000100100000000
000000000000001101000000000000001001000000000000000000
000010000000000111000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001011100000000111100000000000000100000000
000000000000000111100000000000000000000001000000000000

.logic_tile 17 7
000000000000000000000110100000000001000000100100000000
000000000001010000000000000000001101000000000000000000
001010100000001000000111101101100000100000010000000000
100000000000000101000100001001101001111001110000000000
010000000000000101100010000111000000000000000100000000
110000000000000000000000000000100000000001000000000000
000000000000000101100110100011011111111001000000000000
000000000000000000000000000000001001111001000000000000
000000000000001000000000010000000001000000100100000000
000000001100000001000011010000001000000000000000000000
000000001110000000000000000000001100000100000100000000
000000000000100000000011100000010000000000000000000000
000010100000000000000000001001100000100000010000000000
000000000000000000000010110101101010110110110000000000
000000000000100001100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000110000101111100101010010100000000
000000000000000111000000000011011000100101010000000100
001000000000010000000111100011111100000001010000000010
100001000000100000000010101001010000000000000010000000
010010000000000000000011100101100000000000000000000000
110000000000000000000000000000100000000001000000000000
000000000000001000000000000111001100000010000000000000
000000000000000001000011010000011101000010000000000000
000000000000000000000110111111111000101010010100000000
000000000000001111000010101111011000011010100001100000
000000000000001000000111110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101100000001111101101010100100000000100
000000000000000000000000000011111001010110110000000000
000000000000000000000011110000000000000000000000000000
000000000110001111000110010000000000000000000000000000

.logic_tile 19 7
000000000000000101000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000000010111011000001100111100000000
100000000000000000000010000000010000110011000000000000
010000000000000000000011100000001000001100111100000000
110000000000000000000000000000001101110011000000000000
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001101110011000000000000
000000000000001000000110010000001001001100110100000000
000100000000001011000010000000001100110011000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001011001100000000101100000010110100100000000
000000000000001001000000000000100000010110100000000000
010000000000000000000000000000001100010010110000000000
100000000000000000000000000001001110100001110000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000001101000000010000000000000000100100000000
000000000000000001000011110000001111000000000000000000
001000000000000000000010111001101010101010000000000000
100000000000000000000111010011101000010110000000000000
010000000000000101000011101000000000000000000100000000
010000000000000001100010110101000000000010000000000000
000000000000000011100000001111111100010000110000000000
000000000000000000100010111001111011100110110000000000
000000010000000001100110011101101100110000100000000000
000000011010000000000010001011101110100000000000000001
000000010000000001100000011001001100100110110000000000
000000010000000000000010001001011101010000110000000000
000000010000000011100011100000000000000000000100000000
000000010000000000000100001101000000000010000000000000
000000010000000000000110000000000000000000000100000000
000000010000000000000000000101000000000010000000000000

.logic_tile 2 8
000000000100000101000000001011011001101001000000000000
000000000110000101000010111001111011000001000000000000
001000000000001001100010111001101001100001010000000000
100000000000001111000110000111011010010000000000000000
110000001110000101000010100011111110101010000000000000
000000000000000000100010100001101011101011010000000000
000000000000000101000010100011000000000000000000000000
000000000000000101000000000000100000000001000000000000
000000010000100000010010010111100000010110100100000000
000000010001010000000010010000000000010110100000000000
000000010000000000000110000101101001001001000000000000
000000010000000000000000001101011110001010000000000000
000000010000000001100000010111011000101011010000000000
000000010000000000000010000101101110000001000000000000
110000010000001000000000000101101001011100100000000000
100000010000000001000000000001111110011100010000000000

.logic_tile 3 8
000000000000000111100000001001100001001111000000000000
000000000000000000100000001111001010101001010000000000
001000000000001101000011100011001110000011110110000000
100000000000000111100000000001000000111100000000000000
010000000000000000000111101111000001001111000100000000
110000000000000000000000001101101100110000110010000000
000001000000000001100111001111000001001111000100000000
000000000000000111000100001001101010110000110000000000
000000010000001000000000000001111010010110100000000000
000000010000000001000000001111100000111100000000000000
000000010000001000000000001111111010000011110100000000
000000010000000001000000000001100000111100000010000000
000000010001110001100110010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
010000010000000000000111000101111100011110000000000000
010000010000000000000100000000101111011110000000000000

.logic_tile 4 8
000000000000001101100000001001111010000111100000000000
000000000000000001000000000001111010001111110000000000
001000000000001000000011100001011110000011110100000000
100000000000001011000000001101010000111100000010000000
110000000000001001000010000000000000000000000000000000
100000000000000101000010100000000000000000000000000000
000000000000000000000000010000011100001011010000000000
000000000000000000000011000101001000000111100000000000
000000010001000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000011100000000000110001101000000001111000100000000
000000010000001111000000001011101101110000110010000000
000000010000000000000000001001111010100101100100000100
000000010000000000000000000001111010001100110010000000
000000010000000000000110000001011110001011010000000000
000000010000000000000100000000011011001011010000000000

.logic_tile 5 8
000000000100100000000010100101011110111100000000000000
000000000011000000000000000101110000000011110000000000
001000000000001001100000000000000000000000000000000000
100000000000000001000011100000000000000000000000000000
110001000000110001100110111000011100010101010000000000
110000000000000000100011100001000000101010100000000000
000000000000000000000000000101000001010110100000000000
000000000110000000000000001101001111001111000000000000
000000110000000000000010010111011000011101110100000000
000011010000000111000010101101101100010001000000000010
000000010001011111100000001101001100000011110110000000
000000010000000111100000000001100000111100000000000000
000010110001010000000111110000001100001100110000000000
000000011010000000000010000000011101001100110000000000
110001010000001000000000000000011001110100100000000000
010000110000000101000010001001011110111000010000000000

.logic_tile 6 8
000000000000101000000110100000000001000000001000000000
000000001001010101000000000000001111000000000000001000
000000100000000000000000000101011110001100111000000000
000001000000000000000000000000110000110011000000000000
000000000000000001100010100000001000001100111000000000
000000000000000101100000000000001110110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000001010000100000000000000111101000001100111000000000
000010111001010000000000000000000000110011000000000000
000000010000000000000000000000001000001100111000000000
000000011000000000000000000000001010110011000000000000
000000011110000101100000000000001000001100111000000000
000000010000000000000000000000001000110011000000000000
000000010000001000000110000000001000001100111000000000
000000010000000101000100000000001001110011000000000000

.logic_tile 7 8
000000001000000000000000011111000001110000110100000001
000000000000000000000011000011101111001111000000000000
001000000000000000000000000001100000010110100000000000
100000000000100101000000000000000000010110100000000000
110000000000001000000000010101100000000000000000100000
100000000000000011000011011001000000111111110000000000
000000000000001000000000010000001111001011010000000000
000000000000000101000011010101011011000111100010000000
000000010000000000000000000111100000010110100000000000
000000010000000000000000000000100000010110100000000000
000000010000001000000110011000001110011010010100000001
000000010000001011000011001101011010100101100000000000
000000010000000000000011001011101010111100000100000000
000000010000000000000011111011110000010110100001000010
000000110000000000000010010011111110111000010000000000
000000011000000000000110010000011111111000010010000000

.ramt_tile 8 8
000001001110000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000010010000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
000010100000000000000000000000011001100101100100000000
000001000000000000000010101001011110011010010010000000
001000000000001111100111001001100000110000110100000000
100000000000000111000010100001101011001111000011000000
110010000110000000000000011111101100111100000000000000
100001100001000000000010000001110000010110100000000000
000000000000000000000010010000011001011010010100000000
000000000000000101000011011011001111100101100010000000
000000110010000000000111101111011010111100000110000000
000001010000010000000100001111100000000011110000000000
000000010000100000000000010000011001111000010000000000
000000010000000000000011101101011000110100100000000000
000001010001010000000000001101100001110000110100000000
000000010000100000000010011011101011001111000000000110
000000010010000001100110001111101000101001010000000000
000000010000000000000011111001010000111100000000000000

.logic_tile 10 8
000000000000000001100011100101101011010110000000000000
000000000000000000100100001011011110000010000000000000
001000001110001000000000000111100000110000110100000000
100000000010101111000000000001101110001111000000000100
110000100100100001000111010111101010111000010000000000
100000000100010101100111110000001011111000010000000000
000000100000000000000000000111100000110000110100000000
000000000000001001000010000111101000010110100000000000
000010110100100111100000000011101001000110100000000000
000000010001000001000010010101111000000000010000000000
000000011010000000000011100101000001110000110100000000
000000010000000000000100000101101110001111000000000000
000000010000001001100000000011011010111100000100000000
000000011010001001000000000011010000000011110000000010
000000010000000111000110001101001110000000010000000000
000000010000000001100110001111001011001001010000000000

.logic_tile 11 8
100000000000000111100111101000001110101000000000000000
000000001010000000100100000111000000010100000000000000
001000000000000000000110101011011110010111100000000001
100000000000000101000010111111001001001011100000000000
110010000000001111100111100001111011101000000000000000
110000000000000001100100000101111001010110000000000000
000000000001000111100011100001111011101001000010000000
000000000000001001100010010001011011010000000001000010
000000010000000000000111001011001111000110100000000000
000000010000001001000000000011111110001111110000000000
000000110000000001100110000000000001000000100100000000
000000010000000001100100000000001101000000000010000100
000000010000000011100010000111111010111100010000000000
000000011100101111000111110111101011101000100000000001
000000010000000111000010000101111111010000100000000001
000000010000000000000111110101011100000000010000000000

.logic_tile 12 8
100000100000000000000000000011100000000000000100000000
000001000000000000000010100000100000000001000000000000
001010000001010000000000010001111101100000000000000000
100001000000100000000010001101111110110000010001100011
110000000000000001100000001101011101111001100000000000
110000000000001001000010011101001100110000100000000000
000000000000000111000010000111000001000000000010100001
000000000000000000000010000111001111010000100000000000
000000010000001000000000010000000000000000000110000001
000010010000001001000010000011000000000010000000000000
000000010000001111100011100000001010000100000110000000
000001010010000011000110000000000000000000000000000010
000000010001011111100010001101011010110000010000000000
000000011000001111100000000101011101110110010000000000
000001010000000000000000010000001000000011110000000000
000000011110001111000011100000010000000011110000000000

.logic_tile 13 8
000000000001010101000000000000000001000000001000000000
000000000000101101100000000000001001000000000000001000
000000000000000101000000000101011000001100111000000000
000000000000000000100010100000110000110011000000000000
000000001110010000000010100011001000001100111000000000
000000001100100000000000000000000000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000010110000000101000000000001001000001100111000000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000000000110011000000000000
000010110000100001100000000000001001001100111000000000
000001010001000000100000000000001011110011000000000000
000010010000000000000000000111001000101010100000000000
000001010000000000000000000000000000101010100000000010

.logic_tile 14 8
000000000000100000000010110111000001001111000100000001
000000000000000000000011010011001010110000110001000000
001000000000001101000000001111000000110000110100000000
100001000000000101000010101101101101001111000001000000
110000000001010111100110101001000000110000110110000000
100000000000100001100010101111101010001111000000000001
000011100000001011100010110011111001011010010000000000
000010100000100011100011110000101011011010010010000000
000000010000001000000111000101011101110001100100000100
000000010000001001000010000111111001001110010000000000
000000010000000000000110010011001001110001100100000100
000010010010000000000110000101111010001101100000000000
000000010000001001100010101001100000110000110000000000
000000010000001011100100001101001011010110100000000000
000000010000000000000111000101101011011010010000000000
000000011100000000000100000000111000011010010010000000

.logic_tile 15 8
000000000001100000000110100000000000000000001000000000
000000000000110000000000000000001110000000000000001000
000000000000010101000010100011001110001100111000000000
000000000000100000100100000000000000110011000000000010
000000000000010000000010100101101000001100111000100000
000000000000000000000100000000000000110011000000000000
000000100000000000000000000000001000001100111000000000
000000000000001101000000000000001001110011000000000000
000000010000011000000000000001101000001100111000000000
000000011010001001000000000000000000110011000000000000
000010010000000000000000000000001001001100111000000000
000000010000000000000000000000001111110011000000000000
000000010000000001100000000001101000001100111000000000
000000010000000000100000000000100000110011000000000000
000000010000000000000000000101001000001100111000000000
000000010000000000000010110000100000110011000000000010

.logic_tile 16 8
000000000000000000000000001101100000001111000000000000
000000000001010000000011111111001110010110100000000000
001001000000000011100000011011011010000011110000000000
100010100000000101100010100011000000101001010000000000
010000000000011000000000001111111110111100000000000000
010000000000000011000000001011100000101001010000000000
000000001100000101100000001000011010010101010000000000
000000000000001101000000000011000000101010100000000000
000000010000001001100000000001101010111001010100000000
000000010000001001000011110000001101111001010000000001
000000010000000001100000010000000000000000000000000000
000000010000000000100010010000000000000000000000000000
000000010000000101000000001011000001001111000000000000
000000010000000000100000001001001000101001010000000000
000000010000001000000010100001111000000011110000000000
000000010000000011000010000011100000111100000000000000

.logic_tile 17 8
000000000000000000000000001111011100011100000000000000
000000000000000000000000001111111110011101010000000000
001000000000000000000000010011100000010110100100000000
100000000000000000000010000000100000010110100000000000
110000000000000000000000000000011010000011110100000000
010000000000000000000000000000000000000011110000100000
000000000000001000000000000000000001001111000100000000
000000000000001011010011110000001100001111000000000000
000001010000000000000111101000000000000000000100000000
000010010000000000000111100111000000000010000000000000
000000010000000001000010000001101111001101000000000000
000000010000000000100010001111111101001000000000000000
000010110000000001100110000000001100000011110100000000
000000010000010000000010000000010000000011110000000000
000000010000000111000110001000000000000000000100000000
000000010000000000000000001101000000000010000000000000

.logic_tile 18 8
000000000000000000000110000111011011111110110000000000
000000001010000000000010100101111000010100100000000001
001000000000001000000110010011000000001111000100000000
100000000000000001000011110011101101110000110000000001
010000000000000101000000001000011001001011010000000000
010000000000000000100000000111011001000111100000000000
000000000000000001000011110011100001101001010000000000
000000000000000111000010001111001010011001100000000000
000010010000000001100010110111111101000110000000000000
000000010000000000000110101111111011000101000000000000
000000010000001001000010000011000000001111000000000000
000000010000001001000000001011101100101001010000000000
000000010000000001100110011001011100000100000000000000
000000010000000000100110011111101110011100000000000000
010000011110000101100110110111111001011010010100000001
110000010000000000000010010000011001011010010000000000

.logic_tile 19 8
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000001000011010011010010100000000
100000000000000011000000001101001000100101100000100000
110000000001000000000000000111101001010010110000000000
010000000110100000000000000000011011010010110000000000
000100000000000101100010101101100000001111000100000000
000000000000000000000011100111101001110000110000000000
000010010000000000000000010000000000000000000000000000
000001010000000000000010010000000000000000000000000000
000001010000000000000000000101100001001111000000000000
000010110000000000000000000001001011101001010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010100000000000000000000000000000
010000010000000000000000000000000000000000100000000000
010000010000000001000000000000001111000000000000000000

.logic_tile 20 8
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000111011111101110000100000000
000000000000000000000000000101101100010100000000000001
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000110010000000001000000001000000000
000000000000000000000010000000001111000000000000001000
001000000000000000000000000000011110001100111100000000
100000000000000000000000000000011100110011000000000000
010000000000000000000000000000001000001100111100100000
100000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000010001010001100000001000001000001100110100000000
000000010000000000000000000011000000110011000000000000
000000010000001000000000000011101000000000000000000000
000000010000000001000000001001011100000001000000000000
000000010000000000000000001001000000010110100000000000
000000010000000000000000000011100000000000000000000000
110000010000000111100110000111100000010110100100000000
110000010000000000100000000000100000010110100000100000

.logic_tile 2 9
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
001000000000000000000000000101011000001100111100000000
100000000000000101000000000000000000110011000000000000
110000000000100001100000010101001000001100111100000000
000000000001000000000010000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000011110000000000110001000001000001100110100000000
000000010000000000000000000011000000110011000000000000
000000010000101000000000000011111101100000000000000000
000000010001000001000010010000101111100000000010000001
000000010000000000000000001011001010000010000000000000
000000010000000000000000000001111010000000000000000000
110000010000000000000000010011100000000110000000000000
100000010000000000000010000000001101000110000000000000

.logic_tile 3 9
000000000000001000000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
001000000000001101100010111001001110000011110100000000
100000000000000001000010001001100000111100000010000000
110000000000000000000000001000011100001011010000000000
110000000000000000000000000001011000000111100000000000
000000000000000011100000000000011101000100000010000000
000000000000000000100000000111011000001000000000100000
000000010000000000000110010000011000011110000000000000
000000010000000000000110001001011110101101000000000000
000000010000000000000110010001101100011110000000000000
000000010000000000000010100000111101011110000000000000
000000010000001001100111000000001101011010010100000000
000000010000001001000000001011011001100101100010000000
010000010000000000000000001001011000000011110100000000
110000010000000000000000001011000000111100000010000000

.logic_tile 4 9
000000000000000000000011100001101110110100010110000001
000000000000000000000000001101111110010001110000000000
001000000000000000000110010101101010101001010100000000
100000000000000000000110010101110000111110100010000001
110000000000001111000011100000000000000000000000000000
110000000000000111100000000000000000000000000000000000
000000000000001011100111100001101101110100010100000000
000000000000001011100100001001111010010001110010000000
000000010000000000000000000101000001101001010110000000
000000010000000000000010001101001010111001110000000000
000000010000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000011011000011100111101010000000010
000000010000000000100110101111000000111110100000000000
000000010000000000000111000101001010101001010100000000
000000010000000000000100000101010000111110100000000000

.logic_tile 5 9
000000000000000000000011100000000000000000000100000000
000000000000000000000010011001000000000010000000000000
001000000000010001100000000000001100000100000100000000
100000000000100000100000000000000000000000000010000000
110100000000000011100010110001101100010101010000000000
110000000000010000000111110000010000010101010000000000
000000000000000000000010110000011011111000010000000000
000000000000000000000011011011011000110100100000000000
000000010000000000000110100001000000000000000100000000
000000010000000001000000000000100000000001000000000000
000000010000000111000000000101000001001111000000000100
000000010000000000000000001101101011101001010000000000
000000010000000000000110101011101110000011110000000000
000000010000000011000100000111000000010110100000000000
000000010000000001100000000000001010000100000100000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000101000000110101011001000001100000000000000
000000000000001011000011110111101011000011000011010010
001000000000000000000010110000000000010110100100000000
100001001000000000000011100111000000101001010000000000
010000000000000000000111110000001100000011110100000000
010000000000000000000011010000010000000011110000000000
000000100000000000000000000111011000111100000000000000
000000000000000000000010101101110000000011110000000000
000000010010000000000110000001011011100101100000000000
000000010000000000000100000000111100100101100010000000
000000010001001000000000001001011110000000000000000000
000000010000001101000000001001010000101010100000000000
000000010000001000000110100001100001001111000000000001
000000010000011001000100000001101111110000110000000000
000000010000000001100110001011100000010110100000000000
000000010000100000000000001101001001001111000000000000

.logic_tile 7 9
000000001010000000000000010000000001001111000100000000
000001000000000000000011110000001011001111000000000000
001000000000000111000000000000000000000000000100000000
100000000000100000000000000101000000000010000000000000
010000001100000011100000010000000000000000100100000000
010000000000000111100011010000001110000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000010001000101100111100000000000000000000000000000
000000010000100000100100000000000000000000000000000000
000000010000000000000000010101000000010110100100000000
000000010000000000000010110000000000010110100000000000
000000010000000001000000000011001101010010110000000000
000000010000010000000000000000101101010010110000100000
000000011010000000000000000000000000001111000100000000
000000010000000000000000000000001011001111000000000000

.ramb_tile 8 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011010001010000000000000000000000000000
000011110000100000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000
000001011110100000000000000000000000000000
000010110001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 9
000000000000001000000011110000011110110000000000000000
000000000000001011000011110000001000110000000000000000
001000000000000001100111011001101000000001000000000000
100000000000000101100111111101011110000110000010000000
110000000000010011100010001001011100111101010000000000
110000000001100111100000001101111100010000100000000001
000000000000001111100110011101011011000110100000000000
000010000000001111100010000111001010001111110000100000
000000010000001111000111101011000001101001010110000000
000000010000000101100000000111001101100110010000000100
000000010000001111100010010000011101111000110110000000
000000010000001101000011111011011100110100110000000100
000000010001011000000011101001111001010111100000000000
000000010000100001000000000101101100000111010000000000
000000010000000111100000000001101010111001010000000000
000000010000000001100000000101111001100110000000000000

.logic_tile 10 9
000001000001000111000010000101100001110000110100000000
000000100000000111000110101001101011101001010000000000
001000000000000000000111011001000001110000110100000000
100000000000000000000011011101101001001111000000000000
110000000000001000000010111101000000101001010000000000
100000000000001011000011011011100000000000000010000000
000000000000001001000111000001011100010111100000000000
000000000000001011000011100101011110000111010000000000
000000010000001111100110001001001110010111100000000000
000000010000000001100011110101011100000111010000000000
000000010000001001100000000101001100010111100000000000
000000010000000001000010000011111001001011100000000000
000000010000000000000000001011101101100000000000000000
000000010000000101000011000011011111000000000001000000
000000010000000101000110001001111111010111100000000000
000000010000000000000011110101101111001011100000000000

.logic_tile 11 9
000000000000001111000011101001001101101001010000000000
000000000000001011000000000111101100000010000010000000
000000000000000000000000000011001011000001000000000000
000000000000001101000011100001011100010010100000000000
000000000000000111000010001111011010000110100000000000
000000000000101101000000001011011000001111110000000000
000000000000000111100000011111101110010111100000000000
000000000000000111000011010101101010000111010000000000
000000010000000001100000000111111101010110000000000000
000000010000000111000000000101101111000001000000000000
000000010000001001000110001111000000100000010000000001
000000010000000001000010001011101111000000000000000000
000000010000001101000110001001011101000110100000000000
000000010100001011000011110101001000000100000000000000
000000010000000111000111101001101011010111100000000000
000001010000000001100110100111111111000111010000000000

.logic_tile 12 9
100000000000001101000111011111011100110001010000000000
000000000000001011100110000001101001110001100000000000
001000000000101000000000010111000000000000000100000000
100000000001001111000011010000100000000001000000000000
010000000000000111000010110011101101100000010000000000
110000100000000001000010100101011001111110100000000000
000000000000000001100000000000000000100000010000000000
000000000000000000000000001111001000010000100000000000
000001010000000000000010000101001011000001000000000100
000010010000001101000010100011101101001001000000000000
000010011111100001000010110111001101010111100000000000
000000010001110000000010001001011101000111010000000000
000000010000000101000110000011101100101000000000000000
000000010000000000000111100000110000101000000000000000
000000010000000000000000001001011010010100000000000100
000000010010001111000000000111001000001000000000000000

.logic_tile 13 9
100000000000001000000010100000001010000011110000000000
000000000000000111000100000000010000000011110000000000
001000000000000000000111010000001010000011110000000000
100000000000000000000111010000010000000011110000000000
110000100000001101100110010111100000000000000100000000
110001000000000101000010000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000011110100001100000001111011000000001010000000001
000000010110010000100000001001011110001001010000100100
000000010000000001100000000101000000010110100000000000
000000010000000000100000000000000000010110100000000000
000000010000000011100110001101011000100000010000000000
000000010000001111000100000111011000010000010001000010
000000010000001011100000001000001010111000010000000000
000000010000000001100000000011011001110100100000000000

.logic_tile 14 9
100000000000101011100000011000001111000111100000000000
000000000001000001100011110011011001001011010000000000
001000000000000001100000000000011000000011110000000000
100000000000001101000010100000000000000011110000000000
010000000000000000000000010101100000000000000100000000
010000000000000000000010000000000000000001000000000000
000000000000001000000000000001011110011010010000000000
000000000000000101000000000000001011011010010000000000
000000010000000000000000000011111001000111100000000000
000000010000000000000000000000001101000111100000000000
000000010000001011100000010001011110111100000000000000
000000010000001001100010011101000000010110100000000000
000000010000000001000000000001111101011010010000000000
000000010000000000000011100000001101011010010010000000
000000010000000001100000000111011000000011110000000000
000000010000000000100000000001000000010110100000000000

.logic_tile 15 9
000000000000000011100000000011001000001100000000000000
000010000000000000000000001011101110000011000000010000
001000000000010000000000000101011100011010010100100000
100000001110000111000000000000001011011010010000000000
110001000000001001100110110001001100010101010000000000
110000000000001001000010110000000000010101010000000010
000000000000101000000111111101100001010110100000000000
000000000001010101000010000101101111001111000000000000
000001010000000101100110010000011100000011110000000000
000000010000000000010010100000010000000011110000000000
000000010000001000000110010101000000010110100000000000
000000010000000101000110100000100000010110100000000000
001000110001010111000111100101101011011010010100000010
000001010000000000000100000000101101011010010000000100
010000010000000000000000011101100001110000110000000000
010010010000000000000011010101101111001111000010000000

.logic_tile 16 9
000000000000101000000000000111100000101001010110000000
000000000001000101000000000001001111110110110000000000
001010100000000000000000001001000000101001010100000000
100001000000000000000010100111001101111001110000000000
010001000100000000000111101101011100010101010000000000
110010100000000000000110101001110000000000000000000000
000000000000001000000000001001000001101001010100100000
000000000000000001000000000111001111111001110000000000
000000010000001000000110000111100001101001010100000000
000000010000000001000000000001001111110110110000000000
000010110000000000000110001001001100101001010100000000
000001010000000000000100000111000000111101010000000001
000000010000000000000110100101111110101001010100000001
000000010001010000000000000001000000111110100000000000
000000010000000001100110010001011111111001010100000000
000000010000000111000010000000001110111001010001000000

.logic_tile 17 9
000000000000001011100000010101101010110110000000000000
000100001100000001100011100101001001111010000000000000
001000000000001101000110111001011101001001100000000000
100000000000000111000011100001011011001001010000000000
110000000000000111100111111000011101101000110110000000
110000000000000101100110010111011111010100110000000000
000000000000000000000111101000001101111001000100000000
000000000000000101000011110111011101110110000000000000
000000010000000000000110010111101111011010010000000000
000000010000000001000110000000111011011010010000000000
000000010000000000000011011001101100101110000110000000
000000010000000000000010001011101101110100010000000000
000000010000000000000011110001001111100000000000000000
000000010001001111000110011001001000110000010000000000
000000010000001001100110011101000000010110100001000000
000000010000000001000110011001101011110000110000000000

.logic_tile 18 9
000000000001001000000000000011001100000010100000000000
000000000000011111000010101011100000000000000000000000
001000000000000001100110010001011000000010100000000000
100000000000001111000011100000010000000010100000000000
110010000000000101100000011101011000010100000000000000
110001000000000000000011100001100000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
000001010000001101100110110111111100000000010010000100
000000011000000001000010100000011100000000010000000000
000000010000000000000110101001011000000000000000000000
000000010000000000000000000101010000000001010000000000
000000110000010001000111100011011110010100100000000100
000000011000100000000000000111101010101001110000000000
110000010000001001000000001000001001011010010110000000
110000010000000101100000001001011011100101100000000000

.logic_tile 19 9
000000100001000000000110000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000100000000000000000111011010001100111110000000
100000000000000000010000000000010000110011000001000000
010000000000000000000111100111001000001100111110000000
110000000000000000000100000000100000110011000001000000
000000000000000000000110000000001000001100111100000000
000000001010000000000000000000001001110011000000000000
000000010001010000000000000111101000001100110100000000
000000010000100000000000000000000000110011000000000000
000000110101000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010001100000010000000000000000000000000000
000000010000100000000010000000000000000000000000000000
010000010000001000000000000101100000010110100110000000
000000010000000001000000000000100000010110100000000000

.logic_tile 20 9
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
001000000000000000000000000000011100001100111110000000
100000000000000000000000000000011000110011000001000000
110000000000000000000000000111001000001100111110000000
010000000000000000000000000000100000110011000001000000
000000000000000001000000000111001000001100111100000000
000000000000000000100000000000100000110011000001000000
000000010000000000000000001000001000001100110100000000
000000010000000000000011110011000000110011000001000000
000000010000001000000000010000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000010010000000000000110010000000001001111000110000000
000001010000000000000010000000001101001111000000000100
010000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000010000001
000000000000000000000000000000001110001111000000100011
000000000000010000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000000000000000001000000001111001110000000010
000000000000000000000000001011001110110110110000000110
000000000000000011100000000101111010000001010000000001
000000000000000000100000000101010000000000000010000000

.logic_tile 2 10
000000000000000001100000010011001010000011110110000000
000000000000000000000010001011100000111100000000000000
001000000000001000000000000001111010001011010000000000
100000000000000001000000000000011110001011010000000000
110000000000001000000000001000011110011010010101000000
110001000000000001000000000101001001100101100000000000
000000000000010101000110000001011011011110000000000000
000000000000100000100000000000101110011110000000000000
000000000000000000000110010101001100011110000000000000
000000000000000000000011000000011101011110000000000000
000000000000000001000000001111100000001111000100000000
000000000000000001100000000011001000110000110010000000
000000000000001000000010000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000001001100000000001111010011010010100000000
010000000000000011000000000000011110011010010010000000

.logic_tile 3 10
000010000000100111000000000111000000000000000110000000
000001000001010000000011110000000000000001000001000100
001000000001000000000000000101100000010000100000000000
100000000000100000000000000000101000010000100000100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000001111100000101001010000000000
000000000000000001000000001111100000111111110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000110010000001100000001010000000001
000000000000000000000011100001000000000010100010000000

.logic_tile 4 10
000000000000000001100110000101111010000011110100000000
000000000000000101000011100011010000111100000010000000
001000000000000000000010101000000000011001100000000000
100000000000000000000000001001001001100110010000000000
110001000000000101100000000000000000000000000000000000
110000000000000000000000000101000000000010000000000000
000000000000010111100111010101101000001100110100000000
000000000000100101100110010011111000011001100000000100
000001100100001101000000001000011100011110000000000000
000011000000000001000000000101001000101101000010000000
000000000000000101000000000000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000000100000000000111100101111010000011110000000000
000010000000000000000110000011100000101001010000000010
110000000000000000000110000111111100011010010110000000
010000000000000000000000000000111111011010010000000000

.logic_tile 5 10
000100000100000101000110000000001100000100000100000000
000010000110000101000100000000010000000000000000000000
001000000000001000000010100000011010000100000100000000
100000000000000101000000000000000000000000000000000000
110000001101110111000000010001111100111001000000000000
010000000000000011100011010001101010111010000000000100
000000000000000111000011110001111010001011010000000000
000001000000000101000010000000011010001011010000000010
000000000010000001100010010011011010101001000000000000
000000000000000000000011010111011010110110010000000000
000001000000000001100000000101001111111100010000000000
000000100000000000000000000001001010010100010000000000
000010000010100111000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000001101000000000010000000000000

.logic_tile 6 10
000000000100000101000010101000001000000010100000000000
000000001010000000100110110001010000000001010000000000
001000000000000000000010110101000001101001010000000000
100000000000001101000110001101001001011001100000000000
110000000000000101000011100101111110000011110010000000
010000000000000101000110101101100000101001010000000000
000000101110000000000000010001000000000110000000000000
000000000000000000000010011001101000000000000000000000
000000000000001000000000000001011100010010100000000000
000000000000000101000011110011001001000010000000000000
000000000000001101100000000111011110111000110100000000
000000000000000001000000000000101010111000110010000001
000001000000001001100011100001011110000001000000000000
000010000000010001000100000111011001100001010000000000
000000000000000011100000010001111100101111010000000000
000000000000000001100010100111101011011101000010000000

.logic_tile 7 10
000000001100000000000110100011111000101000000000000000
000000000000000000000010101101100000111110100000000000
001000000000000101000010100000000001000000100110000000
100000000000000000000000000000001111000000000000100000
110000000000000101000010100000000001000000100100000001
110000000000000101000000000000001011000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100001000001101001010000000000
000000000001001101000100000101101101011001100000000000
000000000000000000000111100001111100101001010000000000
000000000000000000000100000101110000101010100000000000
000000000000000000000000001000011100010000000010000000
000000000000000000000010001011001001100000000000000000

.ramt_tile 8 10
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000001001010000000000000000000000000000000
000000100001010000000000000000000000000000
000000000001000000000000000000000000000000
000000000001010000000000000000000000000000
000000001000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101000100000000000000000000000000000
000001000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 10
000010000000001000000000011111100000001111000100000000
000001100000100001000011110001101000110000110001000000
001000000001000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000001001110111100110000000000000000010000010000001
010010100001110000100000000000000000000000000000000101
000000000000000000000000010101000001001111000100000000
000000000000000101000011110011101011110000110001000000
000010101010100111000000000101111110011010010100100000
000001000000010000100000000000001010011010010000000000
000000000001001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
110000000001001000000000010000000000000000000000000000
010000000000000001000011110000000000000000000000000000

.logic_tile 10 10
000010100000100000000011110001111010000110100000000000
000000001001010000000011010011101010001111110000000000
000000000000000011100111011111000001101111010000000100
000000000000000000100011110001101011110000110000000000
000000100000000101000010011111011111010010100000000000
000000000010000000000011110111011010000010000000000010
000000100000001111100000011111000001001111000000000000
000000000000001111000011101101101000011001100000000010
000000000000001000000000000001011110010111100000000000
000000000000000101000000001001101011001011100000000000
000000000000001001000000001000011001101000110000000000
000000001000000011000000000011011001010100110000000000
000000000000000000000110100001001010110001010000000000
000001000000001111000100000000111010110001010000000000
000000000000000001100000011011101111010100000000000000
000001000000000101000010000001011011000100000000000010

.logic_tile 11 10
000000000000001111100000000001011000000000100000100000
000000000100000101100011101101011010000000000000100001
001000000000001011100011110111111010111001110000000000
100000000000000111100111110111111101101000000000000000
110000000000000111100111110011111010101000000000000000
100001001010000000000011001111100000000000000000000001
000000000001011000000111111001011111000001000000000000
000000001100100101000010000001001011001001000000000000
000000100000000000000010010101000000110000110100000000
000001000000100000000010101001101101001111000000000000
000000000000000000000110000011001000110100100100000000
000000000000000000000000000000111011110100100000100000
000000000001001101100110010111100001100000010000000000
000000000000001111000011100000001000100000010000000000
000010000000001101000111101111011000010111100000000000
000001000000000001000110001111011111001011100000000000

.logic_tile 12 10
000010100000000011100111111111111111100100010000000000
000001000000000111000011000111011010111000110000000000
001000000000001101000000001011011000000000000000000000
100000001010000111100000001101001010000010000001000000
110010000000001001000010101001000000101001010000000000
100001001111011111000000001011001010110000110000000000
000010100000001111000000011111001110000000000000000100
000000000000000001000011110101011110010000000000000000
000010100001000001100000010011011111010111100000000000
000001000000000001000010101011011100000111010000000000
000000000000001001100000010001001001010111100000000000
000000000000000101000010101001011000001011100000000000
000000000000001001000011011001000000110000110100000000
000001000000001111100011001011001010001111000000000000
000000000000001111100000011101001100000000000000000000
000000000000000101000011000011111111000110100000000000

.logic_tile 13 10
000010000001011001000111110001011111101001000000000001
000001000000100101000010010001001000100000000001100010
001000000000000001000010101000001000100101100100000000
100000000001011111100000001001011011011010010000000100
110000101010000111100011100101101000010000000010000000
100001000000000000000110101101111010000000000001000000
000000000001010000000110010111011010101001010000000000
000000000000100000000111001011010000000011110001000000
000000100001000000000010001011000000001111000100000000
000000000000000000000000001101101110110000110000000000
000000000000000000000000001111011110000110100000000000
000000001110100000000000000001111111001111110000000000
000000000000000001100110100001101010111000010000000000
000000000000000000100010000000111001111000010000000000
000011100000001000000110001101001010000000000010000000
000011000000000011000000001101011001000000100011000000

.logic_tile 14 10
100000000000001000000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000001111000011110000000000000000000000000000
010011000000000000000000000000000001000000100000000000
010001000000000000000000000000001111000000000000000000
000000001000001000000000011001111001000010000000000000
000000000000000111000011100101101011000000000011000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010001000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000000000000110010011000000000000000100000000
000000000000000000000110100000100000000001000000000001
000000001010000000000110100000000000001111000100000100
000000000000000000000000000000001001001111000010000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011011001011000000100010000100
000000100001010000000010101011111111000000000001100000

.logic_tile 16 10
000000000000000000000110010000000001000000001000000000
000000000000000000000011110000001011000000000000001000
001000000000000000000000000011100000000000001000000000
100000000000000000000000000000100000000000000000000000
010000000000010000000000010101001000001100111110000000
010000000000100000000010000000100000110011000001100100
000000000000001111100110000000001000001100111110000001
000000000000000001100000000000001001110011000001100100
000000000000000000000000000101101000001100110100000000
000001000000000000000000000000000000110011000000000010
000000000000000011100000010000000001000000100000000000
000000000100000000000010000000001100000000000000000000
000000000000000000000000001000000001001100110110000001
000000000000000000000000001011001011110011000011100100
010000000000010000000000000000011010000011110100000101
110000000000000000000000000000010000000011110011100110

.logic_tile 17 10
000000000000001111000000000001011110000011110100000000
000000000000000011000000000011000000111100000000000010
001000000000000011100000001000011110011110000000000000
100000000000000000100000000011011100101101000000000000
110000000000000001100000000001100001001111000000000000
110000000000000000000000000101001011010110100000000000
000000000001010101100110000001000000001111000100000000
000000000000000000000000001111001101110000110000000001
000000000000001101100110000111001100001011010000000000
000000000000000001100000000000111000001011010000000000
000000000000000001100000001000011110011010010100000000
000000000000000000000000000011011100100101100000000100
000000000000000000000010010111011110010100000000000000
000000000000000001000010000000010000010100000000100000
010000000000011000000010001101011010000011110100000100
110000000000100001000010000001010000111100000000000000

.logic_tile 18 10
000000000000100011100000000000000000000000000000000000
000000000001010000100011110000000000000000000000000000
001000000000000000000000000101100000010000100000000000
100000000000000000000011100000101010010000100000000000
010000000000000000000000000011100000000000000100000011
010000000000000111000010100000100000000001000000100101
000000000000000000000111011000001110001101010010000011
000000000000000000000110101101001000001110100000000000
000000000000000001000000011000000001111001110000000000
000000000000000000000010001111001101110110110000100000
000000000000000000000111010001101100000101010000000001
000000000000000000000010001101111100001001010010000100
000000000000000001100000000000001010110000000000000001
000000000001010000000000000000011101110000000000100100
000010100001010000000110001011000000000000000010000000
000000000000000001000000000111100000010110100000100000

.logic_tile 19 10
000000000000000011100110010001011100101001010000000000
000000000000000000000010001001110000010101010000000000
001000000000000101010000010000000000000000000000000000
100010000000000000100011110000000000000000000000000000
110000000000000011100000000000000000000000000100000000
010000001110000000000000001111000000000010000000000010
000010000010000000000010000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001110100000000110100101011011010110000000000000
000000000001010000000100001111011000000010000000000010
000000000000001000000111001001001111000001010000000000
000000000000000001000110111101001110001001000000000010
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000000011011001011001100110100000000
010000000000001101000010001111101100011001100000100000
000000000000000101000000000000011110011010010100000000
000000000000000000100000001011011010100101100000000100
000000000000000000000110011000001010010101010000000000
000000000000000000000011100101010000101010100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.logic_tile 21 10
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000101000000000001011001010000011110110000000
000000000001010111000011110111100000111100000000000000
001000000000000000000010101101000000001111000100000001
100000000000000000000000000011001111110000110000000000
010000000000001001100000011101000000001111000100000000
010000000000000001000010001101101100110000110010000000
000000000000000111000010100111101110001100110100000000
000000000000000001100100001011001010101010100000000000
000000000000000000000010100101111000000000100010000001
000000000000010101000000000000011000000000100000100000
000000000000000101000110011101000000010110100000000000
000000000000000000000011010011001111110000110000000000
000000000000000101100000010000000000000000000000000000
000000000000000111000010100000000000000000000000000000
010000000000000001100000000011100001001111000100000000
110000000000000000000000000111101101110000110000000000

.logic_tile 2 11
000000000000000101000110100000001010000011110010000000
000000000000011101000011100000000000000011110000000110
001000000000000000000010100000000001011001100000000000
100000000000000000000100001001001001100110010000000000
010000100000001000000000010001011011001011010000000000
010001000000001001000010100000011010001011010000000000
000000000000000101000000000111100000010110100000000000
000000000000000000000010110000100000010110100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010100001000001010110100000000000
000000000000000000000100001101001101110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000001110000000000000001001000000000010000010000000

.logic_tile 3 11
000000000100000000000011110101000000000000001000000000
000000000000000000000011010000000000000000000000001000
001000000000000000000000000000000000000000001000000000
100000000000000000000000000000001010000000000000000000
010000100000001101000110100011001001101010000000000000
010000001010000111000000000000101101101001000000000000
000000000000000000000000001000001100010011100000000000
000000000000000000000000001011011010100011010000000000
000010100000100000000110010101000000011111100000000000
000001000000000000000010100111001101001001000000000000
000000000000000000000110110101000000111001110000000000
000000000000000000000010000000001001111001110000100000
000000000010000001000010000101000001000000010000000000
000000000000000000100100001111001111000010110000000000
000000000000000000000010000000001010000100000100000000
000000000000000000000100000000010000000000000010100010

.logic_tile 4 11
000000000000000000000000000000000000000000001000000000
000000000000010000000000000000001011000000000000001000
001000000000001000000000000000000001000000001000000000
100000000000001011000000000000001101000000000000000000
110000000001001000000110010101001000001100110101000000
010000000001100111000010000000100000110011000010000000
000000000000001000000000000101000000010110100110000000
000000000000000111000000000000100000010110100000000001
000000000000100000000000000000000000000000000000000000
000000001000000000000011110000000000000000000000000000
000000000000000000000110011011100000100000010000000100
000000000000000000000011010101101010110110110010100001
000001000000000000000000000011101010100000000010000100
000000100000000000000000000000111011100000000000100000
010000000000000000000000001000001010001100110110000000
010000000000000000000000001011010000110011000010000000

.logic_tile 5 11
000000000010000011100000000011111001010010110000000000
000000000000000101100011000000111001010010110010000000
001000000000001001100011110101000001001111000000000000
100000000000001101100110000101101011010110100010000000
110000000000001111000111010001000000010110100100000000
010000100110000001000110010000000000010110100000100000
000000000000000000000010110000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000010101000000000000010010000000000000000000000000000
000000000000000000010110010101011000000011110000000000
000000000000000000000110011101000000010110100000000001
000100000100100000000000001001100000001111000000000000
000000000011000000000000001011001001010110100000000000
000000100000001000000000001001011011100100010000000000
000000000000001011000000000111011010111000110000000000

.logic_tile 6 11
000000000000000001100110000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
001000000000000000000000000000011110001100111100000000
100000000000001101000000000000011000110011000000000000
010000000000000000000011110111001000001100111100000000
110000000000000000000110010000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000101100000000000001001001100110100000000
000000100000000000000000000000001100110011000000000000
000000000001001000000000000000011000000011110000000000
000000000000000001000010110000000000000011110000000000
000000000010000000000000011011001011101000010000000000
000000000000100000000010000001011101111000000000000000
110000000000000000000110000111100000010110100100000000
000000000000000000000000000000100000010110100000000000

.logic_tile 7 11
000000001111000101000000000000000001000000001000000000
000000000000000000100000000000001010000000000000001000
000000000000000101000000000000011010001100111000000000
000000000000000000100000000000001000110011000010000000
000000000110001000000010100101001000001100111000000000
000000000000000111000110110000100000110011000000000000
000000000000000101100000000000001001001100111000000001
000000000000000000000010110000001011110011000000000000
000001000000000000000011100001101000001100111000000000
000010000000000000000100000000000000110011000000000100
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000010000000
000000000000000000000000000000001000001100111000000000
000000000001001101000000000000001011110011000010000000
000000000000000000000010100111101000110011000001000000
000000000000000000000100001011101010001100110000000010

.ramb_tile 8 11
000001000000100000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100001000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011010000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000111100110010000001101111000010000000000
000000101000001111100011100011001100110100100001000000
001000000000010000000011100001001011011010010110000000
100000000000100000000100000000001001011010010010000000
010000000110001001100111110101011101011010010101000000
110000001110001111000110000000111011011010010000000000
000000000000000111100111100001000000001111000110000000
000000000000010000100011111001101010110000110000000100
000000001010000111000111101111001111110101000000000000
000000100000000101100000000101011111001010110010000000
000000000010001001100111001000011101011010010100100000
000000000110000111000110011101011100100101100000000001
000000001010000001000111100001001100010100000000000000
000010101100000001000111111111010000111100000000000000
110000000000001011100111111111000001100000010000000000
110000001010000101000110001111001110110110110011100000

.logic_tile 10 11
000010100000001111000000001001001101000000100000000000
000101000000000001000000000011011101000100000000000010
000000000000000000000000011001000000101001010000100000
000000000000000000000011101011001000111001110000100010
000000000000000111100110011001001101000100000000000000
000010000000011101000010000011011101010100100000000000
000001000000001111000111011111111111000010100000000000
000000100000001111000111011101011010000001100000000000
000000000000001111100111101111101110101110000000000000
000000000000001011000100001001101011101000000000000000
000000000000000000000110110000001010011010010000000000
000000000000001111000011111111001010100101100000000000
000000000000001000000011000101101010111100010000000000
000010100000000101000011101111011100111110100011000000
000000000000000011100111000101111011100110100000000000
000000000000000000000110010011101010010110010000000000

.logic_tile 11 11
000001000000000101000111101001011101101000000000000000
000010100000001101000111110111011001111001110000000000
000000000000001011100010100001111101000011100000000000
000000000000000001100111100000011011000011100000000000
000000000000100111100011100001001100000110100000000000
000000000001001101000011100001111001001111110000000000
001000000000000011100110111011001111000100000000000000
000000000000000001100011000011101110001100000000000000
000000000110000111000111101101101100000000000000000001
000000000000000111000010010011001100010000000000100000
000000000000000101100111001111101010011101000000000000
000000000000000111000110110001011011110100010000000000
000010000000000001100110000101001011100001010000000000
000001000000000000000000001111101010000110100010000000
000000000000001011100000001101101011100110110000000000
000000001000000101100011101111101001010000110000000000

.logic_tile 12 11
100000000110001111100111100011011001101000010000000000
000000000000000111100011110111101100000100000000000000
001000000000000111100110000101011111001000000000100000
100000000000000000000000001111001001001001010000000011
000001000000000111000000001011111100010110100000000000
000010000010010111100000000101010000010100000000000000
000000000000000101100010100011101110011100000000000000
000000000000000000000011110111001000001000000001000000
000000000000001000000011100111100000101001010000000000
000000000000000001000111101111100000000000000000000000
000000000000001101100011111001001000000000000000000000
000000000000001111000010101101011001000100000000100100
000010100000001111000110110111101011011111110100000000
000001000000001011000010001011001011111111110010000000
000000000001010111000000001011011100000010100000000000
000000000000000101000010001011010000010110100000000000

.logic_tile 13 11
100001000000001001100011111011011100010111100000000000
000000001010000111000010011111001000000111010000000000
001000000001010101000011110111011101000011100000000000
100000000000100111000111110000001011000011100000000000
000000000000000101000111100011111110100000000000000000
000000000000000111100110100101101100000000000000000000
000000000000001001000010011001101010000000000000100100
000000000000001111000011100101111110100000000000000100
000000000110001101100110110101011001110111110101000000
000000001110000001100010001011101010101011110000000000
000000000000001111000110001111011010110000010000000000
000000000000100101100000001001101001100000000000000000
000000000000000001100010101001101011001000010000000000
000000100000000111100000001101101110011110110000000000
000000000000001001000111000001011000010000100000000000
000000000000010111000000001011101000000000010000000000

.logic_tile 14 11
000001000000000001000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
001000000000011000000111100000000000000000000000000000
100000000000101111000000000000000000000000000000000000
010000000000000111100011100000001100000100000100000000
110000000001000001100000000000000000000000000010000100
000000000000000000000111100001011101001000010000000000
000000001100001101000100000000001010001000010000000000
000000000000000001000000001001000000001001000000000000
000000000000000000000000001111001010010000100000000000
000000000000010000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000111100000000001001011110011110000000000
000000000000010000000000000101001000000011000001000000
000000000000000000000110001111011011000000000000000100
000000000000000000000011111111011001000100000000000100

.logic_tile 15 11
000000001000000000000110011001101000100000000000000000
000000000000000000000110011001111001000000000001000100
001000000000100000000110010000000000000000100000000000
100000000001000000000110010000001001000000000000000000
010000000000000000000111100000000000000000000000000000
110010100000000000000110000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000100
000000000000000000000000000000100000000001000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 16 11
000010000001100000000010100111000001001111000100000000
000000000001010000000100000111001011110000110001000000
001000000000001000000000010011001100010110100000000000
100000000000011011000011101011100000111100000000000000
110000000000000001100000000011000000001111000110000000
110000000001000000000000000011101101110000110000000000
000000000000001000000110000000011000010100000000000000
000000000000000001000000001001010000101000000000000010
000000000000001000000110111111100000000000000000000000
000000000000000101000010000111100000111111110000000000
000000000000000001100000010011101011011010010110000000
000010000000010000000010100000101100011010010000000000
000000000000001101100111100101101111000100010100000000
000000000000000001100000000111001011110111010000000010
011001000000100101100000010101011101001011010000000000
010000000000000000100010000000011100001011010000000000

.logic_tile 17 11
000000000000000001100000001101011010010110100000000000
000000100000000000000000000001000000111100000000000000
001000000000101000000111100000001110001100000000000000
100000000000000011000000000000011110001100000000000000
110000000000000000000110100111101100010101010000000011
010000000000000101000000001101000000010110100000000101
000000001110000000000010001001111110101001010100000000
000000000000000101000000001001010000111110100000000000
000000000000000001100110010000000000000000000000000000
000100000000000000000011100000000000000000000000000000
000000000000000000000000000000001110000011110000000010
000000000000100000000000000000010000000011110000000000
000000000000000000000010100011011001111100010100000000
000000000000000001000100000000111111111100010000100000
000000000100000000000010000101100000000000000000000000
000000000000000001000000000001100000101001010000100000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111100110000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
110000000000000000000110000101011000111000100000000000
110000000000100000000010000000111011111000100000000000
000000000000010000000000010011100000000000000100000000
000000000000100000000011010000000000000001000000000000
000010100000000000000000000000011000000100000100000000
000001000110000000000000000000000000000000000000000000
000000000000001111000000010011111000111101010000000000
000010000000000111000010001101100000101000000000000000
000000000001010000000010100101100000000000000100000000
000000000000100000000000000000100000000001000000000000
000010000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000

.logic_tile 19 11
000000000000001000000000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
001010000000000000000000000101101110000001010000000000
100001000000000011000000000000000000000001010010000000
010010000000000000000010100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000000011100000010011000000000000000000000000
000000000110000000100010000000100000000001000000000000
000000000000101000000000010000000000000000000000000000
000000000001001111000010010000000000000000000000000000
000000000000001000000010100001011101110001010000000000
000000000000001101000100000000001011110001010000000000
000010100000000001100000000000000000000000000100000000
000001000000000000100010100011000000000010000000000000
000000000000000101000000001111100000001111000000000000
000000000100000000100000001011001111010110100000000000

.logic_tile 20 11
000000000000000000000000000001101011111000100100000000
000000000000000000000000000000011100111000100000000000
001000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001011011100111101010100000000
000000000000000001000000000001000000101000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000001000000000000000000011010000100000110000101
000000000000100000000011110000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000101000010100001101110011010010100000000
000000000000001101100110110000011100011010010000000000
001000000000000101000010101111000001001111000100000000
100000000000000000100010110011001010110000110000000000
110000000000000000000000010101001001110101000100000000
110000000000000000000010001011111010000101110000000000
000000000000000001100010110001000000001111000100000000
000000000000001101000110001011101000110000110000000000
000000000000001000000110001101111110000011110100000000
000000000000000001000010011001100000111100000000000000
000000000000000101000000000101101100010101010100000000
000000000000000000000000000000010000010101010000000100
000000000000000001100010000001100001010110100000000000
000000000000000000000010100001101011110000110000000000
110000000000001001000000001111000001010110100000000000
110000000000000001000000000011001010110000110000000000

.logic_tile 2 12
000000000000000001100110000001111000101000000100000000
000000000000000000000000000011100000111101010000000000
001000000001000101000011101011000000100000010100100000
100000000100100000100000001101001011110110110000000000
010000000001010000000000010101101110111001000100100000
100000000000000000000010000000101100111001000000000000
000000000000000001100000000011011011111000100100000000
000000000000000000000011100000001011111000100000000000
000001001100000000000000000001011010101100010100000000
000000100000000001000000000000011100101100010000100000
000000000000000000000000001000001101101000110100000000
000000000000000000000000001111001011010100110000000000
000000000000001000000000000101111110101000000100000000
000000000000000001000000000011100000111101010000000010
000000000000001000000000011000001100110001010100000000
000000000000000001000010001101001001110010100000000000

.logic_tile 3 12
000001000100000000000010100000000001000000001000000000
000000000000000000000110110000001011000000000000001000
000000000000000001000000000000000001000000001000000000
000000000000000101100000000000001111000000000000000000
000000000000000000000000000001101000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001101000010101001101000111000000000000001
000000000000000001100100000101001101100000000000000000
000000000000000000000110100001100001001100110000000000
000000000000000000000000001111001011110011000000000000
000000000000000001100000000111011010001100110000000000
000000000000000000000000000000110000110011000000000000
000000000001000000000010101011001001000010100000000000
000000000000100000000000000001111111000001100000000000
000000000000000000000110000101101001001110000000000000
000000000000000000000010101001011100001100000000000000

.logic_tile 4 12
000000000000000000000010111111011000010111100000000100
000000000000000000000011010111101111010010100000000010
001000000000001001100011110001111000111100000000000000
100000000000000001000010101011010000111110100000000010
010000000000000000000010111011011001001011100000000000
010000000000000000000110101101111100001001000000000010
000000000000001000000110000000011001101100010000000000
000000000000000111000000001111001100011100100000000000
000000000000000011100010110001011010010111000000000000
000000000000000000000111010000101101010111000000000000
000000000000001101000000001101011100111101010000000000
000000000000001001100000000111100000010100000000000000
000000000000000000000010110000001100000100000110000100
000000001010000000000110010000000000000000000000000010
000000000000001101000000000000011000001100000000000000
000000000110000001100000000000001011001100000000000000

.logic_tile 5 12
000000000000000000000010101001001101100010110000000000
000000000000000000000100000001101011100000110000000100
001000000000000000000010101101011001000010000000000000
100000000000001101000000000101001001000011010000000000
110001000000000101000010000000000000000000100100000000
010000000000000000100100000000001111000000000010000000
000000000000001000000111000000000000000000100100000000
000000000000001011000100000000001111000000000000000000
000000000000000001100111110000000000000000000000000000
000010000000010000000111110000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000111000000000000010000000000000010000000
000000000000000000000111011000000000000000000110000000
000000000000000000000011010011000000000010000001000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000010000000

.logic_tile 6 12
000000000000001000000110110000001010000011110000000000
000000000000000011000010010000010000000011110000000000
001000000000000000000111000001101000011010010000000000
100000000000000000000010100000111001011010010010000000
010000001000000000000010010000011000000100000100000000
110000000001010000000010000000010000000000000000000000
000000000000001111000000000000000001000000100100000000
000000000000001011000000000000001010000000000000000000
000000000000000001000000000011000000000000000110000100
000000000000000000000000000000000000000001000011000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001001000111100000000000
000000000000000000000000001001011001001011010010000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 7 12
000000001010000000000110110001100000000000000100000000
000010100000000000000011000000100000000001000000000000
001000000000000101100111000000000000010110100000000000
100000000000000000000100000111000000101001010000000000
010001000000000000000011110001100000010110100000000000
110011000000000000000111010000000000010110100000000000
000000000000000000000110000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000000011100000011110000000000
000000000000000001000000000000000000000011110000000000
000000000000001000000000000001000000010110100000000000
000000000000000001000000000000100000010110100000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000010

.ramt_tile 8 12
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000000001010111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000000000000000001001011010111100000000000000
000011100001010000000000001101000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000001111100010001111111110101001010000000000
000000000001000011100000001111100000111100000000000000
000010000000001000000010101000001100011010010000000000
000001000000000011000100000101011000100101100000000000
000000000000110011100000000011111011100101100000000000
000000001100111111000000000000011011100101100010000000
000000000000001000000111110101011100110111100000000000
000000000000001111000110101001011101010010000000000000
000000000110110000000111011101111100101001010000000000
000000000000100000000111101101100000111100000000000000
000000000000000001000000000001011001011111110000000000
000000000000000000000011101001001001000111110000100000
000000000000000111100110100111000000000000000000000000
000000000000001111000000000111001111110000110000000000
000000000000001000000010000011100000000000000000000000
000000000000000001000111111011101010110000110010000000

.logic_tile 11 12
100010000000000011100000001101001100000001000000000000
000001000000001001100010101011001101000000000010000000
001000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000010100000000000000110101011101110001001000010000000
000000000000010001000000000111001000000001000000000000
000000000000000111000111001111011100000100000000000000
000000000000001101000110010111011100000000000000000101
000000000000000011100111100111011011110111110100000000
000000001110000000100110001001101010101011110010000000
000000000000000001000000001111111011010000000000000000
000000000000000000000010001101011111101001000000100000
000000100001001001000111111000001101100101100000000000
000000000000000001000011011111011000011010010000000000
000000000000011001100011101101001110010101000000000000
000000000000100011100011111101111000111110000000000000

.logic_tile 12 12
100000000000001111100110000001011110010111100000000000
000000000110000101000110010001101111001011100000000000
001000000000000101000010110011001110000000010000000000
100000000000000000100110100101101011100000010000000000
000010100000001001100111000001111100010110110100000000
000000000000000111000110110101001000111111110000000001
000000000000000000000010000001011000101000000000000100
000000000000000000000111110000010000101000000000000000
000000000000000000000111011001011010000000010010000101
000000000000000000000010111101011001000000000000000000
000000000000000111000000000101011110001001010000000000
000000000000001111100010001011101010000000000000000000
000000000000001001000010110111011001101000100000000000
000000000000001011100011011111011100111100100000000010
000000000000000001000000000001111100001110000000000000
000000000000001111000000000111111111000100000000000001

.logic_tile 13 12
000000000000000000000010101101111000101000010000100000
000000000000001101000000000111111110101010110000000000
001000000000000101100011101001111001010110100000000000
100000001100000111100011110011101110010010000000000000
110000000001000101000010000001111100100000110000100000
010000000000100000100000000001111010110110110000000000
000000000000000001100010101000000000000000000100000000
000000001110000000000110110001000000000010000000000000
000011000000000101100000001011001001000001000000000000
000011000000001111000010000101011011000110000000000000
000000000000000101100111101011011111010111100000000000
000001000000000000000000001111001100000111010000000000
000000000000001101100000000111011111110111100010000000
000000000000101011000000001101001000100001000000000000
000000000000001111000000000000000000000000000000000000
000000000000000101000011110000000000000000000000000000

.logic_tile 14 12
000000000001011001100110000101001001000000000000000000
000000001110101111100111100001111000100000000001000100
001000000000001000000000001111011110110001100000000000
100000000000001001000000000011101110001101100000000000
110001001010000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000111100111100000011111001100110010000000
000000000000000000000000000000001100001100110000000000
000010100000000000000000011000000000000000000100000010
000000000001000000000011011101000000000010000000100110
000000000000000101100000000001011000010000000000000101
000000000000000000000000001101001000000000000000000000
000000100000001000000010000000000000000000100100000110
000001000000000101000100000000001001000000000010000000
000000000000000101000000000000011010000100000100000001
000001000000000000000000000000000000000000000001000100

.logic_tile 15 12
000000000000100111100110111000000000000000000100000000
000000001010000000000111100101000000000010000000000000
001000000000000111100011100000000000000000100100000000
100000000000000000100100000000001000000000000001000000
010000000001000111000000000001100000010110100000000100
010000000110100000100000000000000000010110100001000011
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000011000000000000000000000000000000000000000100000000
000010100000000000000000001001000000000010000000000000
000000000001110000000000001000000000000000000100000000
000000000000110000000000000111000000000010000000000000
000010000000000001000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000010

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000011
000000000000000000000000000001000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000011111000001101001010100000000
000000000000000000000011101101101100100110010000000000
001001000000100000000110000000001111010010110000000000
100000000000000000000010111111011100100001110000000000
010000000000001000000000001000011001111000100100000000
010000000000000001000000000011011011110100010000000000
000000000000100000000011100101111100101001010100000000
000000000000000000000100000101100000010101010010000000
000000000010000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000101010001100000001001100001001111000000000000
000000000000100001000000001001101110101001010000000000
000000000010000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000101111100101001010100000000
000000000000000101000000001011100000010101010000000000

.logic_tile 18 12
000000000000001101100110110111000000001111000101000000
000000000000000101000010100011001101110000110000000000
001000000000000101100110000001000000001111000000000000
100000000000001111000000000001001011010110100000000000
010010000010000000000010010001001010000011110100000000
110001000000000000000010000001010000111100000001000000
000000000000001000000110110001000001001111000101000000
000000000000000111000010001011101000110000110000000000
000000100000001000000110011111111110000011110100000000
000001000110000001000011011101100000111100000001000000
000000000000010000000000001000011111011010010100000000
000000000000000000000000000101001001100101100001000000
000000000000000001100000000101101000011010010100000000
000000001110000001000000000000111110011010010001000000
010000000000001001100000000000001111011110000000000000
010000000110000001000010111001001011101101000000000000

.logic_tile 19 12
100000100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000000000000000111100000010110100010000000
110000000000000000000000000000100000010110100000000000
000000000000001000000000000011000000000000000000000000
000000000000000001000000000000000000000001000000000000
000000000001010000000000001111100000000000000000000000
000000000000100101000000001111100000101001010000000000
000000100000000000000000001111100000010110100010000000
000001000000000000000000001111100000111111110000000000
000000000000010000000010100101100000000000000100000000
000000000000100000000000000000000000000001001000000000
010000000010000000000110011000000000000000000100000000
010000000000000000000010000101000000000010000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000111001100111001000100000000
010000000000000000000000000000111111111001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000111100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000011010000011110000000001
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000100000000000000010111011000001101001010100000000
000000000000000101000010000111101010100110010000100000
001000000000000001100111000101111101110100010100000000
100000000000000101000100000000001111110100010000000000
010000000000000001100000001000011011011110000000000000
100000000000000000000010100001011101101101000000000000
000000000000000111000000000011111011110001010100000000
000000000000000000000010100000001100110001010000000000
000000000000000000000110010000011000011110000000000000
000000000000000000000010101011001000101101000000000000
000000000000001101000000010001001010000011110000000000
000000001100000111000010001001100000101001010000000000
000000000000001000000110001111000001101001010100000000
000000000000000001000000000111001010100110010000000000
000000000000000001000010010111011111010110100000000000
000000000000000000100010001101111001001111110000100000

.logic_tile 2 13
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000001100010000000000000000000000000000000000000000
100000000000100000000011110000000000000000000000000000
010000001100000101100000000000001011101000110100000000
100000000000000111000000000101001001010100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000010011100000000000000000000000
000010000000000000000010000000000000000001000000000000
000000000000000101100000000111101100101000000100000000
000000000000000000000010110101010000111101010000000000
000000000001010000000000000000000001001111000000000000
000000001010000000000000000000001101001111000000000110
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000110010001100001000000001000000000
100000001010000000000011100000101111000000000000000000
110000000000000000000000000000001000111100001000000000
110000000000000000000000000000000000111100000000000000
000000000000000011100000000000000001000000100100000000
000000000000000000100000000000001111000000000010100100
000000000000000101000000000000001100000100000000000000
000000000000000000100000000000000000000000000000000000
000010000000000001100000000000000001000000100100000010
000001000000000000000000000000001001000000000001100100
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000001001111000000000000
110000000000000000000010100000001100001111000000000000

.logic_tile 4 13
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000101100000000101111100001100110000000000
000000000000000000000000000101000000110011000000000000
000000000000000000000000000000001001110011000000000000
000010000000000000000010110000011010110011000000000000
000000000000001000000000000000000001000000100110000000
000000001000000001000000000000001110000000000001000000
000001000000000000000000001000000000010110100000000000
000010100000000000000000000011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000000010000011000001100111100000000
100000000000000000000010000000011100110011000000000000
110000000000000000000110010101001000001100111100100000
110000000000000000000010000000100000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000010000001100000000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000000001000110000000000000
000000000000001001000000001101001011001001000000000000
000000000000000000000111100000000001001111000100000000
000000000000010000000000000000001001001111000000100000
110000000000001001100000001101011110000000000000000000
010000000000000001000000000111101100000100000000000000

.logic_tile 6 13
000000000001000000000000000000011110000100000100000000
000000000000000000000010100000010000000000000000000000
001000000001000000000000000000000000000000100100000000
100000000000100000000000000000001101000000000000000000
010000000000001000000111001101000000000000000000000000
110000000000000001000000001101000000111111110010000000
000001000000000000000010100101000000000000000000000000
000010000000000000000000000000100000000001000000000000
000010000000000000000111011111100000101001010000000000
000000000000000000000011001011001001110000110010000000
000000000000000000000000011011101000000011110010000001
000000000000000000000010000111110000111100000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000011000000000010000000000000000000000000000
000000000000000101000011000000000000000000000000000000

.logic_tile 7 13
000000000000000101000000000111101010101000010000000000
000000000000000101100000000001001010110000100000000000
000000000000000000000010101101100000101001010000000000
000000000000001101000100001001101101110000110000000000
000000000001010101100000000001101101011010010000000000
000000000000001101000000000000111011011010010010000000
000000000000000000000110000001001011110101000010000000
000000000000000101000000000101001110000101110000000000
000001000000000000000110000101100001101001010000000000
000010100000000000000100000111001000110000110000000000
000000000000000001100000000111100000001111000000000000
000000000000000000100010000111001000110000110010000000
000000000000001001100000000101100001001111000000000000
000000000000000001000000000111001000110000110000000010
000000000000101001100000000011100001101001010000000000
000000000001001001100000000111101100110000110000000000

.ramb_tile 8 13
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 13
000000001100000000000000001101011101000101010010000000
000000000000000000000000000101001001001001010000000001
001000000001011111100111101111100001001111000000000000
100000000000100001100011100001001001110000110000000000
010000000001010000000111100000011011111100110000000000
110010100000101001000100000000011000111100110000000000
000000000000001111000000010000000001000000100100000001
000000000000001111000010000000001010000000000000000000
000000000000000000000000001000011100101000000010000100
000000000000000000000000001001000000010100000010000000
000000000000000101100000001111100001101001010000000000
000000000000000000000000000001001001110000110000000000
000000000110000000000000000101011100000001010000000000
000000000000000000000000000000000000000001010001000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000110010000000000000000000000000000
000010100000001111000110100000000000000000000000000000
001001000000000111000111010000011110001100110010000000
100000000000000000000110000000001110001100110000000100
010000000001010101000111100101000001010000100000000100
010000000000101101100111110011001101000000000000000000
000000000000000101100000000001011010010000010000000000
000000000000000000000000000000001001010000010000000000
000000001010000011100000000011011110010100110000000000
000010000000000101000000001101011111000000110000100000
000000000000000000000010101000000000000000000100000110
000000000000000000000010000001000000000010000000000000
000000000000001000000110100101011001101001100000000000
000000000000001011000000000001111010101010010000000000
000000000000000101000000001001101011000001000000000000
000000000000000000100010001111101101101011010000000000

.logic_tile 11 13
000010100001000101000110101001001101000001010000000100
000001100000000111100011100101001110000010000000000000
000000000000001111000011111111101110000011100000000000
000001000000001001000111111001111011000001000000000000
000000000000001011100111101101011000010111100000000000
000000000000000111100111110001001011001011100000000000
000000000000001011100111100111101001000111010000000000
000000000000000111100011110000111011000111010000000000
000000000110000001100010000011101111000000000000000000
000010100000100000000000000101011101000000100000000000
000010100000000101000010011111001110110001010000000000
000001000000000000100010000101011110110001100000100000
000000001000001001100010001011101001000010100000000000
000000000000000011100010101101111001000010000000000000
000000000000000001000010000001001111101111010000000000
000000000000000000000000001011001001101000000000000000

.logic_tile 12 13
100000000000000111000010100000011101000000110000000000
000000000000000101000100000000001000000000110000000000
001000000000001111000111110101001100000000000000000000
100000000000000111000111001101111101000110100000100000
000000000000001001000110010001101101110011110000000000
000001000010000001000010101111111111100001010000000000
000000100000001101000000000111000001100000010000000000
000000000000000111000000000000101101100000010000000000
000000000000001001000111111000001001011111110100000000
000000000000001011100011101011011010101111110000000100
000000000000001111000011111001101100000000000000000000
000000000000001011000110000111101010000001000000000000
000000000001000000000110000011011011000000000000000000
000000000000000000000100000001001100000110100000000000
000000000000001000000010001011101010111000110000000000
000000000010000101000000000001001000100100010000000000

.logic_tile 13 13
000000000000001000000010101001001110110000000000000000
000000000110001001000000000111101101001100000000000000
000000000000000001100111100011111000001010100000000000
000000000000000000000011110111011111101101010000000000
000010100110000000000111100001111000111100000000000000
000000000100000000000000001111100000000011110001000000
000000000000000000000000011000001010100101100000000000
000000000000000000000011010111011100011010010000000000
000001000001000111000111100101101001100001000000000000
000010001100100000000110101011111110001000010000000000
000001000000001000000010000111101100101001010000000000
000000100000000011000100001001010000111100000010000000
000010100000000001000010100011011101111001010000000000
000000001100000001000010000111111001100110000000000000
000000000000000101100000000001000001100000010000000000
000000000000000101000000000000001101100000010000000000

.logic_tile 14 13
000000000000001101000000000101100000101001010000000000
000000000000000001100000001111001010110000110000000000
000000000000101101000110010000000001001111000000000000
000000000001011001100110010000001100001111000000000000
000000000000001001100010100101111111111000010000000000
000000000000001001100100000000101001111000010000000000
000000000001010001100111101101101010101001010010000000
000000000000101101100110111001110000111100000000000000
000000000000000000000000001000011000111000010000000000
000000000010000000000000000001001000110100100000000000
000000000000000101100000000111111010101000010000000000
000000000000000000000000000101001000110000100000000000
000000000000000000000110000101111111011010010000000000
000000000000000000000000000000101001011010010001000000
000000000110001101100000001001011000111100000000000000
000000000000010001000000000001000000000011110000000000

.logic_tile 15 13
000000000000000111000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000100
001000000010100001100000000111011101110101000010000000
100000000001010000000000001011011000000101110000000100
010010000000000011100011111000000000000000000100000000
110000000000000001000011000101000000000010000000000000
000000000000000011100000000000011100000100000110000000
000000000000000000100000000000000000000000000000100100
000000100000000000000010100000001010000100000100000100
000001000000000000000000000000000000000000000000000000
000000000000101000000000010000000000000000000100000000
000000001110001101000010000001000000000010000000100000
000000000000000101000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000111011101101000010000000000
000000000000000000000000001011011000111000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001110111100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000001000000001000000000000000000000000000
010000000000000000100000001101000000000010000000000000
000001000000000000000010101111001010111101010110000000
000000000000000000000100000001000000101000000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
100000000000001000000110100000000000000000001000000000
000000000000001001000000000000001110000000000000001000
001000000000000001100000000001100000000000001000000000
100000000000001111000000000000001110000000000000000000
010000001000000000000110100111001001001100111100000000
110000000000000000000100000000101000110011000000000000
000000000000000000000000000111001001001100111100000000
000000000000001111000000000000101010110011001000000000
000000000000000000000000000101101001001100111100000000
000000000000000000000000000000001100110011000000000000
000010100000001101000000001000001001001100110100000000
000000000110000001000000000101001000110011000000000000
000000000000001101100110010011101000000011110000000000
000000000000000101000010000001010000101001010000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 18 13
100000000000000000000110110101001100001100110100000000
000000000000000000000010100000001010110011001000000000
001000000000101101100110010000000000000000100100000000
100000000000000101000110010000001111000000000000000000
010000000000001111100010000011000000010110100000000000
110000000000000001100000000000000000010110100000000000
000000000000000001100000000000011000000011110000000000
000000000000000000100000000000000000000011110000000000
000000100000000001100000000000011000000011110000000000
000001000000000000000000000000000000000011110000000000
000010000000000000000000000000000000010110100000000000
000001000000000000000010001001000000101001010000000000
000010000000000000000000011001111111000001010001000000
000000000000000000000010001001111101010000100001000000
010000000000000000000000010000001000000011110000000000
110000000000000000000010100000010000000011110000000000

.logic_tile 19 13
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000001000010001000000110100000000001000000001000000000
000000000000000101000000000000001101000000000000000000
000010100001011000000110110001100000000000001000000000
000001000000100101000010100000100000000000000000000000
000000000000000101100000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000010000000000000000110000001100000000000001000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000

.logic_tile 20 13
100000000000000000000000001111111011000011000000000101
000000000000000000000000001011011111000001000000000000
001000000000000000000110011001111101010100110000000000
100000000000000000000010100111111101011000110000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001100000000000000000001
000000000000000000000000001011100000001111000000000000
000000000000000000000010111001001100001001000000000000
000000000000000001100000010101100000001001000000000000
000000000000000000000010000000101101001001000000000000
000000000000001000000110010000000000000000000000000000
000000000000010001000110010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000011100000010100000000000
000000000000000001000100001011010000000001010000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000001000000000010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
001000000000000000000000010000011010000100000100000000
100000000000000000000010000000000000000000000000000000
010000000000000000000000011101100000101001010100000000
010000000000000000000010001001001111000110001000000000
000000000000001001100000000000001110101010100000000000
000000000000001001000000001101000000010101010000000010
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000001101000000010110100000000000
000000000000000001100111100101000000000000000000000000
000000000010000000000000000111100000010110100010000001
110000000000000111100000000001001100111101010010000000
110000000000000000000000000000000000111101010000100000

.logic_tile 2 14
000000000000000000000110100011011111000110000010000000
000000000000000000000000000101101001000100000000000000
001000000000000101100000010000000000001111000000000001
100010000000000000000010000000001011001111000000000000
010000000000000101100110010111101000000010100000000000
100000000000000000000110101111010000000000000000000000
000000000000000011100110001000011100101000000000000000
000000000000000000000000000001010000010100000000000000
000000000000000000000110001001100001100000010000000000
000000000000000000000000001101001101010110100000000001
000000000000001000000010010000011100000100000100000000
000000000000001011000010100000000000000000000000100000
000000000000000000000110001000001010000010000000000000
000000000000000000000000000111011010000001000000000001
010000000000000001000000001101001011100110110000000000
110000000000001001000000001011011110010110110000000000

.logic_tile 3 14
000000000000000000000010110000001110011010010100000000
000000000000000000000011000011011111100101100000000000
001000000000001111000000000111001100000011110000000000
100000000000000101000011111111100000010110100000000000
010000000000000000000110101011100000101001010000000000
010000000000001111000000001011000000111111110000000000
000000000000000101000000010111111000011010010100000000
000000000000000000000010100000111010011010010010000000
000000000000001001000110110111101110011010010100000000
000000000000000001000010100000001110011010010000000000
000000000000000011100000001101011000010100000000000000
000000000000000111000010110001100000111100000000000010
000000000000000001100010101011001100000011100000000000
000000000000000101000010100111101101000011110000000000
110000000000101101100111000011111011111000110000000001
100000000000000001000000001001001011111001110000100000

.logic_tile 4 14
000000000000000101100111000000000001000000001000000000
000000001100001101000000000000001010000000000000001000
001000000000001000000000000111000000000000001000000000
100000000000000101000000000000100000000000000000000000
010010000100000000000111000000001000001100110111100001
110000000000000000000100000000001101110011000000000010
000000000000000001100000000111011010001100110110100101
000000000000000000000000000000100000110011000010000011
000000000000000000000000010111101000111101010000000011
000000000000000000000010000000110000111101010010000110
000000000000001000000000000000011010000011110110000001
000000000000001001000000000000000000000011110010100010
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001011000101101000000000000
010000000000000000000010000000001000101101000000000000

.logic_tile 5 14
000000000000001000000000000101100000000000000100000000
000000000000001011000000000000100000000001000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000010110000000000000000000000000000
110000000000000000000000000001100000101001010000000000
000000000000000000000000000011100000000000000011000100
000000000000000000000000000000000000000000000000000000
000000000000001101000011110000000000000000000000000000
000000000000001000000000010111111011010010110010000000
000010000000001011000011010000001001010010110000000000
000000000000001001000000001011011100101001010000000000
000000000000000001000000001111100000000011110000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000001001000000001001001101000000110000000100
110000000000000011000011111001001100101000110011100100

.logic_tile 6 14
100000001000000000000000000011000001010110100000000000
000010001011000000000000000111001010001111000000000000
001000000000001000000000000001100000000000000100000000
100000000000001111000000000000000000000001000000000001
110000000010000000000000001000000000000000000100000000
110000000000000000000000000011000000000010000000100000
000000000000010101100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101000000000111100000000000000100000001
000000000000000000100000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001010000101000010000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 7 14
001001000000000000000000000000001010000100000100000001
000010000001010000000000000000010000000000000000000001
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001111000000000000000010
110000000100000000000000000000000000000000000000000000
110000000001010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000000000110000000000001000000100100000000
000000100001000000000110110000001100000000000000000001
000000000000000000000010100011100000000000000100000000
000000000000000000000100000000100000000001000000000000

.ramt_tile 8 14
000001000111010000000000000000000000000000
000000100001110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000001000000000001001111011100101100000000000
000000000000001111000000000111001001001100110001000000
001000000000000101000111001000000000000000000100000001
100000000000000000100110111101000000000010000000000101
110000001000000000000111000000011000000100000110000000
110000000000000000000011100000010000000000000000100100
000000000000001000000011100000000000000000100110000000
000000000000000001000010000000001100000000000000000100
000000000000000001000000001000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000111
000000000000000000000111000000000000000000000100000001
000000000000000000000100000001000000000010000000000001
000000000000000001100000000000001010000100000100000000
000000000000000000000000000000010000000000000010000001

.logic_tile 10 14
000000000000011000000000010111001101000110100000000000
000100000000101111000010000111101100000100000000000000
001000000000001000000000000001011110001000010000000000
100000000000000111000000000011111101010010000000000000
110001001000100000000111100000000000000000000100000000
110010001110010000000110010001000000000010000000000000
000000000000000000000110101011001100100000000000000100
000000000000000000000000000111101011110100000000000000
000000000010011111000110000011001111110100010000000000
000000000000001111100111110000001110110100010000000000
000000100000000000000110001101001000100001000000000000
000000000000000001000010001011111101001000010000000000
000000001010000001100010000000000001010000100010000000
000000000000001111100111110111001101100000010000000000
000000000000001001000110001101111000101001010000000000
000000000100100001000010101111100000111100000000000000

.logic_tile 11 14
000010000001010000000010101111111110010000110000000000
000011101110100000000100000011101111000000100000000000
000000000000001000000111100000011101101000110000000000
000000000000000011000010111001001001010100110000000000
000010100000000011100000011001101001100110110000000000
000001000000000000100010001101111000010000110000000000
000000000000000111000010110101011010110101010000000000
000000000000000011000011111101011100000000000000000000
000000000000010011100111001111000001001111000000000000
000000000010100000100100001001101101110000110000000000
000000000000001000000010010011111000110000000000000000
000000000000000111000011101111111110000000110000000010
000000000000010000000111101101111101110011110000000000
000000000110100001000110000101111110010010100000000000
000000000000001111100010101111111100000011000000000000
000000000000000001000010100101101101000000110000000000

.logic_tile 12 14
100000001000000111100110111111111001001001000000000000
000000000000001101000011111011111100000010000000000000
001000000001000111100111010000001110101000000000100000
100000000000000000100110101011000000010100000000000000
000000001000101011100010101001011000110000000000000000
000000001110010001000100001101001001001100000000000000
000000100000000001100010101001101100101000000000000000
000000000000000000000111100001100000101001010000000000
000010000001010001000010011101000000010110100110000000
000001000000101001000010110101000000111111110000000000
000000100000000000000010010011001110000100000000000000
000000000010000101000010001111111110010100000000000000
000000000000001111000110100101111100000000000000000000
000000001100000111100010011101111000001001010000000000
000000000000000000000000010101000000001001000000000000
000000000000100000000011011001001100101001010000000000

.logic_tile 13 14
100000000000001000000111010111011001000000100000100000
000000000000001111000010000001011000010000110000000000
001000001110001000000110010011111011011111110100000000
100000000000000111000110011011111010010111110000000010
000000000000000111100010100111001100010010100000000000
000000000000000000100110100101111101000000000000000000
000000000000101101000110100101001111001111110000000000
000000000001001011100011101011101001001001010000000000
000000000000000001000010000000011110000011110000000000
000000000000000001100010100000000000000011110000000000
000000000000000000000110011011001001011111110100000001
000010000000000000000010001011011011101011110000000000
000000000001010101100000010101001001010111100000000000
000000001000001101100011010011111111000111010000000000
000000100000000000000010000001111010000001010000000000
000000000000001111000000000011101001000010000000000000

.logic_tile 14 14
000000000000000011100000000000000000000000001000000000
000000000000000000000010100000001010000000000000001000
000000000010110000000010100111001010001100111000000001
000000000001110000000100000000100000110011000000000000
000000000000010101000000000000001001001100111000000000
000000001110100000000000000000001100110011000000000000
000000100000001000000000000000001000001100111000000000
000001000000000101000000000000001111110011000000000000
000000000000000001000000000011101000001100111000000000
000000001101010000000000000000000000110011000000000000
000000000000101101100000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000010100000000000000110110001101000001100111000000000
000001001110000000000010100000100000110011000000000000
000000100000100000000000000001001000110011000000000000
000001000000000000000000000011101000001100110000000110

.logic_tile 15 14
000000000000000000000000010111001011111000010000000000
000010000000000101000011100000011011111000010000000000
001000000000000000000000000101100000001111000000000000
100100000001000000000011110111101011110000110011000000
010000000000001000000000000000011010000011110000000000
010000000000000111000010100000000000000011110000000000
000000000010000000000010100000000001001111000000000000
000000000000000101000010100000001011001111000000000000
000010100010000000000000000101000000010110100000000000
000001000000000000000000000000100000010110100000000000
000010100100000000000000000001000000010110100000000000
000000000000010000000000000000000000010110100000000000
000000000000001000000000000000001010000100000100100000
000000001000000101000000000000000000000000000001000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000010

.logic_tile 16 14
000000000000000000000000000000011000000100000100000000
000000000000000000000010100000000000000000000000000000
001000000000000111100000000000000000000000000100000000
100000000000000000000000001101000000000010000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000001011000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000111100001100000010000000001
000000001010000000000100000000101101100000010000100000

.logic_tile 17 14
000000000000000000000000000111011001001100110100000000
000000000000000000000010111001111110100110010001000000
001000000001000111000110000000011100101000000000000000
100000000100100000000000000111010000010100000001000000
010000000000000000000111010101111010010010110000000000
110000000000000000000111110000011111010010110000000000
000000000000001011100000001101111101110000110000000000
000000001010000001000010110001001101100000110000000000
000000000000001000000000000101111010011010010100000000
000100000000000001000000000000101111011010010000000001
000000000000001000000110100000001100010101010000000000
000011000000000101000010001101000000101010100000000000
000000000000000000000010110000000000000000000000000000
000000000000000001000110000000000000000000000000000000
010000000000000001100000000001000001001111000110000000
100000001100000000000000001111101001110000110000000000

.logic_tile 18 14
000000000000000101000010010111101110100100000000000000
000000000000000000100010000000011011100100000000000010
001000000000000000000000000000000000000000000000000000
100000000000011101010000000000000000000000000000000000
010000000000000000000110101101101111111100000000000000
010000000000000000000000001101011100111000000000000000
000000000000001111000110000000011011000011000000000000
000000000000001111100000000000011110000011000010000000
000000000000010000000000000000000000000000000101000000
000000000000100000000000001101000000000010001010000000
000000000001011000000000000001100000001111000000000000
000000000110000001000000000001001001010110100000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000001000000000000101111100010101010100000000
110000000000000001000000000000100000010101010010000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001000000000001101000000000101111000010111110000100000
100000000000000101100000000000100000010111110000100000
110000000000000000000000001111011001111001100000000000
110000000000000000000000000001001011111111010000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000001000000
000000000000000000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000001000000000000011101100010111100000000000
000000000000001101000000000111101010010101000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010100000000000000000010011111111001001010000000000
000000000000000000000011100101101010000000010000100000
000000000000000000000110000000000000000000100100000000
000000000000000111000000000000001100000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000000000000000000000011010001100111100000000
100000000000000000000000000000001100110011000000000000
110000000000000000000110000111001000001100111100000000
110000000000000000000000000000100000110011000000000000
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101100000010110100100000000
000000000000000001000000000000000000010110100000000000
000000000000000000000110111011000001010000100000000000
000000000000000000000110000101001111000000000000000000
110000000000001000000110001101000000000000000000000000
010000000000000001000000000111101111000110000000000000

.logic_tile 2 15
000000000000000000000000000000000001000000100111100101
000000000000000000000010100000001000000000000011000010
001000000001011000000000010000000000000000000000000000
100000000000100011000010000000000000000000000000000000
010000000000001000000000000111111010001001010000000101
010000000000001011000000000011011101000110010000100010
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000010101000001110110110000000000
000000000000000001000011000000001001110110110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010111011010101000000000000000
000000000000000000000011000000110000101000000000000010
000000000000000000000000000000000000000000000000000000
000000000100001101000000000000000000000000000000000000

.logic_tile 3 15
000000000000000001100110010000000001000000001000000000
000000000000000000000010000000001010000000000000001000
001000000000000000000000010000011010001100111100000000
100000000000000000000010000000001000110011000000000000
110000000000000000000000000000001000001100111100000000
110000000000000000000000000000001001110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000001010000000000000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000010000000000000000000000101100000010110100100000000
000000000000000101000000000000000000010110100000000000
000000000000000000000010000111101000000000000000000000
000000000000000000000000001001010000000001010000000000
110000000000001000000000000101111000010100000000000000
010000000000000001000000000001010000000000000000000000

.logic_tile 4 15
000000000001011000000110101011000001101001010100000000
000000000000101001000000000011101011100110010000000000
001000000000000001100110100101101100101000000100000000
100000000000000000000011100111100000111110100000000000
110000000000001000000000000001111100010111100000000000
000000000000001001000000000001011111001111100000000000
000000000000001001100011110101111010111000100100000000
000000000000000101000010000000101110111000100000000000
000000000000001000000110000101111001000001110000000000
000000000001000001000010111011111001000000100000100000
000000000000000000000110100011111010101001010100000000
000000000000101001000000000101010000010101010000000000
000000000010000000000110100001011010000010100000000000
000000000000001001000000000000100000000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000001100010100011100000010110100000000000
000000000000000101000110001011101010001111000000000000
001000000000000101100000010101111000100101100100000000
100000000000000000000010110000011000100101100000000010
010001001110000101100000000011100000110000110100000000
010000100000000000000010110101101101001111000000000000
000000000000000101000000010001011111110001100100000000
000000000000000000000010001011011000001110010000000000
000000000000100000000110010101011011011010010100000000
000000000001000000000010000000111100011010010000000000
000000000000001000000110000000011110011010010100000000
000000000000000001000100001001001110100101100000000000
000000001101011000000000000001001111011110000000000000
000000000000100001000000000000101110011110000000000000
110000000000000001100110000001011110010101010100000000
100000000000000000000000000000010000010101010000000000

.logic_tile 6 15
000010000000000000000010100001111101101001000000000000
000001100000000101000100000101111100000100000000000000
001000000000001000000110000000001101110010010100100000
100001000000000001000000000111001110110001100000000000
110000000000000001100000010000001010011010010100000000
110000000000000000000010001011011000100101100000000000
000000000000000000000000000001111110001000100100100000
000000000000000000000000001001001111110111010000000000
000000000000001000000110111000001111011010010100000000
000000000000000101000010100111011000100101100000000000
000000000000001101100110110000001101010110000000000000
000000000000000101000010100111001110101001000000000000
000000000010001000000111000011011101101010010100000000
000000000000000001000110100000101101101010010000000000
110010000000000001100000001011100001001111000100000000
100000000000000101000000001001001101110000110000000000

.logic_tile 7 15
000000000000000000000000010001111111010110000000000000
000000000000000000000010100101101111001000000000000000
001000000000000001100110110000011010000100000101000000
100000000000000000000010100000000000000000000000000000
110000000000000101100110000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000010100000000001100000001000011000000011010000000000
000000000000000000000000001011001011000011100000000000
000000000000000000000000010001101000100000000000000000
000000000000000000000010000111111111101000010000000000
000001000000001000000000010111001111000110000000000000
000010100000001001000010001001101001001100000000000000
110000000000001000000110000101000000000000000100000000
100000000000000001000000000000100000000001000000000000

.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000001011111010001100000000000000
000010100000000000000000001001111010110000000000000010
001000000000000101000000000000000001000000100100000000
100000000000000101000010100000001010000000000000000000
110001000000000001100000000000000000000000000000000000
010010100000010000000000000000000000000000000000000000
000000000000001001000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000000000000000001100110010111000000000000000100000000
000000000000000000000010000000000000000001000000000010
000000001000000001000000000000000001000000100100000000
000000000001010000000000000000001010000000000000000000
000000000000000000000000001011111001101000010000000000
000000000000000000000000000011101000111000000000000000

.logic_tile 10 15
000011000000000101000010100001011111001011010000000000
000011100000000000100100000000001101001011010000000000
001000100000000011100110101101000000101001010000000000
100001000000000000100000001001001010110000110000000000
110010100001000101100000000111000000000000000100000000
110100000000100111000000000000100000000001000000000000
000000000001000000000110101000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000001000000100100000000
000010100001010000000000000000001111000000000000100000
000000000000000000000000001101011010100001000010000000
000000000000000000000010010001011010000100100000000000
000000000000000000000011110000011110000100000100000000
000000000000000000000010100000010000000000000000000100
000010000000001000000111000000000000000000100100000000
000000000000000101000010100000001001000000000000000000

.logic_tile 11 15
000000000000000000000000001111101100111001010000100000
000000001000000000000000001011001100100110000000000000
001000000000001111100010001101100001010110100000000000
100000000000000001000100001001101100110000110000000000
110000000000001101100000000101000001001111000100000000
110000000001010101000000001011001100110000110000000000
000000000000000000000110001000001011011010010000000000
000000000000000001000000000001001010100101100000000000
000000000001100111100010110000011111011010010100000000
000000000000001111000010000111011000100101100000000000
000000000000001001100010000011101100010010110000000000
000000000000001011000110010000011010010010110000000000
000000000000000101000111100011101101111000010000000000
000000000000000000100000000000111111111000010000000000
110000000000000111000010011101100001001111000100000000
110000000000001101100111011001101100110000110000000010

.logic_tile 12 15
000000000000000000000010100000001110100101100000000000
000000000000001101000111110001011100011010010000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101111001000000100000000100
000000000100001111000000000000101110000000100000000000
000000000000000011100010100011111011110000000000000000
000000000000000000000110111001101101001100000000000000
000000000001011000000110111000000001010000100000000000
000010100110101011000010101101001010100000010000000010
000000000000000000000011110111101110010110000000000000
000000000000000000000011101011111010000010000000000000
000000000000001000000011100111000000001111000000000000
000000000000000101000010111011001001110000110000000000
000001000000000111100111100011001000111000010000000000
000010100000000000100100000000111110111000010000000000

.logic_tile 13 15
000000000000000000000011110000000000000000100100000000
000000000010000000000011110000001100000000000000000000
001000000000000001000010110000000000000000100100000000
100000000000000000100111110000001011000000000000000000
110000000000001000000000000011011000101001010000000000
110000001010001111000010000111110000111100000000000000
000000000001000000000010001000011111011010010000000000
000000000000100000000000000011001000100101100000000000
000000000000000001000111001011011000100001000000000000
000000000000000001000100001101111110000100100000000000
000000000000000101100000000001011010110000000000000000
000000000000000000000000000111111111001100000000000000
000000000000011001100011111101001101110000000000000000
000000000000000001000010001111001011000000110000000100
000001000000000101000010100111111000010010000000000000
000010100000000000000000001001111100001000010000000100

.logic_tile 14 15
000011100000000000000000000101111010100101100000000000
000001000000000000000011100000101011100101100000000100
001000000000001101000000000101111101111000010000000000
100000000000000001100000000000011000111000010000000000
010000001010000000000010000011001011011010010000000000
010000000000001111000010110000001000011010010001000000
000000000000001001100000010011000000001111000000000000
000000000000000011000010001111001011110000110001000000
000010000000000001100000000000000000000000100100000000
000001000000000001000000000000001111000000000000000000
000000000000000000000000000000001100111000010000000000
000000000000000000000010001101001111110100100000000000
000000000000000000000010011011001010101001010000000000
000000000110000000000010100001000000111100000000000000
000000000000001000000000001000000000010110100000000000
000000000000000001000000000111000000101001010000000000

.logic_tile 15 15
000000000000000000000000000111101010011010010000000000
000000000000000101000011100000001000011010010001000100
001000100000011000000000000000000000000000000000000000
100001000001101111000000000000000000000000000000000000
110010001010000000000000000111101010111000010000000000
010000000000000111000000000000001000111000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001001000000000000000010
010000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000

.logic_tile 16 15
100000000000000000000000000000000001000000100100000000
000000000001010000000011110000001111000000000000000010
001000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000100101000000001000011010001011010000000000
000000000001010000100010111101001100000111100000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100011010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000010000000001010000100000100000000
000000000001000000000000000000000000000000000000000010

.logic_tile 17 15
000000000000000000000000000011000000111001110010000000
000000000000000000000000000000001110111001110001100001
001000000000000000000000000000011010000100000100000000
100000000000000000000000000000010000000000000000000000
110000000000000001100110010101100000000000000110000000
010000000000000000000011000000100000000001000000000000
000000000000000000000110010000000000000000000100000000
000000000000000000000010001111000000000010000000000000
000000000000000001000000010000000000000000000100000000
000000000000000000000011101101000000000010000000000000
000000000000001000000000000000001110111100110010000001
000000000000000001000000000000001011111100110000000011
000000000000000111100000010000000000000000000100000000
000000000000000000100011000101000000000010000000000000
010000000000000000000000000011100000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000011010010010110000000000
100000000000000001000000000111001111100001110000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000010110100010000000
000000000000000001000000000101000000101001010000100000
000000000000000001100000001011000001001111000100000000
000000000000000000000000000001001101110000110000000000
000000000000001000000000000101100000001111000100000000
000000000000000101000010001111001110110000110000000000
000000000000001000000010000000000000000000000000000000
000000000000000101000010110000000000000000000000000000
110001100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 19 15
000000001110000000000110100101100001111001110100000000
000000000000000000000000000111001011010000100000000001
001000000000000000000000010000000000000000000000000000
100000001010000000000010000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000100000000001000000000000
000010100001010000000110111001111110101000000000000000
000000000000000000000010101011100000000000000000000000
000000000000100001000110111111011110100000000000000000
000000000000010000000010101011101111000000000000000000
000010101110001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000110010000000001000000001000000000
000000000000000000000010000000001011000000000000001000
001000000000001000000000010001100000000000001000000000
100000000000000111000010000000100000000000000000000000
110000000000000000000000000000001000001100111100000000
110000000000000000000000000000001001110011000000000000
000000000000001001100110000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000010000001010000000011101000000001001100110100000000
000001000000100000000000001001001011110011000000000000
010000000000000000000000000101100000010110100100000000
010000000000000000000000000000100000010110100000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000001
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000101000110000001001011000111000000000000
000000000000000000000010100111011010000001000000000000
001000000000000101000000000000011100000100000100000000
100000000000000000000000000000010000000000000000000000
110000000000001000000010110000000001000000100100000000
010000000000000001000010000000001100000000000000000000
000000000000000101000110010101101001110010100000000000
000000000000000101000010000101111011110000000000000000
000000000000000000000000010001011010110000010000000000
000000000000000000000010101101101111110001110000000000
000000000000001001100000010111011010010100000000000000
000000000000000101000010101101101000011000000000000000
000000000000000001100010101001111100000001010000000000
000000000000000000000010100111000000000011110000000000
000000000000000101000000000111111010000100000000000000
000000000000000000000000000001001111011100000000000000

.logic_tile 2 16
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100111000000000000000000100100000000
100000000000000000100100000000001101000000000000100000
110000000000000000000000000001101010010100000000000000
010000000000000101000000000000100000010100000000000010
000000000000000000000011101000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000010111000000000000000000100000000
000000000000000000000011101101000000000010000000100000
000000000010000001000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000101000000001111000000000010000000100000
000000000000000000000010001000000000000000000100000000
000000000000000000000000000011000000000010000000100000

.logic_tile 3 16
000000000000000101000110001001111100000010000000000000
000000000110000000000000001111001010001011000000000000
001000000000000101000000001111011100000000100000000000
100000000000000000000000000001101000010000110000000000
010000001100001101000010001101001010101011010000000000
110000000000000001000010101011101110000010000000000000
000000000000000101000010100000000001000000100100000000
000000000000001101100110110000001010000000000000000000
000000000000000000000000000000000001000000100100000000
000010000010000000000000000000001011000000000000000000
000000000000001001100000011000000000000000000100000000
000000000000000001000010001101000000000010000000000000
000000000000000001100110001001011000101001010000000000
000000000000000000000000000111100000010101010000000000
000000000001010101100110000101100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 4 16
100000000010000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000001000000000000000011100000100000110100000
100000000000000101000000000000000000000000000000000000
010010100010000000000111100000000000000000100100000000
110000000000001101000100000000001100000000000000000100
000000000001000000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000001000000000000000010100000001100000100000000000000
000011100000001101000000000000010000000000000000000000
000000000000000000000000000111011000110100010000000000
000000000000000101000000000000001000110100010000000000
000000001101000001100000001000000001100000010000000000
000000000000100000100000001101001111010000100001100000
000000001110000000000110000000000000000000100101000001
000000000000000000000100000000001010000000000000000000

.logic_tile 5 16
000001000010000000000000000000000000000000000000000000
000010100000000000000010110000000000000000000000000000
001000000000001000000111101000011000111101010000000000
100000000000001011000110111111000000111110100000100000
110001000010000111000110001001100000100000010100100000
000000100001011101100010001001101011110110110000000000
000000000000000000000000000000001111111001000100000000
000000000000000000000000000101001001110110000000000000
000000000000010000000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000100000000000001001001100101000000110000000
000000000001011111000000001001110000111101010000100000
000000000000000001100000001000000000001001000000000010
000000000000000000100000000011001010000110000000000000
000000000000000000000000010011100000101001010001000011
000000000000000000000010001101000000111111110010000001

.logic_tile 6 16
000000000000110000000010100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000000001000000000000000001100001100110000000000
000000000000001011000000000000001001001100110000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001101101010101000000100000000
000000000000000000000000000001010000111101010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000001101010000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000000000010100000011100000000110000000000
100000000000001111000000000000011010000000110000000000
110000001000101001100000001000000000000000000100000000
000000000001010111000000000011000000000010000000000000
000000000000000000000000011000001011101101010000000101
000000000000000000000010111011001100011110100010000000
000000001001010000000000000001100000000000000100000000
000000000000100000000000000000100000000001000000000000
000000000000001011100110000000001011000000110000000000
000000000110000001000010110000001011000000110010000000
000000000000000000000000011000001010101000000000000000
000000000000000000000010001011000000010100000010000100
110010100000000000000000000000011000001100000000000000
100000000000000000000000000000001010001100000000000001

.ramt_tile 8 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000011000000000000000000111000100
000010100000000000000011001001000000000010000001000000
001000000000000000000000000111100000010110100000000000
100000000000000000000011110000000000010110100000000000
110011001000100001000000010101100000010110100000000000
010011000001000000000011010000000000010110100000000000
000000000000001000000000010000000000001111000000000000
000000000000001011000011010000001011001111000000000000
000000000000000000000000010000000000001111000000000000
000000000001000000000011100000001010001111000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000001010000000000000000000001001111000000000000
000000000000100000000000000000001111001111000000000000
000000000000000001000010001000000000010110100000000000
000000000000000000000000001101000000101001010000000000

.logic_tile 10 16
000000001000000101000011100111001010010110100000000000
000000000000000000100010101011110000000011110000000000
001000000000000000000000001111100000001111000000000000
100010000000000101000000000111101101101001010000000000
110000000110000000000010101001001001101000010000000000
110000001010000000000110110001011011110000010000000000
000000000001000111100010101000011110011010010100000000
000000000000000000000000000111011101100101100000000000
000000000001010000000110000111000000001111000000000000
000000000000100000000010001101001001110000110000000010
000000000000000000000000000011000000001111000010000000
000000000100000000000000001101101111110000110000000100
000000000000101000000111011001001001110001100000000000
000000000001000001000110000001011011001101100000100000
010000000000000000000010100101001000101101000000000000
110000000000000101000100000000111110101101000000000000

.logic_tile 11 16
000010101011000000000000001000011111100101100000000000
000011100000000000000010000111001011011010010000000010
001000000000000000000000000101001110011010010100000000
100000000000000000000000000000001011011010010000000000
110000000110000101000110001111100001101001010000000000
110010100000000000000010111101001110110000110000000000
000000000000000101000110111101000000001111000100000000
000000001110000000100011110011101111110000110000000000
000000000000000001100110100000001100011010010000000000
000000001001000000100010011011011001100101100000000000
000000000000000001100000000101001110000011110000000000
000000000000001111000010101101000000101001010000000000
000000000000000001100011101011101110011101110100000000
000000000000000000000111100101011011100010000000000000
110000000000000101100000000000011101111000010000000000
010000000000001101000000000011011011110100100000000000

.logic_tile 12 16
000000001010000101100110100001000000000000000100000000
000000000000000000000010010000000000000001000000000000
001000000000000000000110101111111101000001000010000000
100000000000000000000000000111111101101001000000000000
010000000001010000000000011000011111110001010010000000
010000000000100000000011000011011011110010100000000000
000000000000001000000110000000001101111000010000000000
000000000000000101000000001011001001110100100000000000
000000000111011000000111000000001000000100000100000000
000000000100100011000100000000010000000000000000000000
000000000000001000000010110000000000000000000100000000
000000000000000101000011001101000000000010000000000000
000000000000000000000110101101111110000001000000000000
000000000000000000000000001111011111010110000000000000
000000000000000000000111011000001100011010010000000000
000000000000000001000011001001001101100101100000000000

.logic_tile 13 16
100000000000000011100000010000000000010110100000000000
000000000000100101000011110101000000101001010000000000
001000000000000000000110000000011000000100000100000000
100000000000001111000011100000000000000000000001000000
010000001010000101000000000001000000010110100000000000
010000000000000000000000000000000000010110100000000000
000000000000000000000000001101011000000011110000000000
000000000000000000000000001001010000111100000000000000
000000000000000101000110100111001100000011110000000000
000000000000000000100000001111110000111100000000100000
000000000000000000000000000000000000010000100000000000
000010100000000000000000000011001110100000010000100000
000000000000000000000010000000000000001111000000000000
000100000000000111000010100000001000001111000000000000
000000000000000000000000000000001110111000010000000000
000000000010000000000000001111011101110100100000000000

.logic_tile 14 16
000000000000000000000000010101101101011010010000000000
000000000000000000000011110000011101011010010000000100
001000000001010000000000001111001110110101000000100000
100000000000100000000010110011101110000101110000000000
010000000000000001000000000111000000000000000100000000
010000000000000000100000000000100000000001000000000000
000000000000000000000000011000011100111000010000000000
000000000000001101000011010101011101110100100000000000
000000000000000101000010100000000000000000000100000000
000100001110000101000000000101000000000010000000000000
000000000000001101100000011000000000000000000100000000
000000000000001101000010001101000000000010000000000000
000000000000001101000110101000001101111000010000000000
000000001110001101100011101111001100110100100000000000
000000000000000000000110001001101100101001010000000000
000000000000000101000000000111101110110000000000000000

.logic_tile 15 16
000000000000000000000111100111111010110101000000100000
000000000000001101000011100101101000000101110000000000
001000000000001000000000000000000000010110100000100100
100000000000001011000000000101000000101001010001000100
010001000110001011100011100000000001000000100100000000
010010000000000111100100000000001011000000000000100000
000000000000000000000010000000000000000000100100000000
000000000000001101000000000000001001000000000000000000
000001000000010000000000000000000000000000000000000000
000010001111100000000000000000000000000000000000000000
000000100000000000000000000000011000000100000110000000
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000101000000101001010000100000
000000000000000000000010110101100000111111110010100000

.logic_tile 16 16
000000000000001000000110001101100000001111000100000000
000000001100000001000010000001001000110000110000000000
001000000000001001100000010000001010011010010100000000
100000000000000001000010001011011100100101100000000000
010000000000000001100110000000011011010010110000000000
010000000100000000100100000001001000100001110000000000
000000000000001000000110000000011010011010010100000000
000000000000001001000100001111011001100101100000000000
000001000000000001100010100011001100000011110000000000
000010101000000000000000001101100000101001010000000000
000000000000001000000110101101011000000011110100000000
000000000000000101000000000001010000111100000000000000
000000000100000000000000011001001110010110100000000000
000000000000000000000010001101110000111100000000000000
010000000000000000000010011111111101010110100000000000
100000000000000000000010011011101111001111110000000000

.logic_tile 17 16
000000000000000111100111100001000001010110100000000000
000100000000000000000100001101001010110000110000000000
001000000000000000000011100001111010000011110100000000
100000000000000000000011110011110000111100000000000000
110000000010000000000110000101111110010010110000000000
010000000000000000000000000000011100010010110000000000
000000000000100001100110100101101010011010010100000000
000000000000001111000000000000011000011010010000000000
000000000000001001100000000000001001001100110100000000
000010000000000001000010000000011100001100110000000000
000000000100001000000000000001111010010110100000000000
000000000000000001000000000011110000111100000000000000
000001000000000000000000000101111110011010010100000000
000000001110000000000000000000011100011010010000000000
110000000000000101100110010011111111100101100100000000
110000000010000000000010001001011001001100110000000000

.logic_tile 18 16
000000000000000000000011100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
110010000000000000000010100111001100000011110100000001
110001000000000000000000000011110000111100000000000000
000000000000000111100000001001000001001111000000000000
000000000000000000100000000111001101101001010000000000
000000000000000000000110000000001001111100110010000001
000000000000000101000000000000011100111100110001000011
000000000000100000000110000000001010000100000000000000
000000000000000111000000000000010000000000000000000000
000000000000000000000010010111001100010110100000000000
000000000000000000000010000011110000111100000000000000
010000000000001000000000001001000001001111000100000000
110000000000001011000000000111001101110000110001000000

.logic_tile 19 16
000000000000000000000000000101001100010101010100000000
000000000000000000000011100000000000010101010000000000
001000000000000011000110010000000001000000100000000000
100000000000000000000010100000001000000000000000000000
010010000000001000000010100000000000000000000000000000
010000100000000001000100000000000000000000000000000000
000000000000000101000000001000001011001011010000000000
000000000000000000100010111001011100000111100000000000
000000000000000101000000000101111111011010010100000001
000000000000000000000000000000101001011010010000000000
000000000000000001100000011000001011011010010100000000
000001000000000000000010001001011100100101100001000000
000000000001010000000000001101001101110001100100000000
000000001110100000000000001011001010001110010000000000
110000000000001101000000001001100001001111000000000000
110000000010000001000000001101101110101001010000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000011111000111101010010000000
000000000000000001000000000000010000111101010000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000011000000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000100000000010100000000000000000000000000000
000000000001010000000010100000000000000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000111110001100000000000000100000000
010000000000001011000010100000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101001010101000000000000000
000000000000000000000000000000010000101000000000000010
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
100000100000001000000000000000000001001111000000000001
000001000000001111000000000000001110001111000000000000
001000000000001000000000001001101100110001110000000000
100000000100000101000000001101011010110000110001000000
110000000000001000000000000101101010000001010000000000
110000000000001011000000000000000000000001010000000000
000000000000001000000000010111100000000000000000000000
000000000000000011000011000000000000000001000000000000
000000000000001000000000010111000000000000000100000000
000000000000000101000010110000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000001000000001000000010010000000000000000000100000100
000000000010000001000011000011000000000010000010000000
000000000000000101000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000001

.logic_tile 4 17
000000000000000000000000000101011010000010100010000001
000000000000000000000011110000100000000010100000000000
001000000000000001100000000001100001111001110000000000
100000000000000000000010100000101000111001110010000000
010000000000000000000000010000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000010100000000000000110001011000000000000000000000100
000000000000000000000000001011000000101001010000100000
000000000100100000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000110000000
000000000000000000000000000000100000000001000010100000

.logic_tile 5 17
100000000000000000000010000000001000000100000100000000
000000000000000000000100000000010000000000000000100000
001000000000000000000111110000000000000000000000000000
100000000000000000000111110000000000000000000000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001100000000000000000000
000000100000000000000110100101100000010110100000100001
000000000000000000000000000000100000010110100000000000
000000000000000000000000000001100000111111110000000000
000000000000000000000000000111100000000000000001000010
000000000000001000000000000000000001001111000000000001
000000000100001011000000000000001001001111000010000000
000000000000100111100010101000000000000000000100000000
000000000001000000000100000111000000000010000000100000
000000000000000001100000000000011000000100000100000000
000000000000000000000000000000010000000000000001000000

.logic_tile 6 17
000000000000000000000110000001100000000000001000000000
000000001100000000000000000000100000000000000000001000
001000000000001000000110000111011110001100111100000000
100000000000000001000000000000010000110011000000000000
010000000000000000000010000111001000001100111100000000
110000000000000000000000000000100000110011000000000000
000000000000000001100000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000010000000000000000000001000001000001100110100000000
000001000000000000000000000001000000110011000000000000
000000000000000000000000000000011000000100000000000000
000000000010000001000000001111001001001000000000000000
000000000000000001100000010001100001010000100000000000
000000000000010000000010000111101010000000000000000000
110000000000000000000110001000000000010110100100000000
010000000000000000000000001001000000101001010000000000

.logic_tile 7 17
000000000000001000000000001000001100011010010100000000
000000000000000001000000001111011000100101100000000000
001010000000000000000000011111000001001111000100000000
100000000000000000000010000101001011110000110000000000
110000000000000000000110000011100000001111000100000000
110001000000000000000000001101101101110000110000000000
000000000000000001000000001000001111001011010000000000
000000000000001101100011110101001011000111100000000000
000000100000000000000011110111111101011110000000000000
000011000000000000000010000000101001011110000010000000
000000000000000001100011100001011110011110000000000000
000000000000000000000000000000011101011110000000000000
000010100001010001100111100111111101011010010100000000
000001000000000000000000000000101001011010010000000000
010000000000000000000110010011001011011110000000000000
110000000000000000000010010000111101011110000000000000

.ramb_tile 8 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000100000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
001000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000001000000000000000001111011010010100000000
000000000000000001000000000101011010100101100000000010
000000000000000000000000001111011000000011110000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000001111100000001111000100000000
000000000000000001000000000001001110110000110000000000
000000000000001000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000001100000000111000001010110100000000000
010000001000000000000000000101101010110000110000000000

.logic_tile 10 17
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000011100000011111001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000000011000000000000100000110011000000000000
000000001010000001100000010000001001001100111000000000
000000000000000000100010010000001111110011000000000000
000000000000000000000000000011001000001100111011000000
000000000000000000000000000000100000110011000000000000
000000000000000101100110000111101000001100111000000000
000000000000000000000100000000100000110011000010000000
000000000000001001100110011111001001110011000000000000
000000000000001001100110011001001010001100110010000010

.logic_tile 11 17
000000000000000000000000000011001101110001010100000000
000000000000000000000000000000011110110001010001000000
001000000000001101000000001011011000101001010000000000
100000000000001001100010101101000000111100000000000000
010000000000001111000011100000001100110001010100000000
110000000000000001000000000101011111110010100000000000
000000000000000000000000011101000000101001010100000000
000000100000000000000010101111001101011001100000000010
000001000000001111000011100101001100101001010100000000
000010100000000101000000000101010000101010100000000000
000000000000000000000000000001100001011001100000000000
000000000000000000000000000000101000011001100000000000
000000000000000000000110001000001100101000110100000000
000000000000000000000000001111011010010100110000100000
000000000000001111100110011101000000101001010100000000
000000000000000001100010000111001101011001100000100000

.logic_tile 12 17
000000000000000000000011100000011010111000010000000000
000000000000000101000000000001011101110100100000000000
001000000000000000000000001001100000001111000000000000
100000000000000101000000000111001110110000110000000000
010000000000001001100111101000001111100101100000000000
110000000000001101000111100011011011011010010000000010
000000000000001000000111110000011111011010010000000000
000000000000000001000010110101001010100101100000000010
000000000001010000000000011000001111111000010000000000
000000000000100000000010011101011100110100100000000000
000010100000001000000000000111001010101001000000000100
000000000000000101000000001101101001010000000000000000
000000000000001011100010100000000000000000100100000000
000000000000000001100010100000001110000000000000000100
000000000000001101100000001111100000101001010000000000
000000000000000111000000000101001010110000110000000000

.logic_tile 13 17
000000000000000000000000000000000001000000001000000000
000000000010000101000010100000001110000000000000001000
000000000000000000000000000000011111001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001101000000000000001001110011000000000000
000000000000000111000000000000001000001100111000000000
000000000000000000100000000000001110110011000000000000
000000000000000101100000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110100001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000010100001001000000000000000001001001100111000000000
000001000000000101000000000000001001110011000000000000
000000000000000101100000000101101001110011000000000000
000000000000000001000000000101001110001100110000100000

.logic_tile 14 17
000000000000000000000110010000011110000011110000000000
000000000000000001000111100000000000000011110000000000
001000000000000001100111010000000000001111000000000000
100000000000000000100111010000001011001111000000000000
010010000000000101100000010000000000000000000100000000
010000000000000000000010000001000000000010000000000000
000000000000000111100000011001101010111000010000000000
000000000000000000000010000001101001110000000000000000
000000100000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000110000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000001000000000000000000001001111000000000000
000000000000000001000000000000001011001111000000000000

.logic_tile 15 17
000000000000001000000110000000000000000000000100000000
000000001000001001000100001111000000000010000001000000
001000000000000001100000000001000000000000000100000000
100000000000010000100000000000000000000001000000000001
010000000000000001100011100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000001000000001000000000000000000000000000000100000000
000000000000001111000000001001000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000001100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000000000000

.logic_tile 16 17
000000000000000000000000001000000000000000000101000000
000000000000000000000011100001000000000010000000000000
001000000000000000000000010000000000000000000000000000
100000000000001111000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010111100000010000000001000000100100000000
000000000000000000100011110000001011000000000000100000
000010100000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000100000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001101100000111001110100100000
100010000000000000000000000011101010010000100000100000
110000000000000001100000000101100000000000000000000000
010000000000001101000000000000000000000001000000000000
000000000000001000000011101000001011001011010000000000
000000000000001001000000000111001101000111100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000110000000001011001011010000000000
000000000000000000000111101011011011000111100000000000
001000000000000000000110000000011100010101010000000000
100000000000000000000000001011000000101010100000000000
010000000000000101000000011000001010011010010100000000
010000000000000000100010001101011101100101100001000000
000000000000000111100010101111011111001000100100000000
000000000000000000000100001001001101111011100001000000
000000000000000000000110000111111110011010010100000000
000000000000000000000010110000101010011010010000000000
000000100000001000000110110011100000010110100000000000
000001000000000101000010001111101001110000110000000000
000000000000000001100000010111001001011010010110000000
000000000000000000000010100000111101011010010000000000
010000000000001001100000001000011111011010010100000000
110010000000000001000010101011001001100101100001000000

.logic_tile 19 17
000000000000000101000000000111011110101000000100000000
000000000000000000000000001011110000111101010000000000
001000000000000000000000001001101110010110100000000000
100000000000000000000010100011101010001111110000000001
110000000000000000000110010111000000100000010100000000
110000000000000101000010001011101011111001110000000000
000000000001010000000000000011011100111000100100000000
000000000000100000000000000000111111111000100000000000
000000000000000000000000010111000001100000010100000000
000000000000000000000010111011101111111001110000000000
000000000000100001100000010111001100101000110100000000
000000000000000000000010000000011000101000110000000000
000000000000001101100010000111001110101100010100000000
000000000000000001000110000000011101101100010000000000
000000000000000000000110000000001100110001010100000000
000000000000000000000010111111011011110010100000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000111000000000000000100000000
100000000000000000000000000000000000000001000000000000
110000000001010000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000101100000010110100010000100
000000000000000000100000000000000000010110100000100011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000001100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000001010000100110
000000001000110100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000110000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
001000000000000001100000010000000000000000001000000000
100000000000000000000010000000001111000000000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000100
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000101000000000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 2 18
000000000000000000000000000000000000010110100100000000
000000000000000000000000000011000000101001010000000000
001000000000001101100011100000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000110100111000000001100110100000000
000000000000000000000000000011100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000000111111011010000000000000000
000000000000000001000000000011111110000000000000000000
000000000000001000000000001001101010000010000000000000
000000000000000001000000000001011111000000000000000000
000000000000000000000000011111111000101001010100000001
000000000000000000000010000011110000010111110000100010
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 3 18
000000000000000000000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000100
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000111100001010110100000000000
000000000000000000000011101011001111100110010000000000
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000000000000000001000000100100000000
010000000000000000000000000000001000000000000000000000
000000000000000000000010000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000100000000000000000011000000000000000000100000000
000001000000001101000010001101000000000010000000000000
000000000000000011100011101000000001010000100000000001
000000000000000000100000001011001100100000010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 5 18
000000001110000000000000010000000001000000001000000000
000000000000000000000010000000001111000000000000001000
001000000000000000000010100101011110001100111100000000
100000000000000000000100000000010000110011000000000000
110000000000000001100000000000001000001100111100000000
010000000000000000000000000000001001110011000000000000
000000000000001001000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110000101101000001100110100000000
000000000000000000000011000000000000110011000000000000
000000000000000000000000011111111100000000000000000000
000000000000000000000010001001110000010100000010000011
000000000000000000000000000011011010000100000000000000
000000000000000000000000001001101010000000000000000000
010000000000000000000110000000011110000011110100000000
110000000000000000000000000000010000000011110000000000

.logic_tile 6 18
100000000010000101000110001001000000100000010000000000
000000000000001101000010101001001000110110110000000000
001000000000000000000010101000000000000000000100000000
100000000000000000000010111011000000000010000000000000
110000000000000101000010100101111110001011100000000000
110000000000000000100100001011011000001111000000000010
000000000000000101000000000101000001101001010000000000
000000000000000101100000000111001001011001100000000000
000000000010000000000111000001011001010000000000000000
000010000001000000000010001101011010010010100000000000
000000000000101001100010000101011001101000010000000000
000000000001010001000000000001011001000100000000000000
000000000000001000000111100011101001111000100000000000
000000000000000001000100001001011100111101010000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001101000000000000000000

.logic_tile 7 18
000000000000000000000111100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000000000000000111100000010011100000111001110000000100
000000000000000000100010000000001001111001110010000100
000000000000001000000000000001111011010111100000000000
000000000000000011000000000011111111001011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101111001110000000100000000
000000000000000000000000000011111111001111110000000000
010000000000000000000110001111100000000000000100000000
110000000000000000000000001001100000111111110000000000

.ramt_tile 8 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
100000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000001
001000000000000000000000001000000000000000000100000000
100000000000000000000000001011000000000010000011000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001000000010000011100000000000000100000000
000000000000000111000100000000000000000001000000000000
000000000000000000000011100000000001000000100100000000
000010100000000000000100000000001111000000000000000001
000000000000000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000001000000000000000010000000000000000000000000000
000000001110000111000011110000000000000000000000000000
001000000000000001100000000001001110111101010010000001
100000000000000000000000000000000000111101010000100100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000100001
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000001000000000101100000000000000000000000000000000000
000010000000001101100000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000010

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000110000000000000000011000001101001010100000000
100000000000000000000000001101101010011001100000100000
010000000000000001100000000000000000000000000000000000
010000001110000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000000101001101101100010100000000
000000000000000000000000000000011010101100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000100100100000
000000000000000000000000000000001100000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000100010
000000000000000000000000000000000000000000000000000000
000010100000001101000010010000000000000000000000000000
000000000000000101000000001000000000000000000100000000
000000000000000000100000000011000000000010000000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000110011000011011111000010000000000
000000000000000000000111111001011111110100100000000000
001000000000001000000111100001100000101001010000000000
100000000000000111000010101101001001110000110000000000
010000000000010000000010100101100000101001010000000000
010000000000000000000010101101001110110000110000000000
000000000000001000000000010111111001011010010000000000
000000000000000001000011110000111011011010010000100000
000010000000000000000000000001100000000000000100000000
000001000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001101001000111100000000000000
000000100000000000000000000001110000000011110000100000
000000000000000000000110001111001010111100000000000000
000000000000000000000100000101010000000011110000100010

.logic_tile 14 18
000000000000001000000110000101100000001111000100000000
000000000000000001000000001111101000110000110000000010
001000000000000000000000001000001111011010010100000000
100000000000000000000000001111001010100101100000100000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000011011100000001111000100000000
000000000000000001000010000111001001110000110000000010
000000000000000000000000000101100000001111000000000000
000000000000000000000000001111101000101001010000000000
000000000000001000000000000000000000000000000000000000
000000001110000101000000000000000000000000000000000000
000000000000000001100110101111101000000011110000000000
000010100000000000000000000011010000101001010000000000
010000000000000000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000

.logic_tile 15 18
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000010100011100000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
010000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000100000000000000000000000000000000000000000000
100000000001011111000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000001001100000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000101100000011101100001001111000100000000
000000000000000000000010000101001100110000110000000000
000001000000000000000000000101011011011010010100000000
000010000000000000000000000000011101011010010000000000
010000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 17 18
100000001110000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
001000000000000101100000010000000001000000100110000000
100000000000000000000010100000001100000000000000000000
110000000000000000000000000001100001010110100000000000
110000000000000000000000001011001110110000110000000000
000000000000001000000000000000000001000000100100000000
000000000000001111000000000000001010000000000000000000
000000000000001000000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000010000000000001000000000011011000000011110000000000
000010001010000000100000001011010000010110100000000000
000000000000000000000010000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000001001100000000000000000000000000100000001
000000000000001111000000000111000000000010000010000000

.logic_tile 18 18
000000000001001001100010110111101101111000100100000000
000001000000000001000110000000001000111000100001000000
001000000010001000000000001001100000100000010100000000
100000000000001111000000000111001001111001110000000000
110000000000000101100110100111111010111101010100000000
010000000000001111000000000001010000010100000001000000
000000000000000001100110001000011100011110000000000000
000000000000000101100010010101011000101101000001000000
000000000000000001100000010111001011001011010000000000
000000000000000000000011000000101111001011010000000000
000001000000000000000000011000011011111000100100000000
000000000000000000000010100111001011110100010000000000
000000000000000000000000001000011110101000110100000000
000000000000000000000010101101001010010100110000100000
000000000000000000000110100001001011101100010100000000
000000000000000001000000000000111110101100010000000000

.logic_tile 19 18
000000000000000101000000001001100000010110100000000000
000000000000000000100000000101001010110000110000000000
001000000000001101100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000101000011100011001111011010010110000000
110000000000000000000010110000011000011010010001000000
000000000000000101000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110001111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010110001000000010110100000000000
000000000000000000000110001111001100110000110000000000
010000000000000000000000000011111010011010010100000000
100000000000000000000000000000011011011010010000000000

.logic_tile 20 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000011101111000100110000000
000010001100000000000000000101011001110100010000000000
000000000000000000000111000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001001100000010000001001001100111100000000
000000000000000001000010000000001100110011000000000000
000000000000001001100110000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000000

.logic_tile 2 19
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100000001001011110000010000000000000
000000000000000101000000001111011000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100101011001000010000000000000
000000000000000000000110111101101000000000000000000000
000000000000000000000000001011011101100000000000000000
000000000000000000000000001011011010000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110010000000000000000000000000000

.logic_tile 3 19
100000000000000000000000001001100000000000000000000001
000000000000000000000000001011101100001001000000000000
001000000000000000000010100000000000010110100000100000
100000000000000000000100000011000000101001010010000001
010000000000000001100010001001100000001001000000000000
110000000000000000000000001011101100000000000010000110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100000000000000000000000000100000000
000010000000001011100000000101000000000010000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000001100001001001000000000000
000000000000000000000000000011101101000000000011100000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 4 19
000000000000000001100000011111000001010110100000000000
000000000000000111100010010111101011011001100000000000
001000000000001000000110100111111000101000000000000000
100000000000000001000000000001000000111101010000000000
110010100000000001100000010101100000000000000100000000
010001000000000101000010010000000000000001000000000000
000000000000001000000110000001001100010000000000000000
000000000000000101000100000101101000010110000000000000
000000000000001000000000000001100000000000000100000000
000000001000000001000010010000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100000000101011010010000100000000000
000000000000000000000000001111011011010000010000000000

.logic_tile 5 19
000000000000101000000010101001101000000010000000000000
000000000001011111000011110001111011000000000000000000
001000000000000111000110100111100000000000000010000000
100000000000000101000000000101100000010110100000000100
010000000000100000000110100011101111001000000000000100
010000000000000001000010011011001010000110000000000010
000000000000001101000000000000000001001111000010000001
000000000000000101000000000000001000001111000010100001
000000000000000001100000001000001100111101010000000000
000000000000000000000010000101000000111110100000100000
000000000000000001100000000111111001001001000000000000
000000000000000000000000001001101010001001010000000000
000000000000001000000111000000001010000001010000000000
000000000000000001000100001111010000000010100010100001
000000000000000000000110000001000000000000000100000010
000000000000000000000000000000000000000001000000000010

.logic_tile 6 19
000000000000000011100000000000011000000100000100000000
000000000000000000100000000000010000000000000000000000
001000000000000000000010100101000000000000000100000000
100000000000000000000000000000000000000001000000000000
110000000110000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010000000000001111000001000000
000000000000000000000011100000001110001111000010100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000001000000000101000000000000011110000100000100000000
000010100000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 7 19
000000000000010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000000000111000000001000000000000000000100000000
110000000000000000100000001101000000000010000000000000

.ramb_tile 8 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000010100000000000000000000111101111101000110100000000
000001000000000000000000000000111010101000110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000011100010010110000000000
000000000000000000000010100111011101100001110000000000

.logic_tile 10 19
000000000000001001100000001101101010000011110100000000
000010100000000101000000001011100000111100000000000000
001000000000000101000000010101111010011010010100100000
100000000000000000100010000000101000011010010000000000
010001000000001000000011101001000001001111000000000000
110010100000000001000100001101001010010110100000000000
000000000000000101000110101011100000001111000000000000
000000000000000000000010111101101010101001010000000000
000001000110010000000110001001111101010111100000000000
000010100000100000000000000111011111001111100000000000
000000000000000000000010101000011110010101010100000000
000000000000000000000110101011000000101010100000000000
000000000000000000000000001011000000001111000100000000
000000100000000000000000001001101000110000110000100000
110000000000000001100110001111111111110101000100000000
000000000000000000000000000001011101001010110000000000

.logic_tile 11 19
000000000000100000000000010111001110011010010100000000
000000000001000000000010000000101001011010010000000000
001000000000000000000000010000001011011010010100000000
100000000000000000000010001101001101100101100000000010
010000001000000001100111110111111011010010110000000000
110000000000000000000110100000101111010010110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000001010000000110100111111011011010010100000000
000000100000100000000000000000101111011010010000000010
000000000000000001100110000001100001001111000100000000
000000000000000000000100001011101100110000110000000000
000000000000001000000000010111001110000011110000000000
000000000000000001000010101001010000010110100000000000
110000000000000000000110010000001011001011010000000000
000000000000010000000010101101001101000111100000000000

.logic_tile 12 19
000000000000000000000110000101101001001011010000000000
000000000000000000000000000000111010001011010000000000
001000000000000000000111110000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010000001000000000000111111000000000000000000100000000
110000000000000000000110001001000000000010000000000000
000000000000000101100000010000000000000000100100000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000000011100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000100100000
000000100000000000000000001011000000000010000000000000
001000000000000000000000010011100000000000000100000000
100000000000000000000010010000100000000001000000000010
110000000000000101000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000000000000000001101011000000011110000000000
000000000000000101000000000101010000010110100000000000
000000001000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000110000000000000000111111100001011010000000000
000000000000000000000000000000111110001011010000000000
000000000000000000000110000000011000000100000100000100
000000000100000000000000000000010000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000010101101000000000010000000000000

.logic_tile 16 19
100000000000000000000000010000000001000000100100000001
000010100000000000000011110000001110000000000000000000
001000000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000101000000000000000100000000
010000000000001111010000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000001000000100100000000
000000000000010000100000000000001010000000000000000000

.logic_tile 17 19
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011000101100000000000000100000001
000000000000000000000100000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
010000000000010000000111100000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000000000000000000000000000001111110100010100000000
000000000000000000000000000011011000111000100000000000
000010100000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 19
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000001110011010010100000000
100000000000000000000000000101001001100101100000000000
110000000000000000000010101000001110011110000000000000
110000000000000101000100001011011011101101000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010001100000011000011010011010010100000000
000000000000000000100010100011001101100101100000000000
000000001110000001100110110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000010101101111011010010100000000
000000000000000000000011110000101101011010010000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000101101111001011010000000000
010000000000000000000000000000101101001011010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000010110111011110011010010100000000
000000000000000001000110000000111111011010010000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 20
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000001000000000000101001000001100111100000000
100000000000001011000000000000000000110011000000000000
000000000000000001100110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000001000000010100101001000001100111100000000
000000000000000001000010100000100000110011000000000000
000000000000000000000000000101101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101101010000000000000000000
000000000000000001000000000001011011000010000000000000
000000000000000000000000001101011010000010000000000000
000000000000000000000000001101011110000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001111111001100001010000000000
010000000000000000000000001011011111100010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001001111111010001110000000010
000000000000000000000000001111101101111001110000100010
000000000000000000000010100000000000000000100100000000
000000000000000101000000000000001101000000000000000000

.logic_tile 3 20
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000110110000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010101000000000010110100000000100
000000000000001101000100001001000000101001010000000000
000000000000000000000000000001011000101011110000000000
000000000000000000000000000000110000101011110000000000
000000000000000000000110001000011011100000000000000001
000000000000000000000000001011011010010000000000000110
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 4 20
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000010100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000111100001100000010010100000
100000000000000000000000000000001100100000010000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000101
000000000000000000000000000000100000000001000010100000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 20
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000001001100000101001010100100000
000000100000000000000000001101001100011001100000000000
001000000000000111000000010000000000000000000000000000
100000000000000000100010000000000000000000000000000000
110010100000001000000000001111000001100000010100000001
010001000001010001000000001111001010110110110000000000
000000000000000011100010101111100000101001010100100000
000000000000000000100000000001001110100110010000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000010110000000000000000000000000000
000000000000000000000000000001111110111101010100000000
000000000000000000000000000111110000101000000000100000
000000000000001000000000001101000000101001010100000000
000000000000000111000000001111001100100110010000100000
000000000000000001100111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramt_tile 8 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000011110000100000100000000
110000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000000000000001000000000010011000001101001010100000000
000000000000000001000011010101101011100110010000000000
001000000000000111000110100101101011110100010100000000
100000000000000000000000000000101100110100010000000000
010000000000000011100000000001100001101001010100000000
010000000000000000100000000111001011011001100000000000
000000000000000000000111000101101010110100010100000000
000000000000000000000000000000101111110100010000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001101100001100000010100000000
000000000000000000000000000001101001110110110000000000
000000000000000001100000010000011001101100010100000000
000000000000000000000010000001001011011100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000001101100110100011001010011010010100000000
000000000000000001000000000000011000011010010000000000
001000000000000000000000000000011101011110000000000000
100000000000000000000000000001001101101101000000000000
110000000000001000000110010011001010000011110000000000
110000000000000101000010100001010000101001010000000000
000000000000001001100000001000001010011010010100000000
000000000000000001000000000101011010100101100000000000
000010100000000001100000000111001001001011010000000000
000001000000000000000000000000111010001011010000000000
000000000000001000000110000000011010011010010100000000
000000000000001001000000001111001001100101100000000000
000000000000000000000010010101011010011110000000000000
000000000000000000000010000000001011011110000000000000
110000000000000000000000000011100001001111000100000000
000000000000000000000000000001001101110000110000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001001000001001111000100000000
000000000000000000000000000101001100110000110000100000
000000000000000000000000001101111100000100010100000001
000000000000000000000000001101001000111011100000000000
110000000000000000000000001000000001011001100000000000
000000000000000000000000000001001011100110010000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000110000101100001001111000100000000
100000000000000000000000000011101010110000110000000001
010000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000001111100100000000000000000000000000000000
000000000000000001100000000001100001001111000000000000
000000000000000000000000001101101010010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001101101010000011110100000000
000000000000000000000000001001010000111100000000100000

.logic_tile 15 20
000001000000000000000000010000000000000000000000000000
000010100000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000000001000000000000000000000000000000000000000
010010100000000111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001101001010100000000
000000000000000000000000001001001010100110010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000001111101101000110100000000
000000000000000111000000000000101001101000110000000010
001000000000000111100110010000000000000000000000000000
100000000000000111000011100000000000000000000000000000
110000000000100000000000001011100001100000010110100000
010000000001000000000000001001001000110110110000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000001000000000000011100001111001110100000000
000000000000000001000010000011001001010000100000000010
000000000000001111000000001000011101111001000100000000
000000000000000001100000000001001100110110000000100010
000000000000000000000000000101101111011110000010000000
000000000000000101000000000000101010011110000000000000
000000000000000000000000001001000001111001110100000000
000000000000000000000000000011001000100000010000000010

.logic_tile 17 20
000000000000000000000000001111000000100000010100000000
000000000000000000000000000001001011111001110001000000
001000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001001100000001000011001110001010100000000
000000000000000001000000001011001111110010100000000000
000000000000001000000000001011100001100000010100000000
000000000000000101000000000001101010111001110000000000
000000000000000000000110000001101100101000000100000000
000000000000000000000100000111000000111110100000000000
000000001110001000000010001011100001101001010100000000
000000000000001001000000001111101000011001100000000000
000000000000000000000110010000011001110001010100000000
000000000000000000000010000111001010110010100000000000

.logic_tile 18 20
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010001001110000000000011100000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
010010100000000111100000010000000000000000000000000000
010001000000001111100011110000000000000000000000000000
000000000000000001100000001001101010111101010100000000
000000000000000000000000000011100000101000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001000001010110100010100000000
000000000000000000000000000011001010111000100000000000
000000000000000000000000000000011101110001010100000000
000000000000000000000000000101001111110010100000000000
000000000000000000000110000000011011111001000100000000
000000000000000000000000001101001100110110000000000000

.logic_tile 20 20
000000000000001000000110010000011000001011010000000000
000000000000001001000010000111001001000111100000000000
001000000000001101100000000001011001000111100000000000
100000000000000001000000001001001110001111110000000000
110000000000000000000000000001100000001111000100000000
110000000000000000000000000111001001110000110000000000
000000000000000001100110100001000000000000000100000000
000000000000000000000000001001000000111111110000000000
000001000000000000000000000001011111100101100100000000
000010100000000000000000000001101000001100110000000000
000000000000000000000000000101111010000011110100000000
000000000000000000000000000111100000111100000000000000
000000000000001001100011101111000001001111000000000000
000000000000000001000100001101001010101001010000000000
010000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001011111001000110000000
000000000000000000000011111011001100110110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000011111110010100000110000001
000000000000000000000000000101100000010111110010000010
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 3 21
000001000000000000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110000001101010111101010000100000
000000000000000000000000000000010000111101010000000000
000001000000000000000000001111100000000000000100000000
000010100000000000000000001101000000111111110000100000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001101100000000000000001000000100100000000
110000000000000001100000000000001000000000000000100000

.logic_tile 4 21
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100101000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 21
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000110000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
001000000000000001100110000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001111100000000000000000000000
000000000000000000000000001001100000111111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000001101101011010010100000000
000000000000000000000000000000001000011010010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110101011011000011001100100000000
000000000000000000000000000001001001110011000000100000

.logic_tile 15 21
000000000000001000000000000000000000000000100100000000
000000000000000001000011100000001001000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001100000010011011101011010010100000000
000000000000000000000010010000011100011010010000100000
000000000000000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000001000001010011110000000000000
000000000000000101000011101011011000101101000000000000
001000000000001000000000001111100000010110100000000000
100000000000000001000000000101001101110000110000000000
010100000000001000000010110000011100001011010000000000
010100000000001001000010000011011011000111100000000000
000000000000000101000000000001111011010111100000000000
000100000000000101000000000101001100000111110000000000
000000000000001000000110001101011101110001100100000000
000000000000000101000000000101001000001110010000000000
000000000000000101100110011111100000001111000100000000
000000000000000000000010000101001101110000110000000000
000000000000000000000000000000001011011010010100000000
000000000000000000000000000001011101100101100000000000
010000000000000001100000000101001101011010010100000000
000000000000000000000000000000101101011010010000000000

.logic_tile 18 21
000010000000000000000110000111001001001011010000000000
000001000000000101000000000000111101001011010000000000
001000000000000000000000000111101010000011110100000000
100000000000000000000000000011100000111100000000000000
010000000000000101100110100000001101001011010000000000
110000000000000000000100000101001111000111100000000000
000000000000000000000000000011100000001111000100000000
000000000000000000000000001111101001110000110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000010001000001011001100100000000
000000000000000000000010010000001100011001100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000001010000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 2 CLK$SB_IO_IN_$glb_clk
.sym 3 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 4 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]_$glb_ce
.sym 5 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 6 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]_$glb_ce
.sym 7 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 8 fft_block.start_calc_$glb_ce
.sym 178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[3]
.sym 409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[5]
.sym 411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[6]
.sym 412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[7]
.sym 462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 527 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[1]
.sym 749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[0]
.sym 752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O_SB_LUT4_O_1_I3[2]
.sym 867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 1033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 1089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 1090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 1091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 1092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 1093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 1094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 1096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 1119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 1126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 1144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 1203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 1204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 1205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 1206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 1207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 1208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 1209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 1229 addr_count[2]
.sym 1240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 1278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 1317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 1318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 1319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 1321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 1324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 1432 fft_block.state[1]
.sym 1433 fft_block.state[0]
.sym 1434 fft_block.state_SB_DFFESR_Q_R[2]
.sym 1436 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 1437 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 1438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 1481 fft_block.reg_stage.w_cps_reg[0]
.sym 1508 fft_block.stage[0]
.sym 1546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 1547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 1548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 1549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 1550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 1551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 1552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 1571 fft_block.counter_N[2]
.sym 1578 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 1588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 1592 fft_block.stage[1]
.sym 1594 fft_block.state_SB_DFFESR_Q_R[2]
.sym 1628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 1658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 1659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 1660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 1661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_I0[0]
.sym 1662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 1663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[2]
.sym 1664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 1665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 1684 fft_block.start_calc
.sym 1736 fft_block.start_calc
.sym 1742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 1763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 1774 fft_block.w_calc_finish
.sym 1806 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 1829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 1856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 1877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 1888 count[2]
.sym 1889 count[3]
.sym 1890 count[4]
.sym 1891 count[5]
.sym 1892 count[6]
.sym 1893 count[7]
.sym 2000 count[8]
.sym 2001 count[9]
.sym 2002 count[10]
.sym 2003 count[11]
.sym 2004 count[12]
.sym 2005 count[13]
.sym 2006 count[14]
.sym 2007 count[15]
.sym 2114 count[16]
.sym 2115 count[17]
.sym 2116 count[18]
.sym 2117 count[19]
.sym 2118 count[20]
.sym 2120 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 2121 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 2193 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 2374 fft_block.reg_stage.w_cps_in[8]
.sym 3334 CLK$SB_IO_IN
.sym 3339 CLK$SB_IO_IN
.sym 3887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 3888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 3935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 3939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 3944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 3949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 3950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 3952 fft_block.reg_stage.w_input_regs[4]
.sym 4059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 4060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 4064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 4084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 4086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 4112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 4115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 4128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 4129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 4137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 4140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 4151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 4152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 4153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 4157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 4158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 4162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 4164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 4168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 4169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 4170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 4171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 4174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 4176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 4177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4191 CLK$SB_IO_IN_$glb_clk
.sym 4192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 4194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 4196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 4199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 4210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 4219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 4221 fft_block.reg_stage.w_input_regs[12]
.sym 4225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 4246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 4248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[3]
.sym 4259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 4268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 4275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 4276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 4281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 4285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[3]
.sym 4287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 4288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 4293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 4309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 4310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 4312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 4317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 4321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[3]
.sym 4324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4326 CLK$SB_IO_IN_$glb_clk
.sym 4327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 4329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 4330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 4331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 4334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 4335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 4354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4355 fft_block.reg_stage.w_input_regs[14]
.sym 4359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 4404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 4410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 4411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4413 $nextpnr_ICESTORM_LC_18$O
.sym 4416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 4421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 4427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 4431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 4433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 4435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 4437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 4440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 4441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 4443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 4446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 4447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 4449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 4451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 4455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 4458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 4463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 4464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 4466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 4467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 4468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 4475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 4482 fft_block.reg_stage.w_input_regs[7]
.sym 4483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 4493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 4498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 4500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 4501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 4504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 4523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[7]
.sym 4524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 4529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 4530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 4531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 4532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 4535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 4537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 4549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 4550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 4555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[7]
.sym 4556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 4567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 4569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 4576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 4580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[7]
.sym 4582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 4586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 4592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 4595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 4596 CLK$SB_IO_IN_$glb_clk
.sym 4598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 4599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 4600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 4601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 4602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 4603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 4604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 4605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 4615 fft_block.reg_stage.w_input_regs[15]
.sym 4620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 4625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 4631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 4636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 4657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 4659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 4662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 4664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 4665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 4667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 4675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 4677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 4678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 4679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 4686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 4690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 4692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 4697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 4698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 4703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 4704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 4705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 4710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 4714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 4716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 4717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 4723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 4726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 4727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 4728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 4730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4731 CLK$SB_IO_IN_$glb_clk
.sym 4733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 4734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 4735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 4736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 4737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 4738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 4739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 4740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 4745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 4754 fft_block.reg_stage.w_input_regs[14]
.sym 4759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 4765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 4778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 4786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 4787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 4788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 4792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 4793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 4800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 4803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[1]
.sym 4804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 4805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 4807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 4808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 4811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 4813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 4817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 4821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 4825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 4826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 4827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 4828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 4837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 4839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 4843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 4844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 4845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 4846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[1]
.sym 4849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 4851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 4852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 4855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 4861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 4865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 4866 CLK$SB_IO_IN_$glb_clk
.sym 4869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 4870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 4871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 4872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 4873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 4874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I1[0]
.sym 4875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 4891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 4893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4894 fft_block.start_calc
.sym 4897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[0]
.sym 4909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 4938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 4950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 4952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4953 $nextpnr_ICESTORM_LC_21$O
.sym 4956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 4965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 4971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 4975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 4978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 4981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 4984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 4985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 4986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 4987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 4990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 4991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 4997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 5000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]_$glb_ce
.sym 5001 CLK$SB_IO_IN_$glb_clk
.sym 5002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 5003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 5004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 5006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 5010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 5027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 5031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 5033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 5034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 5036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 5037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 5040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 5064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 5069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O_SB_LUT4_O_1_I3[2]
.sym 5071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 5078 fft_block.start_calc
.sym 5085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 5115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 5125 fft_block.start_calc
.sym 5127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 5131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 5132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O_SB_LUT4_O_1_I3[2]
.sym 5134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 5138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 5139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 5140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 5143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 5146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 5155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 5157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 5158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 5162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 5167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 5172 fft_block.reg_stage.w_cps_reg[8]
.sym 5173 fft_block.reg_stage.w_cps_reg[7]
.sym 5176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 5178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 5183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 5185 fft_block.state_SB_DFFESR_Q_E
.sym 5191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 5193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 5199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 5200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 5201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 5203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[0]
.sym 5204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 5206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 5210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 5212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 5213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 5215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 5216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 5217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 5227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 5230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 5231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 5232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 5238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 5242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 5243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 5244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 5245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 5249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[0]
.sym 5250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 5251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 5254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 5255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 5256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 5267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 5270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5271 CLK$SB_IO_IN_$glb_clk
.sym 5272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 5273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 5274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 5275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 5276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 5277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 5278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 5279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 5280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 5289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 5291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 5292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 5295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 5301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 5303 fft_block.state_SB_DFFESR_Q_R[2]
.sym 5308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 5311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 5326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 5327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 5328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 5331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 5333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 5336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 5338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 5340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 5344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 5345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 5347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 5351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 5352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 5353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 5355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 5360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 5362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 5365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 5366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 5367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 5372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 5373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 5374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 5377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 5378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 5383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 5384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 5390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 5392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 5395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 5396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 5397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 5402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 5403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5406 CLK$SB_IO_IN_$glb_clk
.sym 5407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 5410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 5412 fft_block.stage[0]
.sym 5413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 5414 fft_block.stage_SB_DFFESR_Q_R
.sym 5433 fft_block.start_calc
.sym 5437 fft_block.stage_SB_DFFESR_Q_R
.sym 5440 insert_data
.sym 5441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 5443 addr_count_SB_DFFESR_Q_R[2]
.sym 5461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 5463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 5465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 5466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 5470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 5471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 5474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 5475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 5480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 5481 fft_block.reg_stage.w_cps_reg[0]
.sym 5482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 5483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 5485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 5488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 5490 fft_block.reg_stage.w_cps_reg[2]
.sym 5491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 5492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 5494 fft_block.reg_stage.w_cps_reg[2]
.sym 5495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 5496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 5501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 5502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 5503 fft_block.reg_stage.w_cps_reg[0]
.sym 5506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 5508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 5509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5513 fft_block.reg_stage.w_cps_reg[0]
.sym 5514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 5515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 5518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 5520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 5521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 5525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 5527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 5530 fft_block.reg_stage.w_cps_reg[2]
.sym 5531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 5532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 5536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 5537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 5538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 5539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 5540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]_$glb_ce
.sym 5541 CLK$SB_IO_IN_$glb_clk
.sym 5543 fft_block.state_SB_DFFESR_Q_E
.sym 5544 fft_block.fill_regs_SB_DFFE_Q_D
.sym 5545 fft_block.start_calc_SB_DFFE_Q_E
.sym 5546 fft_block.state_SB_DFFESR_Q_R[0]
.sym 5547 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 5548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 5549 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 5550 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 5564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 5567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 5575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5576 fft_block.reg_stage.w_cps_reg[2]
.sym 5585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 5596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 5598 fft_block.state_SB_DFFESR_Q_E
.sym 5602 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 5606 fft_block.state[0]
.sym 5608 fft_block.stage[0]
.sym 5609 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 5612 fft_block.start_calc
.sym 5621 fft_block.state[1]
.sym 5623 fft_block.stage[1]
.sym 5625 fft_block.state_SB_DFFESR_Q_R[2]
.sym 5638 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 5641 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 5642 fft_block.stage[0]
.sym 5643 fft_block.stage[1]
.sym 5647 fft_block.state[0]
.sym 5650 fft_block.state[1]
.sym 5659 fft_block.state[0]
.sym 5660 fft_block.state[1]
.sym 5665 fft_block.state[1]
.sym 5666 fft_block.state[0]
.sym 5672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 5674 fft_block.start_calc
.sym 5675 fft_block.state_SB_DFFESR_Q_E
.sym 5676 CLK$SB_IO_IN_$glb_clk
.sym 5677 fft_block.state_SB_DFFESR_Q_R[2]
.sym 5678 fft_block.start_calc
.sym 5680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 5682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 5684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 5697 fft_block.state_SB_DFFESR_Q_E
.sym 5702 fft_block.reg_stage.w_cps_reg[0]
.sym 5704 fft_block.reg_stage.w_cps_reg[8]
.sym 5705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 5708 fft_block.reg_stage.w_cps_reg[7]
.sym 5711 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 5713 fft_block.reg_stage.w_c_in[2]
.sym 5742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 5759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5763 $nextpnr_ICESTORM_LC_25$O
.sym 5766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 5806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 5811 CLK$SB_IO_IN_$glb_clk
.sym 5812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 5814 fft_block.reg_stage.w_cps_reg[7]
.sym 5815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 5816 fft_block.reg_stage.c_data.cosinus[0][7]
.sym 5817 fft_block.reg_stage.w_cps_reg[2]
.sym 5818 fft_block.reg_stage.c_data.cosinus[0][1]
.sym 5819 fft_block.reg_stage.w_cps_reg[0]
.sym 5820 fft_block.reg_stage.w_cps_reg[8]
.sym 5832 fft_block.start_calc
.sym 5867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_I0[0]
.sym 5871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 5877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 5881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 5884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 5886 fft_block.reg_stage.w_cps_reg[2]
.sym 5887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[2]
.sym 5888 fft_block.reg_stage.w_cps_reg[0]
.sym 5891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 5900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 5908 fft_block.reg_stage.w_cps_reg[0]
.sym 5913 fft_block.reg_stage.w_cps_reg[2]
.sym 5917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 5918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 5919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 5920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 5923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 5924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_I0[0]
.sym 5925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 5929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 5930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[2]
.sym 5941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 5942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 5945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 5946 CLK$SB_IO_IN_$glb_clk
.sym 5950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 5951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 5952 fft_block.state_SB_DFFESR_Q_R[1]
.sym 5953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 5957 fft_block.reg_stage.w_cps_reg[18]
.sym 5970 fft_block.reg_stage.w_c_in[7]
.sym 5971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 5972 insert_data
.sym 5975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 5983 addr_count_SB_DFFESR_Q_R[2]
.sym 6003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 6008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 6049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 6080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 6081 CLK$SB_IO_IN_$glb_clk
.sym 6083 count[0]
.sym 6085 count[1]
.sym 6087 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 6088 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 6089 insert_data
.sym 6097 fft_block.fft_finish_SB_DFFE_Q_E
.sym 6119 count[2]
.sym 6139 count[3]
.sym 6141 count[5]
.sym 6142 count[6]
.sym 6146 count[2]
.sym 6148 count[4]
.sym 6152 count[0]
.sym 6159 count[7]
.sym 6162 count[1]
.sym 6168 $nextpnr_ICESTORM_LC_1$O
.sym 6171 count[0]
.sym 6174 count_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 6177 count[1]
.sym 6180 count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 6182 count[2]
.sym 6184 count_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 6186 count_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 6189 count[3]
.sym 6190 count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 6192 count_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 6194 count[4]
.sym 6196 count_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 6198 count_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 6201 count[5]
.sym 6202 count_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 6204 count_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 6207 count[6]
.sym 6208 count_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 6210 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 6213 count[7]
.sym 6214 count_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 6216 CLK$SB_IO_IN_$glb_clk
.sym 6219 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 6223 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 6224 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 6242 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 6266 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 6282 count[11]
.sym 6287 count[8]
.sym 6288 count[9]
.sym 6289 count[10]
.sym 6291 count[12]
.sym 6292 count[13]
.sym 6294 count[15]
.sym 6301 count[14]
.sym 6303 count_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 6306 count[8]
.sym 6307 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 6309 count_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 6312 count[9]
.sym 6313 count_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 6315 count_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 6318 count[10]
.sym 6319 count_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 6321 count_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 6323 count[11]
.sym 6325 count_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 6327 count_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 6330 count[12]
.sym 6331 count_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 6333 count_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 6336 count[13]
.sym 6337 count_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 6339 count_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 6341 count[14]
.sym 6343 count_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 6345 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 6348 count[15]
.sym 6349 count_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 6351 CLK$SB_IO_IN_$glb_clk
.sym 6355 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 6359 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 6360 fft_block.reg_stage.c_map.state[0]
.sym 6401 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 6410 count[2]
.sym 6415 count[17]
.sym 6416 count[18]
.sym 6417 count[19]
.sym 6418 count[20]
.sym 6420 count[14]
.sym 6421 count[15]
.sym 6430 count[16]
.sym 6438 count_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 6440 count[16]
.sym 6442 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 6444 count_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 6446 count[17]
.sym 6448 count_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 6450 count_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 6452 count[18]
.sym 6454 count_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 6456 count_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 6458 count[19]
.sym 6460 count_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 6464 count[20]
.sym 6466 count_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 6475 count[2]
.sym 6476 count[20]
.sym 6477 count[19]
.sym 6478 count[18]
.sym 6481 count[14]
.sym 6482 count[17]
.sym 6483 count[16]
.sym 6484 count[15]
.sym 6486 CLK$SB_IO_IN_$glb_clk
.sym 6492 fft_block.reg_stage.w_cps_in[8]
.sym 8350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 8351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 8352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 8353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 8354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 8355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 8356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 8405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 8413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 8429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 8437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 8439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 8448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 8460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 8505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 8506 CLK$SB_IO_IN_$glb_clk
.sym 8509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 8510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 8512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 8514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 8515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 8531 fft_block.reg_stage.w_input_regs[71]
.sym 8532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 8553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 8560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 8561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 8563 fft_block.reg_stage.w_input_regs[4]
.sym 8567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 8568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 8571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 8578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 8595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 8596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 8597 fft_block.reg_stage.w_input_regs[4]
.sym 8613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 8614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 8619 fft_block.reg_stage.w_input_regs[4]
.sym 8620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 8621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 8628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 8629 CLK$SB_IO_IN_$glb_clk
.sym 8630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 8632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 8633 fft_block.reg_stage.w_input_regs[64]
.sym 8635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 8638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 8639 fft_block.start_calc
.sym 8642 fft_block.start_calc
.sym 8648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 8657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 8662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 8666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 8672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 8675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 8679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 8684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 8687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 8690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 8691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 8692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 8696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 8697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 8700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 8703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 8708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 8712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 8714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 8717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 8718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 8724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 8726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 8729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 8732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 8735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 8738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 8743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 8744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 8747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 8749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 8751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 8752 CLK$SB_IO_IN_$glb_clk
.sym 8754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 8756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 8758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 8759 w_fft_out[11]
.sym 8760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 8761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 8767 fft_block.reg_stage.w_input_regs[5]
.sym 8774 fft_block.reg_stage.w_input_regs[4]
.sym 8775 fft_block.w_fft_in[0]
.sym 8780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 8782 fft_block.w_fft_in[0]
.sym 8783 fft_block.reg_stage.w_input_regs[13]
.sym 8789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 8797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 8799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 8800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[5]
.sym 8803 fft_block.reg_stage.w_input_regs[12]
.sym 8804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 8805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 8806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 8813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 8821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 8823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 8828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 8831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 8834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[5]
.sym 8837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 8840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 8841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 8842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 8848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[5]
.sym 8855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 8860 fft_block.reg_stage.w_input_regs[12]
.sym 8861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 8867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 8871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 8874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8875 CLK$SB_IO_IN_$glb_clk
.sym 8876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 8878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 8879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 8880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 8881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 8882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 8883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 8884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 8888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 8895 fft_block.reg_stage.w_input_regs[76]
.sym 8901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 8903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 8909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 8911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 8921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 8924 fft_block.reg_stage.w_input_regs[15]
.sym 8925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 8926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 8930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 8931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 8933 fft_block.reg_stage.w_input_regs[14]
.sym 8936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 8940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[6]
.sym 8941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 8943 fft_block.reg_stage.w_input_regs[13]
.sym 8947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 8948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 8949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 8953 fft_block.reg_stage.w_input_regs[15]
.sym 8954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 8957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 8960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[6]
.sym 8963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 8964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 8965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[6]
.sym 8970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 8972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8975 fft_block.reg_stage.w_input_regs[14]
.sym 8977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 8978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 8981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 8983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 8984 fft_block.reg_stage.w_input_regs[13]
.sym 8988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 8989 fft_block.reg_stage.w_input_regs[15]
.sym 8990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 8993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 8994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 8996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 8997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 8998 CLK$SB_IO_IN_$glb_clk
.sym 9003 fft_block.reg_stage.w_input_regs[75]
.sym 9004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9007 fft_block.reg_stage.w_input_regs[74]
.sym 9012 fft_block.reg_stage.w_input_regs[12]
.sym 9014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9016 fft_block.w_fft_in[9]
.sym 9021 fft_block.reg_stage.w_input_regs[79]
.sym 9027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 9032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 9043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 9049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9051 fft_block.reg_stage.w_input_regs[14]
.sym 9052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 9055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 9061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 9069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 9077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 9094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 9098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 9111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 9113 fft_block.reg_stage.w_input_regs[14]
.sym 9116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 9121 CLK$SB_IO_IN_$glb_clk
.sym 9123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 9125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 9126 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 9127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 9130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9139 fft_block.reg_stage.w_input_regs[14]
.sym 9140 fft_block.w_fft_in[10]
.sym 9148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 9156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 9157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 9165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 9166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 9169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 9170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 9171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 9173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 9175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 9176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 9177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 9179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 9182 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 9183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 9189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 9190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 9192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 9198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 9200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 9203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 9205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 9206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 9210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 9211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 9212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 9222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 9228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 9229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 9235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 9236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 9239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 9240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 9241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]_$glb_ce
.sym 9244 CLK$SB_IO_IN_$glb_clk
.sym 9245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 9247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 9248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 9253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 9259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 9264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 9267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 9268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 9270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 9272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 9275 fft_block.start_calc
.sym 9276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 9277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 9291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 9307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 9309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I1[0]
.sym 9319 $nextpnr_ICESTORM_LC_22$O
.sym 9322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 9341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 9347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 9351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I1[0]
.sym 9353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 9356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 9357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 9358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 9359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 9363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 9364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 9366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]_$glb_ce
.sym 9367 CLK$SB_IO_IN_$glb_clk
.sym 9368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 9369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 9373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 9376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 9381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 9382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 9383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 9384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 9388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 9390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 9395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 9402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 9414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 9423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 9428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 9429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 9431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 9434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 9437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 9439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 9443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 9444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 9450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 9452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 9455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 9458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 9462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 9463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 9464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 9469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 9470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 9474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 9475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 9488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 9489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9490 CLK$SB_IO_IN_$glb_clk
.sym 9491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 9494 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 9495 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 9496 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 9497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 9498 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 9499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 9509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 9510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 9511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 9517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 9527 fft_block.stage[0]
.sym 9533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 9534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 9536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 9540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 9541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 9546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 9547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 9556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 9574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 9579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 9581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 9585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 9597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 9598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 9612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 9613 CLK$SB_IO_IN_$glb_clk
.sym 9617 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.sym 9618 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 9619 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 9620 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 9621 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 9622 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 9631 insert_data
.sym 9632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 9633 addr_count_SB_DFFESR_Q_R[2]
.sym 9635 addr_count[1]
.sym 9640 fft_block.stage_SB_DFFESR_Q_R
.sym 9642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9649 fft_block.stage[1]
.sym 9657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 9659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 9661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 9663 fft_block.reg_stage.w_cps_reg[7]
.sym 9666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 9669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 9670 fft_block.reg_stage.w_cps_reg[8]
.sym 9672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 9684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 9686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 9689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9690 fft_block.reg_stage.w_cps_reg[7]
.sym 9692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 9695 fft_block.reg_stage.w_cps_reg[8]
.sym 9696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 9702 fft_block.reg_stage.w_cps_reg[8]
.sym 9703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 9708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9709 fft_block.reg_stage.w_cps_reg[8]
.sym 9710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 9714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 9715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9716 fft_block.reg_stage.w_cps_reg[8]
.sym 9719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 9721 fft_block.reg_stage.w_cps_reg[8]
.sym 9722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9726 fft_block.reg_stage.w_cps_reg[8]
.sym 9728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 9731 fft_block.reg_stage.w_cps_reg[8]
.sym 9733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 9734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]_$glb_ce
.sym 9736 CLK$SB_IO_IN_$glb_clk
.sym 9740 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 9741 fft_block.stage[1]
.sym 9742 fft_block.fill_regs_SB_DFFE_Q_D
.sym 9743 fft_block.stage[0]
.sym 9745 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 9756 fft_block.sel_in
.sym 9758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 9759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 9761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 9762 fft_block.start_calc
.sym 9764 fft_block.sel_in_SB_DFFE_Q_E
.sym 9765 fft_block.stage[0]
.sym 9766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9769 fft_block.fill_regs_SB_DFFE_Q_D
.sym 9771 insert_data
.sym 9785 fft_block.reg_stage.w_cps_reg[0]
.sym 9787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 9797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 9800 fft_block.stage[0]
.sym 9801 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 9808 fft_block.reg_stage.w_cps_reg[2]
.sym 9824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 9826 fft_block.reg_stage.w_cps_reg[0]
.sym 9827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9837 fft_block.stage[0]
.sym 9842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9843 fft_block.reg_stage.w_cps_reg[2]
.sym 9845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 9850 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 9858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]_$glb_ce
.sym 9859 CLK$SB_IO_IN_$glb_clk
.sym 9861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 9862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 9864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 9865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 9866 fft_block.counter_N_SB_DFFESR_Q_E
.sym 9867 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9868 fft_block.sel_in_SB_DFFE_Q_E
.sym 9874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 9878 $PACKER_VCC_NET
.sym 9879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 9881 fft_block.reg_stage.w_cps_reg[0]
.sym 9885 insert_data
.sym 9886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 9887 fft_block.stage[1]
.sym 9889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 9890 fft_block.start_calc
.sym 9891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 9894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 9905 fft_block.state_SB_DFFESR_Q_R[2]
.sym 9907 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9908 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 9911 fft_block.state[1]
.sym 9912 fft_block.state[0]
.sym 9913 fft_block.stage[1]
.sym 9915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9917 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 9921 fft_block.state_SB_DFFESR_Q_R[0]
.sym 9922 fft_block.reg_stage.w_cps_reg[0]
.sym 9924 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9925 fft_block.stage[0]
.sym 9929 fft_block.state_SB_DFFESR_Q_R[0]
.sym 9930 fft_block.state_SB_DFFESR_Q_R[1]
.sym 9931 insert_data
.sym 9935 fft_block.state[1]
.sym 9936 fft_block.state_SB_DFFESR_Q_R[0]
.sym 9937 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 9938 fft_block.state_SB_DFFESR_Q_R[1]
.sym 9943 fft_block.state[0]
.sym 9947 fft_block.state_SB_DFFESR_Q_R[0]
.sym 9948 fft_block.state_SB_DFFESR_Q_R[1]
.sym 9950 fft_block.state_SB_DFFESR_Q_R[2]
.sym 9953 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9956 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9959 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 9960 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 9961 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9968 fft_block.reg_stage.w_cps_reg[0]
.sym 9971 insert_data
.sym 9973 fft_block.state[1]
.sym 9974 fft_block.state[0]
.sym 9977 fft_block.stage[0]
.sym 9978 fft_block.state[1]
.sym 9979 fft_block.state_SB_DFFESR_Q_R[1]
.sym 9980 fft_block.stage[1]
.sym 9981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]_$glb_ce
.sym 9982 CLK$SB_IO_IN_$glb_clk
.sym 9983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 9985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 9986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 9987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 9988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 9989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 9990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2_SB_LUT4_O_I3[2]
.sym 9991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[2]
.sym 9995 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 9997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 10000 fft_block.counter_N[0]
.sym 10008 fft_block.stage[0]
.sym 10009 fft_block.reg_stage.w_cps_in[8]
.sym 10013 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10015 fft_block.stage[1]
.sym 10016 fft_block.state_SB_DFFESR_Q_R[1]
.sym 10017 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 10019 fft_block.reg_stage.w_c_in[0]
.sym 10027 fft_block.start_calc_SB_DFFE_Q_E
.sym 10029 fft_block.stage_SB_DFFESR_Q_R
.sym 10031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 10033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 10039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 10041 fft_block.start_calc
.sym 10043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 10051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 10053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 10060 fft_block.stage_SB_DFFESR_Q_R
.sym 10070 fft_block.start_calc
.sym 10071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 10072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 10073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 10083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 10084 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 10095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 10097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 10104 fft_block.start_calc_SB_DFFE_Q_E
.sym 10105 CLK$SB_IO_IN_$glb_clk
.sym 10107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 10108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 10109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[1]
.sym 10110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 10111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 10112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 10113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 10114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 10116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 10119 fft_block.start_calc
.sym 10129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.data_valid_SB_DFFE_Q_E
.sym 10153 fft_block.reg_stage.w_c_in[7]
.sym 10155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 10156 fft_block.start_calc
.sym 10163 fft_block.reg_stage.w_c_in[2]
.sym 10166 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 10167 fft_block.reg_stage.w_cps_in[7]
.sym 10169 fft_block.reg_stage.w_cps_in[8]
.sym 10172 fft_block.reg_stage.w_c_in[1]
.sym 10179 fft_block.reg_stage.w_c_in[0]
.sym 10189 fft_block.reg_stage.w_cps_in[7]
.sym 10194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 10196 fft_block.start_calc
.sym 10199 fft_block.reg_stage.w_c_in[7]
.sym 10205 fft_block.reg_stage.w_c_in[2]
.sym 10211 fft_block.reg_stage.w_c_in[1]
.sym 10217 fft_block.reg_stage.w_c_in[0]
.sym 10223 fft_block.reg_stage.w_cps_in[8]
.sym 10227 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 10228 CLK$SB_IO_IN_$glb_clk
.sym 10230 fft_block.reg_stage.w_c_in[1]
.sym 10231 fft_block.fft_finish_SB_DFFE_Q_E
.sym 10232 fft_block.fill_regs_SB_DFFE_Q_E
.sym 10233 fft_block.reg_stage.w_cps_in[7]
.sym 10234 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 10235 fft_block.reg_stage.c_data.cosinus[3][1]
.sym 10236 fft_block.reg_stage.w_cps_reg[27]
.sym 10237 fft_block.reg_stage.w_cps_reg[29]
.sym 10239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 10255 insert_data
.sym 10257 fft_block.reg_stage.w_c_in[3]
.sym 10261 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 10274 fft_block.reg_stage.c_data.cosinus[0][7]
.sym 10276 fft_block.reg_stage.c_data.cosinus[0][1]
.sym 10279 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10281 fft_block.w_calc_finish
.sym 10282 fft_block.reg_stage.c_data.cosinus[0][3]
.sym 10317 fft_block.reg_stage.c_data.cosinus[0][1]
.sym 10324 fft_block.reg_stage.c_data.cosinus[0][7]
.sym 10329 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10331 fft_block.w_calc_finish
.sym 10335 fft_block.reg_stage.c_data.cosinus[0][3]
.sym 10350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 10351 CLK$SB_IO_IN_$glb_clk
.sym 10356 fft_block.fill_regs
.sym 10366 fft_block.reg_stage.w_cps_reg[27]
.sym 10368 fft_block.reg_stage.c_data.cosinus[0][3]
.sym 10369 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10372 fft_block.reg_stage.w_c_in[2]
.sym 10373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 10377 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 10381 insert_data
.sym 10385 fft_block.reg_stage.w_cps_reg[27]
.sym 10387 fft_block.stage[1]
.sym 10398 count[4]
.sym 10399 count[5]
.sym 10401 addr_count_SB_DFFESR_Q_R[2]
.sym 10405 count[3]
.sym 10408 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 10410 count[0]
.sym 10414 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 10420 count[1]
.sym 10423 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 10424 insert_data
.sym 10427 count[0]
.sym 10439 count[0]
.sym 10440 count[1]
.sym 10451 count[0]
.sym 10452 insert_data
.sym 10453 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 10454 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 10457 count[5]
.sym 10458 count[4]
.sym 10459 count[1]
.sym 10460 count[3]
.sym 10463 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 10464 insert_data
.sym 10466 addr_count_SB_DFFESR_Q_R[2]
.sym 10474 CLK$SB_IO_IN_$glb_clk
.sym 10476 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 10477 fft_block.reg_stage.w_c_in[3]
.sym 10478 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 10480 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 10482 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 10483 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 10498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 10500 fft_block.stage[0]
.sym 10501 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 10502 fft_block.fill_regs
.sym 10507 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 10508 fft_block.reg_stage.w_cps_in[8]
.sym 10509 fft_block.reg_stage.w_c_map_addr[1]
.sym 10517 count[8]
.sym 10518 count[9]
.sym 10521 count[12]
.sym 10522 count[13]
.sym 10527 count[10]
.sym 10528 count[11]
.sym 10530 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 10534 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 10539 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 10540 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 10547 count[6]
.sym 10548 count[7]
.sym 10556 count[6]
.sym 10557 count[8]
.sym 10558 count[9]
.sym 10559 count[7]
.sym 10580 count[10]
.sym 10581 count[11]
.sym 10582 count[13]
.sym 10583 count[12]
.sym 10586 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 10587 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 10588 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 10589 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 10602 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 10603 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 10604 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 10606 fft_block.reg_stage.w_we_c_map
.sym 10612 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 10623 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 10625 fft_block.reg_stage.w_c_map_addr[0]
.sym 10626 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 10647 fft_block.reg_stage.c_map.state[0]
.sym 10658 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 10659 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 10662 fft_block.fill_regs
.sym 10668 fft_block.reg_stage.w_c_map_addr[1]
.sym 10671 fft_block.reg_stage.w_c_map_addr[0]
.sym 10685 fft_block.fill_regs
.sym 10686 fft_block.reg_stage.w_c_map_addr[1]
.sym 10687 fft_block.reg_stage.w_c_map_addr[0]
.sym 10688 fft_block.reg_stage.c_map.state[0]
.sym 10709 fft_block.reg_stage.w_c_map_addr[0]
.sym 10710 fft_block.reg_stage.c_map.state[0]
.sym 10711 fft_block.fill_regs
.sym 10712 fft_block.reg_stage.w_c_map_addr[1]
.sym 10717 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 10719 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 10720 CLK$SB_IO_IN_$glb_clk
.sym 10725 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 10726 fft_block.reg_stage.w_c_map_addr[1]
.sym 10727 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 10729 fft_block.reg_stage.w_c_map_addr[0]
.sym 10746 fft_block.reg_stage.w_cps_in[8]
.sym 10767 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 10772 fft_block.stage[0]
.sym 10786 fft_block.reg_stage.w_c_map_addr[0]
.sym 10790 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 10791 fft_block.reg_stage.w_c_map_addr[1]
.sym 10820 fft_block.stage[0]
.sym 10821 fft_block.reg_stage.w_c_map_addr[0]
.sym 10823 fft_block.reg_stage.w_c_map_addr[1]
.sym 10842 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 10843 CLK$SB_IO_IN_$glb_clk
.sym 10844 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 10866 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 10867 fft_block.reg_stage.w_cps_in[8]
.sym 12328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 12429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 12481 fft_block.reg_stage.w_input_regs[70]
.sym 12485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 12507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12515 fft_block.reg_stage.w_input_regs[71]
.sym 12516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 12520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 12523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 12530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 12535 $nextpnr_ICESTORM_LC_17$O
.sym 12538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 12543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 12550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 12551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 12553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 12555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 12557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 12559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 12562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 12563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 12565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 12567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 12569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 12571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 12573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 12575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 12580 fft_block.reg_stage.w_input_regs[71]
.sym 12581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 12585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 12586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 12587 fft_block.reg_stage.w_input_regs[68]
.sym 12588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 12589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 12591 fft_block.reg_stage.w_input_regs[66]
.sym 12592 fft_block.reg_stage.w_input_regs[65]
.sym 12612 fft_block.reg_stage.w_input_regs[72]
.sym 12613 fft_block.w_fft_in[4]
.sym 12614 fft_block.reg_stage.w_input_regs[66]
.sym 12620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 12628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 12629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 12636 fft_block.reg_stage.w_input_regs[64]
.sym 12643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12646 fft_block.reg_stage.w_input_regs[3]
.sym 12649 fft_block.reg_stage.w_input_regs[65]
.sym 12654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12655 fft_block.reg_stage.w_input_regs[2]
.sym 12665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 12668 fft_block.reg_stage.w_input_regs[2]
.sym 12671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 12673 fft_block.reg_stage.w_input_regs[2]
.sym 12674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12684 fft_block.reg_stage.w_input_regs[65]
.sym 12691 fft_block.reg_stage.w_input_regs[64]
.sym 12695 fft_block.reg_stage.w_input_regs[3]
.sym 12696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 12701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 12703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12704 fft_block.reg_stage.w_input_regs[3]
.sym 12708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12709 fft_block.reg_stage.w_input_regs[1]
.sym 12710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12711 fft_block.reg_stage.w_input_regs[0]
.sym 12712 fft_block.reg_stage.w_input_regs[3]
.sym 12713 fft_block.reg_stage.w_input_regs[2]
.sym 12714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 12715 fft_block.reg_stage.w_input_regs[4]
.sym 12721 fft_block.w_fft_in[4]
.sym 12726 fft_block.w_fft_in[2]
.sym 12733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 12739 fft_block.w_fft_in[3]
.sym 12743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 12751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 12752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 12753 fft_block.reg_stage.w_input_regs[5]
.sym 12754 fft_block.reg_stage.w_input_regs[6]
.sym 12759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 12762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 12765 fft_block.w_fft_in[0]
.sym 12773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 12779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 12784 fft_block.reg_stage.w_input_regs[5]
.sym 12785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12788 fft_block.reg_stage.w_input_regs[6]
.sym 12789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 12790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12794 fft_block.w_fft_in[0]
.sym 12806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 12807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 12819 fft_block.reg_stage.w_input_regs[6]
.sym 12820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 12821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 12827 fft_block.reg_stage.w_input_regs[5]
.sym 12828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 12829 CLK$SB_IO_IN_$glb_clk
.sym 12831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12832 fft_block.reg_stage.w_input_regs[72]
.sym 12833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12834 fft_block.reg_stage.w_input_regs[77]
.sym 12835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 12837 fft_block.reg_stage.w_input_regs[76]
.sym 12838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 12850 fft_block.reg_stage.w_input_regs[6]
.sym 12857 w_fft_out[11]
.sym 12860 fft_block.w_fft_in[8]
.sym 12862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 12864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 12875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12881 fft_block.reg_stage.w_input_regs[76]
.sym 12883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 12884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 12885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 12886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 12892 fft_block.reg_stage.w_input_regs[12]
.sym 12893 fft_block.reg_stage.w_input_regs[11]
.sym 12894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12897 fft_block.reg_stage.w_input_regs[72]
.sym 12898 fft_block.reg_stage.w_input_regs[8]
.sym 12900 fft_block.reg_stage.w_input_regs[12]
.sym 12901 fft_block.reg_stage.w_input_regs[7]
.sym 12902 fft_block.reg_stage.w_input_regs[13]
.sym 12903 fft_block.reg_stage.w_input_regs[9]
.sym 12906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 12907 fft_block.reg_stage.w_input_regs[12]
.sym 12908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 12912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12913 fft_block.reg_stage.w_input_regs[13]
.sym 12914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 12917 fft_block.reg_stage.w_input_regs[72]
.sym 12918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 12919 fft_block.reg_stage.w_input_regs[9]
.sym 12920 fft_block.reg_stage.w_input_regs[8]
.sym 12923 fft_block.reg_stage.w_input_regs[11]
.sym 12924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 12929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 12931 fft_block.reg_stage.w_input_regs[7]
.sym 12932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12936 fft_block.reg_stage.w_input_regs[76]
.sym 12937 fft_block.reg_stage.w_input_regs[12]
.sym 12938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 12944 fft_block.reg_stage.w_input_regs[11]
.sym 12948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 12949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 12950 fft_block.reg_stage.w_input_regs[7]
.sym 12951 fft_block.start_calc_$glb_ce
.sym 12952 CLK$SB_IO_IN_$glb_clk
.sym 12954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 12955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12956 fft_block.reg_stage.w_input_regs[8]
.sym 12957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12958 fft_block.reg_stage.w_input_regs[12]
.sym 12959 fft_block.reg_stage.w_input_regs[11]
.sym 12960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 12961 fft_block.reg_stage.w_input_regs[9]
.sym 12962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 12966 w_fft_out[1]
.sym 12970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 12982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 12985 fft_block.reg_stage.w_input_regs[9]
.sym 12987 fft_block.w_fft_in[11]
.sym 12988 fft_block.reg_stage.w_input_regs[13]
.sym 12989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 12997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13005 fft_block.reg_stage.w_input_regs[79]
.sym 13007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13027 $nextpnr_ICESTORM_LC_16$O
.sym 13030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 13036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 13041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 13045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 13048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 13051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 13054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 13055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 13057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 13060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 13063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 13066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 13072 fft_block.reg_stage.w_input_regs[79]
.sym 13073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 13077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13079 fft_block.reg_stage.w_input_regs[10]
.sym 13080 fft_block.reg_stage.w_input_regs[13]
.sym 13081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13082 fft_block.reg_stage.w_input_regs[14]
.sym 13087 fft_block.stage[0]
.sym 13089 fft_block.reg_stage.w_input_regs[57]
.sym 13095 fft_block.reg_stage.w_input_regs[73]
.sym 13101 fft_block.reg_stage.w_input_regs[8]
.sym 13103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13112 fft_block.reg_stage.w_input_regs[72]
.sym 13121 fft_block.reg_stage.w_input_regs[75]
.sym 13124 fft_block.w_fft_in[10]
.sym 13129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13141 fft_block.reg_stage.w_input_regs[74]
.sym 13147 fft_block.w_fft_in[11]
.sym 13172 fft_block.w_fft_in[11]
.sym 13178 fft_block.reg_stage.w_input_regs[74]
.sym 13183 fft_block.reg_stage.w_input_regs[75]
.sym 13196 fft_block.w_fft_in[10]
.sym 13197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13198 CLK$SB_IO_IN_$glb_clk
.sym 13200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13201 w_fft_out[9]
.sym 13203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 13205 w_fft_out[10]
.sym 13206 w_fft_out[8]
.sym 13207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13215 fft_block.reg_stage.w_input_regs[13]
.sym 13216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13219 fft_block.w_fft_in[0]
.sym 13224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 13225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 13231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 13242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 13245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 13252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 13256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 13257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 13267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 13268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 13272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 13274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 13275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 13280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 13281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 13286 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 13287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 13288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 13293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 13294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 13299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 13301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 13307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 13317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 13318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 13319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13321 CLK$SB_IO_IN_$glb_clk
.sym 13322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 13324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 13326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 13327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 13329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 13330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 13336 w_fft_out[8]
.sym 13337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 13338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 13341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 13350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 13351 fft_block.start_calc
.sym 13353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 13355 w_fft_out[8]
.sym 13358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 13366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 13368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 13370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 13371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 13386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 13387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 13388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 13389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 13391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 13406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 13409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 13412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 13415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 13417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 13418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 13421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 13423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 13424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 13429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 13430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 13436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 13439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 13440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 13442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13444 CLK$SB_IO_IN_$glb_clk
.sym 13445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 13446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 13447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 13448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 13449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 13450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 13460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 13462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 13465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 13470 addr_count_SB_DFFESR_Q_R[2]
.sym 13473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 13476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 13481 fft_block.sel_in_SB_DFFE_Q_E
.sym 13488 fft_block.start_calc
.sym 13489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 13502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 13503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 13511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 13517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 13518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 13521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 13527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 13528 fft_block.start_calc
.sym 13544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 13545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 13562 fft_block.start_calc
.sym 13565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 13566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 13567 CLK$SB_IO_IN_$glb_clk
.sym 13571 addr_count[2]
.sym 13572 addr_count[0]
.sym 13574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13575 addr_count_SB_DFFESR_Q_R[2]
.sym 13576 addr_count[1]
.sym 13585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 13591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 13595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 13604 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 13612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 13613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 13618 insert_data
.sym 13619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 13621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 13628 addr_count[2]
.sym 13629 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 13632 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 13633 addr_count[1]
.sym 13635 fft_block.counter_N[2]
.sym 13637 fft_block.counter_N[1]
.sym 13641 fft_block.counter_N[0]
.sym 13642 $nextpnr_ICESTORM_LC_12$O
.sym 13644 insert_data
.sym 13648 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[3]
.sym 13651 insert_data
.sym 13656 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 13657 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 13658 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[3]
.sym 13661 addr_count[1]
.sym 13663 insert_data
.sym 13664 addr_count[2]
.sym 13667 fft_block.counter_N[2]
.sym 13668 insert_data
.sym 13669 addr_count[2]
.sym 13674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 13675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 13679 fft_block.counter_N[1]
.sym 13680 insert_data
.sym 13681 fft_block.counter_N[0]
.sym 13688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 13689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 13690 CLK$SB_IO_IN_$glb_clk
.sym 13692 fft_block.reg_stage.w_index_out[1]
.sym 13693 fft_block.reg_stage.w_index_out[2]
.sym 13694 fft_block.reg_stage.w_index_out[0]
.sym 13695 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 13696 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 13697 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 13698 fft_block.sel_in
.sym 13699 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 13700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 13702 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 13705 fft_block.start_calc
.sym 13706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13707 addr_count[0]
.sym 13709 addr_count[1]
.sym 13714 insert_data
.sym 13716 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 13718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 13720 $PACKER_VCC_NET
.sym 13721 fft_block.counter_N[2]
.sym 13722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13723 fft_block.counter_N[1]
.sym 13724 addr_count_SB_DFFESR_Q_R[2]
.sym 13726 fft_block.counter_N_SB_DFFESR_Q_E
.sym 13727 fft_block.counter_N[0]
.sym 13735 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 13736 fft_block.stage[1]
.sym 13737 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13738 $PACKER_VCC_NET
.sym 13745 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 13746 fft_block.stage[0]
.sym 13748 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 13752 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 13754 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13760 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 13763 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 13764 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 13765 $nextpnr_ICESTORM_LC_13$O
.sym 13768 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 13771 $nextpnr_ICESTORM_LC_14$I3
.sym 13774 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 13777 $nextpnr_ICESTORM_LC_14$COUT
.sym 13779 $PACKER_VCC_NET
.sym 13781 $nextpnr_ICESTORM_LC_14$I3
.sym 13784 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 13785 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13786 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 13787 $nextpnr_ICESTORM_LC_14$COUT
.sym 13790 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 13791 $PACKER_VCC_NET
.sym 13792 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 13797 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 13799 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 13802 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13803 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 13804 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 13805 fft_block.stage[1]
.sym 13808 fft_block.stage[1]
.sym 13809 fft_block.stage[0]
.sym 13810 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 13811 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 13818 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 13819 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 13820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 13821 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 13827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 13828 insert_data
.sym 13833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 13834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 13842 fft_block.start_calc
.sym 13847 fft_block.sel_in
.sym 13848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 13862 $PACKER_VCC_NET
.sym 13863 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 13869 fft_block.stage_SB_DFFESR_Q_R
.sym 13873 fft_block.fill_regs_SB_DFFE_Q_D
.sym 13877 fft_block.stage[0]
.sym 13883 fft_block.sel_in_SB_DFFE_Q_E
.sym 13886 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 13888 $nextpnr_ICESTORM_LC_44$O
.sym 13890 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 13894 $nextpnr_ICESTORM_LC_45$I3
.sym 13896 $PACKER_VCC_NET
.sym 13897 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 13904 $nextpnr_ICESTORM_LC_45$I3
.sym 13909 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 13916 fft_block.fill_regs_SB_DFFE_Q_D
.sym 13921 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 13933 fft_block.stage[0]
.sym 13935 fft_block.sel_in_SB_DFFE_Q_E
.sym 13936 CLK$SB_IO_IN_$glb_clk
.sym 13937 fft_block.stage_SB_DFFESR_Q_R
.sym 13940 fft_block.counter_N[2]
.sym 13941 fft_block.counter_N[1]
.sym 13942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13943 fft_block.counter_N[0]
.sym 13945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 13958 fft_block.stage[1]
.sym 13963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 13965 fft_block.reg_stage.w_cps_reg[20]
.sym 13968 fft_block.sel_in_SB_DFFE_Q_E
.sym 13969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 13972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 13973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 13981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 13982 fft_block.stage[1]
.sym 13983 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 13984 insert_data
.sym 13985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 13987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13990 fft_block.state_SB_DFFESR_Q_R[0]
.sym 13992 fft_block.stage[0]
.sym 13993 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 13996 addr_count_SB_DFFESR_Q_R[2]
.sym 13997 fft_block.counter_N[2]
.sym 13998 fft_block.counter_N[1]
.sym 13999 fft_block.state_SB_DFFESR_Q_R[1]
.sym 14000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 14001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 14003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 14004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 14007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 14008 fft_block.counter_N[0]
.sym 14010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 14012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 14014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 14015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 14021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 14024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 14025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 14031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 14032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 14037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 14038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 14042 insert_data
.sym 14043 fft_block.state_SB_DFFESR_Q_R[0]
.sym 14045 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 14048 fft_block.counter_N[0]
.sym 14049 fft_block.counter_N[1]
.sym 14050 fft_block.counter_N[2]
.sym 14051 addr_count_SB_DFFESR_Q_R[2]
.sym 14054 fft_block.stage[1]
.sym 14055 fft_block.state_SB_DFFESR_Q_R[1]
.sym 14056 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 14057 fft_block.stage[0]
.sym 14058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 14059 CLK$SB_IO_IN_$glb_clk
.sym 14060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 14061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 14062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 14063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 14065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 14066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 14067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[3]
.sym 14069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 14076 fft_block.counter_N[1]
.sym 14081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 14084 fft_block.counter_N[2]
.sym 14085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 14091 fft_block.stage[0]
.sym 14096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 14103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 14108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2_SB_LUT4_O_I3[2]
.sym 14115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 14130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 14134 $nextpnr_ICESTORM_LC_42$O
.sym 14137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 14156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 14160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 14162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 14166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 14174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 14177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2_SB_LUT4_O_I3[2]
.sym 14181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 14182 CLK$SB_IO_IN_$glb_clk
.sym 14183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14185 fft_block.reg_stage.w_cps_reg[20]
.sym 14186 fft_block.reg_stage.c_data.cosinus[2][1]
.sym 14188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 14189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 14190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 14191 fft_block.reg_stage.w_cps_reg[18]
.sym 14210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 14213 fft_block.reg_stage.w_c_in[1]
.sym 14215 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 14226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 14230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 14234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 14237 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 14238 fft_block.reg_stage.c_data.cosinus[3][1]
.sym 14239 fft_block.reg_stage.w_cps_reg[27]
.sym 14240 fft_block.reg_stage.w_cps_reg[29]
.sym 14245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 14246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 14247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 14250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 14252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 14254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 14256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 14258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 14259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 14264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 14266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 14267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 14270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 14271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 14272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 14273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 14278 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 14284 fft_block.reg_stage.w_cps_reg[29]
.sym 14288 fft_block.reg_stage.w_cps_reg[27]
.sym 14294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 14295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 14297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 14301 fft_block.reg_stage.c_data.cosinus[3][1]
.sym 14304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 14305 CLK$SB_IO_IN_$glb_clk
.sym 14307 fft_block.reg_stage.w_c_in[0]
.sym 14308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 14312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 14314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 14323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 14325 fft_block.start_calc
.sym 14327 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 14328 fft_block.reg_stage.w_cps_reg[20]
.sym 14331 fft_block.reg_stage.c_data.cosinus[2][1]
.sym 14333 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 14335 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 14337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 14340 fft_block.start_calc
.sym 14348 fft_block.reg_stage.w_c_in[2]
.sym 14352 fft_block.state_SB_DFFESR_Q_R[1]
.sym 14356 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 14360 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 14362 fft_block.stage[1]
.sym 14364 fft_block.reg_stage.w_c_in[0]
.sym 14366 fft_block.stage[0]
.sym 14372 fft_block.reg_stage.w_c_in[1]
.sym 14374 fft_block.reg_stage.w_c_in[3]
.sym 14375 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 14377 fft_block.reg_stage.w_cps_in[7]
.sym 14383 fft_block.reg_stage.w_cps_in[7]
.sym 14387 fft_block.stage[1]
.sym 14388 fft_block.state_SB_DFFESR_Q_R[1]
.sym 14389 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 14390 fft_block.stage[0]
.sym 14394 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 14396 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 14400 fft_block.reg_stage.w_cps_in[7]
.sym 14406 fft_block.reg_stage.w_c_in[3]
.sym 14411 fft_block.reg_stage.w_c_in[1]
.sym 14417 fft_block.reg_stage.w_c_in[0]
.sym 14424 fft_block.reg_stage.w_c_in[2]
.sym 14427 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 14428 CLK$SB_IO_IN_$glb_clk
.sym 14430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 14432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 14433 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 14434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 14435 fft_block.reg_stage.w_cps_in[7]
.sym 14447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 14449 fft_block.reg_stage.w_c_in[0]
.sym 14453 fft_block.reg_stage.w_cps_in[8]
.sym 14455 fft_block.reg_stage.w_c_in[7]
.sym 14458 fft_block.reg_stage.w_cps_reg[20]
.sym 14459 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 14460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 14463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 14464 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 14465 fft_block.reg_stage.w_cps_reg[29]
.sym 14473 fft_block.fill_regs_SB_DFFE_Q_E
.sym 14474 fft_block.fill_regs_SB_DFFE_Q_D
.sym 14524 fft_block.fill_regs_SB_DFFE_Q_D
.sym 14550 fft_block.fill_regs_SB_DFFE_Q_E
.sym 14551 CLK$SB_IO_IN_$glb_clk
.sym 14553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 14554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_2_O[1]
.sym 14555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 14556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 14557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 14558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 14560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 14573 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 14574 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 14578 fft_block.reg_stage.w_cps_in[8]
.sym 14579 fft_block.stage[0]
.sym 14584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 14587 fft_block.reg_stage.w_c_in[3]
.sym 14588 fft_block.reg_stage.c_map.stage_data[0]
.sym 14601 fft_block.reg_stage.w_we_c_map
.sym 14603 fft_block.reg_stage.w_c_in[3]
.sym 14605 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 14610 fft_block.reg_stage.w_c_map_addr[1]
.sym 14611 fft_block.reg_stage.w_cps_in[8]
.sym 14615 fft_block.reg_stage.w_c_in[7]
.sym 14616 fft_block.reg_stage.w_c_map_addr[0]
.sym 14627 fft_block.reg_stage.w_c_map_addr[0]
.sym 14628 fft_block.reg_stage.w_we_c_map
.sym 14629 fft_block.reg_stage.w_c_map_addr[1]
.sym 14633 fft_block.reg_stage.w_cps_in[8]
.sym 14639 fft_block.reg_stage.w_c_map_addr[0]
.sym 14640 fft_block.reg_stage.w_we_c_map
.sym 14641 fft_block.reg_stage.w_c_map_addr[1]
.sym 14651 fft_block.reg_stage.w_c_in[3]
.sym 14663 fft_block.reg_stage.w_c_map_addr[1]
.sym 14664 fft_block.reg_stage.w_we_c_map
.sym 14665 fft_block.reg_stage.w_c_map_addr[0]
.sym 14669 fft_block.reg_stage.w_c_in[7]
.sym 14673 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 14674 CLK$SB_IO_IN_$glb_clk
.sym 14680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 14692 fft_block.reg_stage.w_c_in[3]
.sym 14694 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 14696 fft_block.reg_stage.w_cps_in[8]
.sym 14702 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 14720 fft_block.stage[1]
.sym 14723 fft_block.fill_regs
.sym 14724 fft_block.reg_stage.c_map.state[0]
.sym 14728 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 14729 fft_block.reg_stage.w_c_map_addr[1]
.sym 14732 fft_block.reg_stage.w_c_map_addr[0]
.sym 14740 fft_block.reg_stage.w_we_c_map
.sym 14768 fft_block.reg_stage.c_map.state[0]
.sym 14775 fft_block.stage[1]
.sym 14777 fft_block.reg_stage.c_map.state[0]
.sym 14780 fft_block.reg_stage.w_we_c_map
.sym 14782 fft_block.reg_stage.w_c_map_addr[1]
.sym 14783 fft_block.reg_stage.w_c_map_addr[0]
.sym 14793 fft_block.fill_regs
.sym 14796 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 14797 CLK$SB_IO_IN_$glb_clk
.sym 14804 fft_block.reg_stage.c_map.stage_data[0]
.sym 14811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 14816 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 14822 fft_block.reg_stage.w_cps_reg[27]
.sym 14842 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 14844 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 14845 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 14851 fft_block.stage[0]
.sym 14855 fft_block.reg_stage.w_c_map_addr[0]
.sym 14868 fft_block.reg_stage.w_c_map_addr[1]
.sym 14869 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 14892 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 14894 fft_block.stage[0]
.sym 14897 fft_block.reg_stage.w_c_map_addr[0]
.sym 14898 fft_block.reg_stage.w_c_map_addr[1]
.sym 14904 fft_block.reg_stage.w_c_map_addr[0]
.sym 14917 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 14919 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 14920 CLK$SB_IO_IN_$glb_clk
.sym 14921 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 14934 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 14942 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 16387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16399 fft_block.reg_stage.w_index_out[1]
.sym 16404 fft_block.reg_stage.w_input_regs[69]
.sym 16558 fft_block.reg_stage.w_input_regs[50]
.sym 16559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16560 fft_block.reg_stage.w_input_regs[67]
.sym 16562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 16565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 16567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 16568 fft_block.w_fft_in[1]
.sym 16569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16582 fft_block.reg_stage.w_input_regs[68]
.sym 16594 fft_block.reg_stage.w_input_regs[66]
.sym 16633 fft_block.reg_stage.w_input_regs[66]
.sym 16637 fft_block.reg_stage.w_input_regs[68]
.sym 16664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 16665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 16666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 16689 fft_block.w_fft_in[4]
.sym 16690 fft_block.w_fft_in[13]
.sym 16692 fft_block.reg_stage.w_input_regs[65]
.sym 16697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16704 fft_block.w_fft_in[2]
.sym 16708 fft_block.reg_stage.w_input_regs[70]
.sym 16712 fft_block.reg_stage.w_input_regs[1]
.sym 16715 fft_block.w_fft_in[4]
.sym 16717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16722 fft_block.reg_stage.w_input_regs[69]
.sym 16726 fft_block.reg_stage.w_input_regs[67]
.sym 16728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 16730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 16733 fft_block.w_fft_in[1]
.sym 16739 fft_block.reg_stage.w_input_regs[69]
.sym 16742 fft_block.reg_stage.w_input_regs[70]
.sym 16751 fft_block.w_fft_in[4]
.sym 16754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 16757 fft_block.reg_stage.w_input_regs[1]
.sym 16760 fft_block.reg_stage.w_input_regs[1]
.sym 16761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 16768 fft_block.reg_stage.w_input_regs[67]
.sym 16773 fft_block.w_fft_in[2]
.sym 16778 fft_block.w_fft_in[1]
.sym 16782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 16783 CLK$SB_IO_IN_$glb_clk
.sym 16785 fft_block.reg_stage.w_input_regs[50]
.sym 16786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16787 fft_block.reg_stage.w_input_regs[49]
.sym 16788 fft_block.reg_stage.w_input_regs[48]
.sym 16789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 16790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 16791 fft_block.reg_stage.w_input_regs[52]
.sym 16792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 16793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 16796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 16798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 16809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 16810 fft_block.reg_stage.w_input_regs[68]
.sym 16811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 16812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 16813 fft_block.w_fft_in[12]
.sym 16817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 16818 fft_block.reg_stage.w_input_regs[66]
.sym 16820 fft_block.reg_stage.w_input_regs[77]
.sym 16826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16829 fft_block.reg_stage.w_input_regs[0]
.sym 16830 fft_block.reg_stage.w_input_regs[67]
.sym 16833 fft_block.reg_stage.w_input_regs[65]
.sym 16834 fft_block.w_fft_in[4]
.sym 16836 fft_block.reg_stage.w_input_regs[64]
.sym 16838 fft_block.reg_stage.w_input_regs[3]
.sym 16840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16845 fft_block.w_fft_in[1]
.sym 16847 fft_block.w_fft_in[2]
.sym 16848 fft_block.w_fft_in[3]
.sym 16849 fft_block.w_fft_in[0]
.sym 16851 fft_block.reg_stage.w_input_regs[1]
.sym 16859 fft_block.reg_stage.w_input_regs[1]
.sym 16860 fft_block.reg_stage.w_input_regs[65]
.sym 16862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 16867 fft_block.w_fft_in[1]
.sym 16871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16872 fft_block.reg_stage.w_input_regs[3]
.sym 16873 fft_block.reg_stage.w_input_regs[67]
.sym 16879 fft_block.w_fft_in[0]
.sym 16883 fft_block.w_fft_in[3]
.sym 16889 fft_block.w_fft_in[2]
.sym 16896 fft_block.reg_stage.w_input_regs[64]
.sym 16898 fft_block.reg_stage.w_input_regs[0]
.sym 16903 fft_block.w_fft_in[4]
.sym 16905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16906 CLK$SB_IO_IN_$glb_clk
.sym 16908 w_fft_out[3]
.sym 16909 w_fft_out[51]
.sym 16910 w_fft_out[2]
.sym 16911 w_fft_out[48]
.sym 16912 w_fft_out[1]
.sym 16913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16914 w_fft_out[0]
.sym 16915 w_fft_out[12]
.sym 16916 fft_block.reg_stage.w_input_regs[69]
.sym 16920 fft_block.reg_stage.w_input_regs[70]
.sym 16921 fft_block.reg_stage.w_input_regs[52]
.sym 16922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 16926 fft_block.reg_stage.w_input_regs[67]
.sym 16927 fft_block.reg_stage.w_input_regs[50]
.sym 16932 fft_block.w_fft_in[10]
.sym 16933 fft_block.w_fft_in[2]
.sym 16935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 16936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 16938 fft_block.reg_stage.w_input_regs[13]
.sym 16939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16940 fft_block.w_fft_in[14]
.sym 16942 fft_block.w_fft_in[13]
.sym 16943 fft_block.w_fft_in[8]
.sym 16949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16951 fft_block.w_fft_in[12]
.sym 16953 fft_block.reg_stage.w_input_regs[66]
.sym 16954 fft_block.reg_stage.w_input_regs[2]
.sym 16959 fft_block.reg_stage.w_input_regs[8]
.sym 16960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 16961 fft_block.reg_stage.w_input_regs[12]
.sym 16962 fft_block.w_fft_in[13]
.sym 16964 fft_block.reg_stage.w_input_regs[9]
.sym 16966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 16969 fft_block.w_fft_in[8]
.sym 16971 fft_block.reg_stage.w_input_regs[76]
.sym 16973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16974 fft_block.reg_stage.w_input_regs[72]
.sym 16979 fft_block.reg_stage.w_input_regs[76]
.sym 16982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 16984 fft_block.reg_stage.w_input_regs[66]
.sym 16985 fft_block.reg_stage.w_input_regs[2]
.sym 16989 fft_block.w_fft_in[8]
.sym 16996 fft_block.reg_stage.w_input_regs[72]
.sym 17001 fft_block.w_fft_in[13]
.sym 17007 fft_block.reg_stage.w_input_regs[12]
.sym 17008 fft_block.reg_stage.w_input_regs[76]
.sym 17009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17012 fft_block.reg_stage.w_input_regs[76]
.sym 17018 fft_block.w_fft_in[12]
.sym 17024 fft_block.reg_stage.w_input_regs[8]
.sym 17025 fft_block.reg_stage.w_input_regs[9]
.sym 17026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 17027 fft_block.reg_stage.w_input_regs[72]
.sym 17028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17029 CLK$SB_IO_IN_$glb_clk
.sym 17031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 17032 fft_block.reg_stage.w_input_regs[56]
.sym 17033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 17035 fft_block.reg_stage.w_input_regs[57]
.sym 17036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 17038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 17040 fft_block.counter_N[1]
.sym 17041 fft_block.counter_N[1]
.sym 17043 fft_block.w_fft_in[4]
.sym 17045 fft_block.w_fft_in[12]
.sym 17046 w_fft_out[48]
.sym 17047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17048 w_fft_out[12]
.sym 17050 w_fft_out[3]
.sym 17052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17055 fft_block.reg_stage.w_input_regs[73]
.sym 17056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 17057 fft_block.reg_stage.w_input_regs[11]
.sym 17058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17059 fft_block.reg_stage.w_index_out[0]
.sym 17060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17062 fft_block.reg_stage.w_index_out[2]
.sym 17063 fft_block.reg_stage.w_index_out[1]
.sym 17064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 17065 fft_block.reg_stage.w_index_out[2]
.sym 17066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17073 fft_block.w_fft_in[8]
.sym 17074 fft_block.reg_stage.w_input_regs[10]
.sym 17081 fft_block.reg_stage.w_input_regs[73]
.sym 17082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 17083 fft_block.reg_stage.w_input_regs[77]
.sym 17085 fft_block.w_fft_in[12]
.sym 17087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 17088 fft_block.w_fft_in[11]
.sym 17090 fft_block.w_fft_in[9]
.sym 17099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17105 fft_block.reg_stage.w_input_regs[77]
.sym 17112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 17113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 17114 fft_block.reg_stage.w_input_regs[10]
.sym 17118 fft_block.w_fft_in[8]
.sym 17126 fft_block.reg_stage.w_input_regs[73]
.sym 17131 fft_block.w_fft_in[12]
.sym 17138 fft_block.w_fft_in[11]
.sym 17141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 17142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 17143 fft_block.reg_stage.w_input_regs[10]
.sym 17150 fft_block.w_fft_in[9]
.sym 17151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17152 CLK$SB_IO_IN_$glb_clk
.sym 17155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 17158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17160 fft_block.reg_stage.w_input_regs[123]
.sym 17161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17167 fft_block.w_fft_in[3]
.sym 17169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 17174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 17175 fft_block.reg_stage.w_input_regs[56]
.sym 17178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 17185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 17189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17195 fft_block.reg_stage.w_input_regs[78]
.sym 17197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17204 fft_block.w_fft_in[10]
.sym 17206 fft_block.reg_stage.w_input_regs[75]
.sym 17208 fft_block.reg_stage.w_input_regs[11]
.sym 17212 fft_block.w_fft_in[14]
.sym 17214 fft_block.w_fft_in[13]
.sym 17219 fft_block.reg_stage.w_index_out[0]
.sym 17222 fft_block.reg_stage.w_index_out[1]
.sym 17225 fft_block.reg_stage.w_index_out[2]
.sym 17229 fft_block.reg_stage.w_index_out[0]
.sym 17230 fft_block.reg_stage.w_index_out[1]
.sym 17231 fft_block.reg_stage.w_index_out[2]
.sym 17235 fft_block.reg_stage.w_input_regs[78]
.sym 17242 fft_block.w_fft_in[10]
.sym 17246 fft_block.w_fft_in[13]
.sym 17252 fft_block.reg_stage.w_input_regs[75]
.sym 17253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17254 fft_block.reg_stage.w_input_regs[11]
.sym 17260 fft_block.w_fft_in[14]
.sym 17274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17275 CLK$SB_IO_IN_$glb_clk
.sym 17277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 17280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 17281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 17282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 17283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17285 fft_block.reg_stage.w_input_regs[78]
.sym 17291 fft_block.reg_stage.w_input_regs[14]
.sym 17292 fft_block.w_fft_in[8]
.sym 17293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17300 w_fft_out[11]
.sym 17301 fft_block.counter_N[2]
.sym 17303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 17305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 17309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 17318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 17322 fft_block.reg_stage.w_input_regs[8]
.sym 17325 fft_block.reg_stage.w_input_regs[72]
.sym 17326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17327 fft_block.reg_stage.w_input_regs[73]
.sym 17328 fft_block.reg_stage.w_input_regs[10]
.sym 17329 fft_block.reg_stage.w_input_regs[11]
.sym 17332 fft_block.reg_stage.w_input_regs[9]
.sym 17337 fft_block.reg_stage.w_input_regs[75]
.sym 17338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 17341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17349 fft_block.reg_stage.w_input_regs[74]
.sym 17351 fft_block.reg_stage.w_input_regs[8]
.sym 17352 fft_block.reg_stage.w_input_regs[72]
.sym 17353 fft_block.reg_stage.w_input_regs[73]
.sym 17354 fft_block.reg_stage.w_input_regs[9]
.sym 17357 fft_block.reg_stage.w_input_regs[10]
.sym 17358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17360 fft_block.reg_stage.w_input_regs[74]
.sym 17369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 17372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 17381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17382 fft_block.reg_stage.w_input_regs[11]
.sym 17383 fft_block.reg_stage.w_input_regs[75]
.sym 17387 fft_block.reg_stage.w_input_regs[8]
.sym 17388 fft_block.reg_stage.w_input_regs[72]
.sym 17389 fft_block.reg_stage.w_input_regs[73]
.sym 17390 fft_block.reg_stage.w_input_regs[9]
.sym 17394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17395 fft_block.reg_stage.w_input_regs[10]
.sym 17396 fft_block.reg_stage.w_input_regs[74]
.sym 17397 fft_block.start_calc_$glb_ce
.sym 17398 CLK$SB_IO_IN_$glb_clk
.sym 17400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 17401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 17402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 17405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 17414 w_fft_out[10]
.sym 17416 w_fft_out[9]
.sym 17417 fft_block.w_fft_in[11]
.sym 17423 w_fft_out[15]
.sym 17425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17429 fft_block.counter_N[2]
.sym 17430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 17432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 17434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 17435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 17444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 17447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 17453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 17456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 17459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17462 fft_block.start_calc
.sym 17466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 17467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 17474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 17475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 17477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 17483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 17492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 17493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 17495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 17499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 17510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 17513 fft_block.start_calc
.sym 17516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 17520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17521 CLK$SB_IO_IN_$glb_clk
.sym 17523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 17524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 17525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 17526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 17528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 17529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 17530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 17536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 17543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 17544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 17545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17547 fft_block.reg_stage.w_index_out[1]
.sym 17549 fft_block.reg_stage.w_index_out[2]
.sym 17551 fft_block.reg_stage.w_index_out[0]
.sym 17552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 17553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 17556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 17558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 17564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 17566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 17567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 17571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 17573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 17576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 17577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 17578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 17581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 17584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 17585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 17591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 17597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 17598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 17600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 17605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 17609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 17615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 17616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 17617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 17618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 17621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 17623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 17624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 17634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 17640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 17641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 17642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17644 CLK$SB_IO_IN_$glb_clk
.sym 17645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 17646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 17648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 17651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 17658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 17660 fft_block.counter_N[0]
.sym 17662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 17665 $PACKER_VCC_NET
.sym 17666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 17667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17669 fft_block.counter_N[2]
.sym 17670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 17671 fft_block.sel_in
.sym 17673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 17675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 17691 addr_count_SB_DFFESR_Q_R[2]
.sym 17695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 17697 addr_count[2]
.sym 17698 addr_count[0]
.sym 17699 fft_block.start_calc
.sym 17705 insert_data
.sym 17709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 17710 addr_count[1]
.sym 17719 $nextpnr_ICESTORM_LC_0$O
.sym 17722 addr_count[0]
.sym 17725 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17728 addr_count[1]
.sym 17733 addr_count[2]
.sym 17735 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17739 addr_count[0]
.sym 17750 fft_block.start_calc
.sym 17751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 17752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 17757 addr_count[1]
.sym 17758 addr_count[0]
.sym 17759 addr_count[2]
.sym 17762 addr_count[1]
.sym 17765 addr_count[0]
.sym 17766 insert_data
.sym 17767 CLK$SB_IO_IN_$glb_clk
.sym 17768 addr_count_SB_DFFESR_Q_R[2]
.sym 17769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 17770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I3[3]
.sym 17771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 17772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 17774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 17775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 17776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 17778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 17783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17785 fft_block.sel_in
.sym 17786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 17787 addr_count[2]
.sym 17788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 17790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 17791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 17792 w_fft_out[8]
.sym 17793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 17795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 17796 addr_count[0]
.sym 17797 fft_block.counter_N[2]
.sym 17799 fft_block.counter_N[1]
.sym 17800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 17802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 17803 fft_block.counter_N[0]
.sym 17804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 17812 fft_block.sel_in_SB_DFFE_Q_E
.sym 17813 addr_count[0]
.sym 17814 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 17815 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 17816 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 17817 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 17820 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.sym 17821 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 17822 insert_data
.sym 17825 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 17827 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 17828 fft_block.counter_N[0]
.sym 17829 fft_block.stage[1]
.sym 17830 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 17831 fft_block.stage[0]
.sym 17836 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 17837 fft_block.stage[1]
.sym 17838 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 17839 fft_block.stage[0]
.sym 17843 fft_block.stage[0]
.sym 17844 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 17845 fft_block.stage[1]
.sym 17846 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 17849 fft_block.stage[1]
.sym 17850 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 17852 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 17855 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 17856 fft_block.stage[1]
.sym 17857 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 17858 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 17861 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 17863 fft_block.stage[0]
.sym 17864 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 17868 addr_count[0]
.sym 17869 fft_block.counter_N[0]
.sym 17870 insert_data
.sym 17873 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 17874 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 17876 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 17882 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 17887 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.sym 17888 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 17889 fft_block.sel_in_SB_DFFE_Q_E
.sym 17890 CLK$SB_IO_IN_$glb_clk
.sym 17893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 17894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 17895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 17896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 17897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 17898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 17899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 17904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 17909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 17918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 17924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 17925 fft_block.counter_N[2]
.sym 17926 fft_block.start_calc
.sym 17927 fft_block.counter_N[1]
.sym 17936 fft_block.stage[1]
.sym 17941 $PACKER_VCC_NET
.sym 17946 fft_block.stage[0]
.sym 17951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 17953 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 17961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 17984 $PACKER_VCC_NET
.sym 17985 fft_block.stage[0]
.sym 17987 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 17992 fft_block.stage[0]
.sym 17993 fft_block.stage[1]
.sym 17998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18002 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 18012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 18013 CLK$SB_IO_IN_$glb_clk
.sym 18015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 18017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 18035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 18038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 18039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18041 fft_block.counter_N[0]
.sym 18044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 18046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 18050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 18056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 18057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 18060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 18067 fft_block.counter_N_SB_DFFESR_Q_E
.sym 18069 fft_block.counter_N[0]
.sym 18074 fft_block.counter_N[2]
.sym 18076 fft_block.fill_regs_SB_DFFE_Q_D
.sym 18083 fft_block.counter_N[1]
.sym 18086 fft_block.start_calc
.sym 18088 $nextpnr_ICESTORM_LC_8$O
.sym 18091 fft_block.counter_N[0]
.sym 18094 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18096 fft_block.counter_N[1]
.sym 18103 fft_block.counter_N[2]
.sym 18104 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 18108 fft_block.counter_N[1]
.sym 18110 fft_block.counter_N[0]
.sym 18114 fft_block.start_calc
.sym 18116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 18122 fft_block.counter_N[0]
.sym 18132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 18133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 18135 fft_block.counter_N_SB_DFFESR_Q_E
.sym 18136 CLK$SB_IO_IN_$glb_clk
.sym 18137 fft_block.fill_regs_SB_DFFE_Q_D
.sym 18138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 18140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 18141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 18142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 18143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 18144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 18152 fft_block.counter_N[0]
.sym 18155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18156 fft_block.reg_stage.w_c_in[1]
.sym 18158 fft_block.counter_N[1]
.sym 18160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18165 fft_block.counter_N[1]
.sym 18168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 18169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 18182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 18184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 18185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[2]
.sym 18187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 18191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 18192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 18193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[3]
.sym 18194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 18195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 18197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[1]
.sym 18198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 18199 fft_block.reg_stage.w_cms_reg[0]
.sym 18202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 18203 fft_block.reg_stage.w_cms_reg[2]
.sym 18206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 18212 fft_block.reg_stage.w_cms_reg[0]
.sym 18213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 18214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 18218 fft_block.reg_stage.w_cms_reg[2]
.sym 18219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 18221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 18224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 18225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 18226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 18227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 18231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 18232 fft_block.reg_stage.w_cms_reg[2]
.sym 18233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 18236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[1]
.sym 18237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[3]
.sym 18238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[2]
.sym 18242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 18243 fft_block.reg_stage.w_cms_reg[0]
.sym 18245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 18249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 18251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 18258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]_$glb_ce
.sym 18259 CLK$SB_IO_IN_$glb_clk
.sym 18262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 18263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 18264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 18266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 18267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 18268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 18275 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 18283 fft_block.start_calc
.sym 18285 fft_block.reg_stage.w_cms_reg[0]
.sym 18289 fft_block.reg_stage.w_cms_reg[2]
.sym 18290 fft_block.reg_stage.w_c_in[0]
.sym 18291 fft_block.reg_stage.w_cps_reg[18]
.sym 18303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 18310 fft_block.reg_stage.w_c_in[0]
.sym 18313 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 18317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 18318 fft_block.reg_stage.w_c_in[1]
.sym 18321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18322 fft_block.reg_stage.w_c_in[2]
.sym 18327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[2]
.sym 18344 fft_block.reg_stage.w_c_in[2]
.sym 18349 fft_block.reg_stage.w_c_in[1]
.sym 18362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 18371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 18373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[2]
.sym 18379 fft_block.reg_stage.w_c_in[0]
.sym 18381 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 18382 CLK$SB_IO_IN_$glb_clk
.sym 18384 fft_block.reg_stage.w_cms_reg[2]
.sym 18386 fft_block.reg_stage.w_cms_reg[7]
.sym 18387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18388 fft_block.reg_stage.w_c_in[2]
.sym 18389 fft_block.reg_stage.w_cms_in[0]
.sym 18390 fft_block.reg_stage.w_cms_reg[0]
.sym 18391 fft_block.reg_stage.c_data.cosinus[0][3]
.sym 18393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 18397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 18401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 18402 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 18404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 18417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 18427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 18430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 18431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 18435 fft_block.reg_stage.c_map.stage_data[0]
.sym 18437 fft_block.reg_stage.w_cps_in[8]
.sym 18441 fft_block.start_calc
.sym 18448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 18452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18459 fft_block.reg_stage.c_map.stage_data[0]
.sym 18461 fft_block.reg_stage.w_cps_in[8]
.sym 18465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 18466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 18488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 18489 fft_block.start_calc
.sym 18501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 18505 CLK$SB_IO_IN_$glb_clk
.sym 18508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 18511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 18512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 18513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 18514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18521 fft_block.reg_stage.c_map.stage_data[0]
.sym 18522 fft_block.reg_stage.w_c_in[3]
.sym 18523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 18531 fft_block.reg_stage.w_cms_in[7]
.sym 18533 fft_block.reg_stage.w_cps_in[7]
.sym 18534 fft_block.reg_stage.w_c_in[7]
.sym 18540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 18541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 18550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 18552 fft_block.reg_stage.c_data.cosinus[2][1]
.sym 18563 fft_block.reg_stage.w_cps_reg[18]
.sym 18564 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 18566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 18569 fft_block.reg_stage.w_cps_in[8]
.sym 18571 fft_block.reg_stage.c_map.stage_data[0]
.sym 18576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 18579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 18582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 18583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18595 fft_block.reg_stage.c_data.cosinus[2][1]
.sym 18600 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 18605 fft_block.reg_stage.w_cps_reg[18]
.sym 18611 fft_block.reg_stage.c_map.stage_data[0]
.sym 18613 fft_block.reg_stage.w_cps_in[8]
.sym 18627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 18628 CLK$SB_IO_IN_$glb_clk
.sym 18630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 18631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 18632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 18633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 18634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 18635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 18636 fft_block.reg_stage.w_cms_in[7]
.sym 18637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 18644 fft_block.reg_stage.w_cps_in[7]
.sym 18656 fft_block.fft_finish_SB_DFFE_Q_E
.sym 18660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 18664 fft_block.reg_stage.c_map.stage_data[0]
.sym 18665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 18671 fft_block.reg_stage.w_cps_reg[20]
.sym 18672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18678 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 18679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 18680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_2_O[1]
.sym 18681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18683 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 18686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 18689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 18697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 18700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 18704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 18705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 18706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 18713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 18717 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 18722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 18723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 18725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 18729 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 18735 fft_block.reg_stage.w_cps_reg[20]
.sym 18746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 18747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_2_O[1]
.sym 18748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 18749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 18750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 18751 CLK$SB_IO_IN_$glb_clk
.sym 18754 fft_block.reg_stage.w_c_in[7]
.sym 18757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 18766 fft_block.reg_stage.w_cms_in[7]
.sym 18767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 18768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 18772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 18774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 18800 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 18805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 18853 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 18873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 18874 CLK$SB_IO_IN_$glb_clk
.sym 18880 PIN_21$SB_IO_OUT
.sym 18890 fft_block.reg_stage.w_cps_reg[29]
.sym 18891 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 18897 fft_block.reg_stage.w_c_in[7]
.sym 18904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 18922 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 18928 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 18930 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 18982 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 18996 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 18997 CLK$SB_IO_IN_$glb_clk
.sym 18998 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 20422 CLK$SB_IO_IN
.sym 20471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 20486 fft_block.reg_stage.w_input_regs[50]
.sym 20586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 20591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 20630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 20640 fft_block.w_fft_in[0]
.sym 20739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 20740 fft_block.reg_stage.w_input_regs[112]
.sym 20741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 20742 fft_block.reg_stage.w_input_regs[113]
.sym 20743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 20745 fft_block.reg_stage.w_input_regs[116]
.sym 20746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 20755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 20759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 20763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 20765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 20768 fft_block.reg_stage.w_input_regs[116]
.sym 20770 fft_block.reg_stage.w_input_regs[67]
.sym 20780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 20782 fft_block.reg_stage.w_input_regs[68]
.sym 20783 fft_block.reg_stage.w_input_regs[48]
.sym 20790 fft_block.reg_stage.w_input_regs[49]
.sym 20791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 20792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 20793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 20795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 20800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 20803 fft_block.reg_stage.w_input_regs[4]
.sym 20805 fft_block.reg_stage.w_input_regs[112]
.sym 20806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 20807 fft_block.reg_stage.w_input_regs[113]
.sym 20811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 20827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 20831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 20832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 20838 fft_block.reg_stage.w_input_regs[48]
.sym 20839 fft_block.reg_stage.w_input_regs[112]
.sym 20850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 20851 fft_block.reg_stage.w_input_regs[113]
.sym 20852 fft_block.reg_stage.w_input_regs[49]
.sym 20855 fft_block.reg_stage.w_input_regs[4]
.sym 20856 fft_block.reg_stage.w_input_regs[68]
.sym 20858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 20860 CLK$SB_IO_IN_$glb_clk
.sym 20861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 20863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 20864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 20865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 20866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 20867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 20868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 20869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 20870 fft_block.reg_stage.w_input_regs[114]
.sym 20880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 20882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 20886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 20887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 20888 fft_block.reg_stage.w_input_regs[113]
.sym 20890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 20891 w_fft_out[3]
.sym 20892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 20893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 20894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 20895 fft_block.w_fft_in[9]
.sym 20896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 20897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 20907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 20909 fft_block.w_fft_in[1]
.sym 20911 fft_block.reg_stage.w_input_regs[50]
.sym 20912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20913 fft_block.reg_stage.w_input_regs[49]
.sym 20914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 20915 fft_block.w_fft_in[0]
.sym 20918 fft_block.w_fft_in[4]
.sym 20924 fft_block.w_fft_in[2]
.sym 20928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 20929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 20937 fft_block.w_fft_in[2]
.sym 20943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 20944 fft_block.reg_stage.w_input_regs[49]
.sym 20945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 20948 fft_block.w_fft_in[1]
.sym 20956 fft_block.w_fft_in[0]
.sym 20961 fft_block.reg_stage.w_input_regs[50]
.sym 20962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 20966 fft_block.reg_stage.w_input_regs[49]
.sym 20967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 20969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 20972 fft_block.w_fft_in[4]
.sym 20978 fft_block.reg_stage.w_input_regs[50]
.sym 20980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 20981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 20983 CLK$SB_IO_IN_$glb_clk
.sym 20985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 20989 fft_block.reg_stage.w_input_regs[120]
.sym 20990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 20991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 20992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 20997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 20998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 20999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 21001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 21003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21005 fft_block.w_fft_in[1]
.sym 21007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 21008 fft_block.reg_stage.w_input_regs[67]
.sym 21010 fft_block.reg_stage.w_input_regs[127]
.sym 21011 fft_block.reg_stage.w_input_regs[55]
.sym 21012 fft_block.w_fft_in[1]
.sym 21013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 21018 fft_block.reg_stage.w_input_regs[52]
.sym 21019 w_fft_out[51]
.sym 21026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21029 fft_block.reg_stage.w_input_regs[77]
.sym 21030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21031 fft_block.reg_stage.w_input_regs[66]
.sym 21032 fft_block.reg_stage.w_input_regs[52]
.sym 21033 fft_block.reg_stage.w_input_regs[65]
.sym 21034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21036 fft_block.reg_stage.w_input_regs[49]
.sym 21038 fft_block.reg_stage.w_input_regs[116]
.sym 21039 fft_block.reg_stage.w_input_regs[68]
.sym 21040 fft_block.reg_stage.w_input_regs[67]
.sym 21042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21046 fft_block.reg_stage.w_index_out[1]
.sym 21047 fft_block.reg_stage.w_input_regs[2]
.sym 21048 fft_block.reg_stage.w_input_regs[113]
.sym 21049 fft_block.reg_stage.w_input_regs[4]
.sym 21050 fft_block.reg_stage.w_index_out[0]
.sym 21051 fft_block.reg_stage.w_input_regs[1]
.sym 21053 fft_block.reg_stage.w_index_out[2]
.sym 21054 fft_block.reg_stage.w_input_regs[3]
.sym 21056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21057 fft_block.reg_stage.w_input_regs[13]
.sym 21059 fft_block.reg_stage.w_input_regs[68]
.sym 21060 fft_block.reg_stage.w_input_regs[4]
.sym 21061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21067 fft_block.reg_stage.w_input_regs[116]
.sym 21068 fft_block.reg_stage.w_input_regs[52]
.sym 21072 fft_block.reg_stage.w_input_regs[3]
.sym 21073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21074 fft_block.reg_stage.w_input_regs[67]
.sym 21078 fft_block.reg_stage.w_input_regs[113]
.sym 21079 fft_block.reg_stage.w_input_regs[49]
.sym 21080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21084 fft_block.reg_stage.w_input_regs[66]
.sym 21086 fft_block.reg_stage.w_input_regs[2]
.sym 21090 fft_block.reg_stage.w_index_out[1]
.sym 21091 fft_block.reg_stage.w_index_out[0]
.sym 21092 fft_block.reg_stage.w_index_out[2]
.sym 21095 fft_block.reg_stage.w_input_regs[1]
.sym 21096 fft_block.reg_stage.w_input_regs[65]
.sym 21098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21103 fft_block.reg_stage.w_input_regs[77]
.sym 21104 fft_block.reg_stage.w_input_regs[13]
.sym 21105 fft_block.start_calc_$glb_ce
.sym 21106 CLK$SB_IO_IN_$glb_clk
.sym 21109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 21110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 21111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 21112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 21113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 21114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 21115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 21120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 21122 fft_block.reg_stage.w_input_regs[54]
.sym 21123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 21124 fft_block.reg_stage.w_input_regs[7]
.sym 21125 fft_block.w_fft_in[8]
.sym 21126 w_fft_out[2]
.sym 21127 fft_block.w_fft_in[13]
.sym 21131 fft_block.w_fft_in[4]
.sym 21132 fft_block.w_fft_in[0]
.sym 21133 fft_block.reg_stage.w_input_regs[123]
.sym 21135 w_fft_out[48]
.sym 21137 w_fft_out[1]
.sym 21138 fft_block.w_fft_in[11]
.sym 21140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 21141 w_fft_out[0]
.sym 21142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 21143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 21153 fft_block.reg_stage.w_input_regs[120]
.sym 21157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 21159 fft_block.reg_stage.w_input_regs[77]
.sym 21160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 21161 fft_block.reg_stage.w_input_regs[57]
.sym 21162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 21164 fft_block.w_fft_in[8]
.sym 21165 fft_block.w_fft_in[9]
.sym 21166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 21168 fft_block.reg_stage.w_input_regs[13]
.sym 21169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21171 fft_block.reg_stage.w_input_regs[55]
.sym 21174 fft_block.reg_stage.w_input_regs[56]
.sym 21176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21178 fft_block.reg_stage.w_input_regs[52]
.sym 21182 fft_block.reg_stage.w_input_regs[52]
.sym 21183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 21189 fft_block.w_fft_in[8]
.sym 21194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 21196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 21200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 21201 fft_block.reg_stage.w_input_regs[120]
.sym 21202 fft_block.reg_stage.w_input_regs[57]
.sym 21203 fft_block.reg_stage.w_input_regs[56]
.sym 21208 fft_block.w_fft_in[9]
.sym 21212 fft_block.reg_stage.w_input_regs[13]
.sym 21214 fft_block.reg_stage.w_input_regs[77]
.sym 21215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21218 fft_block.reg_stage.w_input_regs[55]
.sym 21220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 21224 fft_block.reg_stage.w_input_regs[57]
.sym 21225 fft_block.reg_stage.w_input_regs[120]
.sym 21226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 21227 fft_block.reg_stage.w_input_regs[56]
.sym 21228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21229 CLK$SB_IO_IN_$glb_clk
.sym 21231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 21237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 21238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 21244 fft_block.counter_N[2]
.sym 21247 fft_block.reg_stage.w_input_regs[53]
.sym 21248 fft_block.reg_stage.w_input_regs[15]
.sym 21250 fft_block.w_fft_in[12]
.sym 21253 fft_block.reg_stage.w_input_regs[57]
.sym 21257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 21265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 21266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 21276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 21281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 21286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 21289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 21290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 21298 fft_block.w_fft_in[11]
.sym 21299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[3]
.sym 21312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 21313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 21314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 21317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 21318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 21323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 21324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[3]
.sym 21329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 21332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 21336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[3]
.sym 21337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 21342 fft_block.w_fft_in[11]
.sym 21347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 21351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21352 CLK$SB_IO_IN_$glb_clk
.sym 21355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 21356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 21357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[3]
.sym 21358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 21359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[5]
.sym 21360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[6]
.sym 21361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[7]
.sym 21367 fft_block.w_fft_in[10]
.sym 21370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 21372 fft_block.w_fft_in[14]
.sym 21373 fft_block.w_fft_in[8]
.sym 21374 fft_block.w_fft_in[13]
.sym 21375 fft_block.w_fft_in[2]
.sym 21376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21377 fft_block.counter_N[2]
.sym 21378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 21398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 21400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 21401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 21404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21405 fft_block.reg_stage.w_input_regs[63]
.sym 21406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 21411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 21413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 21414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 21415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 21421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 21422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 21425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 21428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21429 fft_block.reg_stage.w_input_regs[63]
.sym 21431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 21440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 21443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 21446 fft_block.reg_stage.w_input_regs[63]
.sym 21447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 21448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 21452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 21453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 21454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 21455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 21458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 21459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 21461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 21466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 21467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 21470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 21472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 21473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 21474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21475 CLK$SB_IO_IN_$glb_clk
.sym 21476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 21478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 21479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 21480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 21481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21490 fft_block.reg_stage.w_index_out[1]
.sym 21491 fft_block.reg_stage.w_input_regs[63]
.sym 21493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21494 fft_block.reg_stage.w_index_out[2]
.sym 21496 fft_block.reg_stage.w_index_out[0]
.sym 21497 fft_block.reg_stage.w_index_out[1]
.sym 21499 fft_block.reg_stage.w_input_regs[73]
.sym 21509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 21511 fft_block.w_fft_in[1]
.sym 21520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 21521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 21523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[5]
.sym 21527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 21528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 21529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 21533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 21537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 21539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 21542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 21545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 21560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 21564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[5]
.sym 21566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 21569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 21571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[5]
.sym 21572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 21581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 21582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 21587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 21590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 21596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 21597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21598 CLK$SB_IO_IN_$glb_clk
.sym 21600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 21601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_3_O[1]
.sym 21602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 21604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 21605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 21606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[1]
.sym 21608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 21617 fft_block.reg_stage.w_input_regs[54]
.sym 21619 fft_block.sel_in
.sym 21625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 21630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 21641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 21642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 21644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 21645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 21649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 21650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 21651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 21653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 21654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 21655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 21656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 21658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 21659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 21662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 21666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 21677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 21683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 21686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 21687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 21688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 21689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 21693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 21695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 21698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 21699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 21700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 21701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 21704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 21705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 21706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 21707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 21713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 21716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 21720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21721 CLK$SB_IO_IN_$glb_clk
.sym 21724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 21725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 21726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 21727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 21728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 21729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 21730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 21734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21735 fft_block.counter_N[1]
.sym 21736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 21737 fft_block.counter_N[2]
.sym 21738 fft_block.counter_N[0]
.sym 21740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[1]
.sym 21741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 21742 fft_block.counter_N[2]
.sym 21743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[0]
.sym 21744 addr_count[0]
.sym 21746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 21748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 21749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 21750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 21754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 21756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 21757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 21764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 21765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 21768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 21769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 21770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 21772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 21774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 21776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 21778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 21779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 21782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 21786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 21792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 21798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 21799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 21803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 21805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 21810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 21830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 21833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 21835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 21839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 21840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 21841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 21842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 21843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 21844 CLK$SB_IO_IN_$glb_clk
.sym 21846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 21848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 21849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 21850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 21851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 21852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 21853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 21855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 21856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 21858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21859 fft_block.counter_N[2]
.sym 21860 fft_block.counter_N[1]
.sym 21861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 21862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 21863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 21865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 21866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 21870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 21877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 21890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 21891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 21894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 21896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 21898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 21899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 21902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 21904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I3[3]
.sym 21905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 21906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 21907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 21913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 21914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 21920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 21921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 21922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 21923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I3[3]
.sym 21926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 21927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 21928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 21929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 21934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 21940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 21953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 21956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 21964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 21966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 21967 CLK$SB_IO_IN_$glb_clk
.sym 21969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 21970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 21971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 21972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 21973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 21975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 21982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 21983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 21986 fft_block.counter_N[0]
.sym 21987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 21989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 21991 fft_block.counter_N[0]
.sym 21994 fft_block.start_calc
.sym 21995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 21996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 21997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 22000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 22001 fft_block.reg_stage.c_data.cosinus[1][1]
.sym 22002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 22016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 22020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 22021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 22024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 22027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 22030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 22037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 22038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 22039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 22042 $nextpnr_ICESTORM_LC_23$O
.sym 22044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 22048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 22052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 22054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 22056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 22058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 22062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 22064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 22068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 22070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 22073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 22075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 22081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 22085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 22086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 22087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 22088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 22089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 22090 CLK$SB_IO_IN_$glb_clk
.sym 22091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 22092 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 22093 fft_block.reg_stage.w_cps_reg[10]
.sym 22094 fft_block.reg_stage.c_data.cosinus[1][1]
.sym 22096 fft_block.reg_stage.w_cps_reg[11]
.sym 22107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22113 fft_block.counter_N[1]
.sym 22116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 22119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 22133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 22139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 22145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 22147 fft_block.reg_stage.w_cms_reg[0]
.sym 22149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 22151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 22153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22154 fft_block.start_calc
.sym 22161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 22162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 22163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 22167 fft_block.reg_stage.w_cms_reg[0]
.sym 22178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 22179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 22191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 22192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 22196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 22197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 22199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 22209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 22210 fft_block.start_calc
.sym 22211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 22212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]_$glb_ce
.sym 22213 CLK$SB_IO_IN_$glb_clk
.sym 22214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 22215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 22217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 22218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 22219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 22220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 22221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 22222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 22223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 22224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 22225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 22233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 22235 fft_block.reg_stage.w_cms_reg[0]
.sym 22238 fft_block.reg_stage.w_c_in[0]
.sym 22239 fft_block.reg_stage.w_cps_reg[27]
.sym 22242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 22247 fft_block.reg_stage.w_c_in[2]
.sym 22249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 22257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 22258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 22261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 22262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 22265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 22266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 22269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22274 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 22275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 22276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 22279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 22287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 22289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 22290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 22296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 22298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 22301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 22302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 22307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 22308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 22309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 22310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 22314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 22315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 22316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 22321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 22326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 22327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 22328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 22334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 22335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22336 CLK$SB_IO_IN_$glb_clk
.sym 22337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 22341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 22344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 22352 fft_block.counter_N[1]
.sym 22355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22356 fft_block.counter_N[1]
.sym 22360 fft_block.counter_N[2]
.sym 22366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 22372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 22373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22381 fft_block.reg_stage.w_cms_reg[7]
.sym 22383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 22385 fft_block.reg_stage.w_cms_reg[0]
.sym 22386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 22387 fft_block.reg_stage.w_cms_reg[2]
.sym 22388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 22389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 22390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 22397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 22399 fft_block.start_calc
.sym 22404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 22409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 22418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 22421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 22424 fft_block.reg_stage.w_cms_reg[0]
.sym 22425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 22426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 22430 fft_block.reg_stage.w_cms_reg[2]
.sym 22432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 22433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 22442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 22443 fft_block.reg_stage.w_cms_reg[7]
.sym 22445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 22448 fft_block.start_calc
.sym 22450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 22454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 22455 fft_block.start_calc
.sym 22458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]_$glb_ce
.sym 22459 CLK$SB_IO_IN_$glb_clk
.sym 22462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 22463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 22464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 22467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 22468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 22469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 22473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 22478 fft_block.counter_N[0]
.sym 22479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 22480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 22483 fft_block.reg_stage.w_cps_in[7]
.sym 22486 fft_block.start_calc
.sym 22487 fft_block.reg_stage.w_cms_in[0]
.sym 22489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22493 fft_block.reg_stage.c_data.cosinus[1][1]
.sym 22494 fft_block.reg_stage.w_cms_in[2]
.sym 22496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 22505 fft_block.reg_stage.w_cms_in[2]
.sym 22508 fft_block.reg_stage.w_c_in[3]
.sym 22509 fft_block.reg_stage.c_map.stage_data[0]
.sym 22517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 22522 fft_block.reg_stage.w_cms_in[7]
.sym 22527 fft_block.reg_stage.w_cps_in[8]
.sym 22529 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 22531 fft_block.reg_stage.w_cms_in[0]
.sym 22538 fft_block.reg_stage.w_cms_in[2]
.sym 22549 fft_block.reg_stage.w_cms_in[7]
.sym 22554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 22559 fft_block.reg_stage.w_cps_in[8]
.sym 22560 fft_block.reg_stage.c_map.stage_data[0]
.sym 22567 fft_block.reg_stage.c_map.stage_data[0]
.sym 22571 fft_block.reg_stage.w_cms_in[0]
.sym 22580 fft_block.reg_stage.w_c_in[3]
.sym 22581 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 22582 CLK$SB_IO_IN_$glb_clk
.sym 22584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 22585 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 22586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 22587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 22588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 22589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 22590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_2_I0[0]
.sym 22591 fft_block.reg_stage.c_data.cosinus[1][7]
.sym 22598 fft_block.reg_stage.w_cms_in[0]
.sym 22599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 22610 fft_block.reg_stage.w_c_in[7]
.sym 22611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 22619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 22627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 22632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 22634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 22637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 22644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 22656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 22657 $nextpnr_ICESTORM_LC_27$O
.sym 22660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 22663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 22667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 22669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 22672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 22673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 22675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 22678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 22683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 22688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 22689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 22691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 22694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 22695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 22697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 22704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 22705 CLK$SB_IO_IN_$glb_clk
.sym 22706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 22708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 22710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 22711 fft_block.reg_stage.w_cms_in[2]
.sym 22712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 22713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 22720 fft_block.reg_stage.w_cps_reg[18]
.sym 22721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 22734 fft_block.reg_stage.w_cps_in[8]
.sym 22737 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 22738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 22740 fft_block.reg_stage.w_cps_in[8]
.sym 22748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 22751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 22755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 22756 fft_block.start_calc
.sym 22758 fft_block.reg_stage.w_cps_in[8]
.sym 22759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 22760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 22761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 22765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 22766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 22769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 22772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 22775 fft_block.reg_stage.c_map.stage_data[0]
.sym 22779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 22781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 22783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 22784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22787 fft_block.start_calc
.sym 22788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 22793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 22794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 22795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 22796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 22801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 22805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 22808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 22811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 22812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 22813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 22814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 22817 fft_block.reg_stage.c_map.stage_data[0]
.sym 22820 fft_block.reg_stage.w_cps_in[8]
.sym 22824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 22827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 22828 CLK$SB_IO_IN_$glb_clk
.sym 22833 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 22846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 22849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 22850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 22854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 22857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 22863 fft_block.reg_stage.w_cms_in[7]
.sym 22873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 22874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 22892 fft_block.reg_stage.c_map.stage_data[0]
.sym 22900 fft_block.reg_stage.w_cps_in[8]
.sym 22911 fft_block.reg_stage.w_cps_in[8]
.sym 22912 fft_block.reg_stage.c_map.stage_data[0]
.sym 22929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 22950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 22951 CLK$SB_IO_IN_$glb_clk
.sym 22975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 23005 fft_block.fft_finish_SB_DFFE_Q_E
.sym 23009 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 23053 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 23073 fft_block.fft_finish_SB_DFFE_Q_E
.sym 23074 CLK$SB_IO_IN_$glb_clk
.sym 23084 PIN_21$SB_IO_OUT
.sym 24548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 24550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 24661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 24664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 24690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 24706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 24709 fft_block.w_fft_in[4]
.sym 24713 fft_block.reg_stage.w_input_regs[115]
.sym 24716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 24739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 24745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 24746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 24747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 24759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 24803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 24804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 24805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 24806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 24813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 24814 CLK$SB_IO_IN_$glb_clk
.sym 24816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24818 fft_block.reg_stage.w_input_regs[117]
.sym 24819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24822 fft_block.reg_stage.w_input_regs[114]
.sym 24823 fft_block.reg_stage.w_input_regs[115]
.sym 24828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 24835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 24836 fft_block.reg_stage.w_input_regs[71]
.sym 24839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 24840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 24842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 24844 fft_block.reg_stage.w_input_regs[118]
.sym 24845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 24847 fft_block.reg_stage.w_input_regs[115]
.sym 24849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24850 fft_block.reg_stage.w_input_regs[119]
.sym 24858 fft_block.reg_stage.w_input_regs[112]
.sym 24860 fft_block.reg_stage.w_input_regs[113]
.sym 24867 fft_block.w_fft_in[1]
.sym 24869 fft_block.w_fft_in[0]
.sym 24875 fft_block.w_fft_in[4]
.sym 24879 fft_block.reg_stage.w_input_regs[116]
.sym 24883 fft_block.reg_stage.w_input_regs[117]
.sym 24884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 24890 fft_block.reg_stage.w_input_regs[116]
.sym 24898 fft_block.w_fft_in[0]
.sym 24903 fft_block.reg_stage.w_input_regs[112]
.sym 24908 fft_block.w_fft_in[1]
.sym 24915 fft_block.reg_stage.w_input_regs[113]
.sym 24928 fft_block.w_fft_in[4]
.sym 24932 fft_block.reg_stage.w_input_regs[117]
.sym 24936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 24937 CLK$SB_IO_IN_$glb_clk
.sym 24939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 24940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 24941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 24942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 24943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 24944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 24945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 24946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 24951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 24955 fft_block.w_fft_in[1]
.sym 24956 fft_block.reg_stage.w_input_regs[54]
.sym 24957 fft_block.w_fft_in[0]
.sym 24959 fft_block.w_fft_in[5]
.sym 24960 fft_block.w_fft_in[3]
.sym 24962 fft_block.reg_stage.w_input_regs[117]
.sym 24969 fft_block.w_fft_in[10]
.sym 24974 fft_block.reg_stage.w_input_regs[53]
.sym 24982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 24983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 24987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 24988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 24992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25010 fft_block.reg_stage.w_input_regs[119]
.sym 25011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25012 $nextpnr_ICESTORM_LC_35$O
.sym 25015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25057 fft_block.reg_stage.w_input_regs[119]
.sym 25058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25062 fft_block.reg_stage.w_input_regs[122]
.sym 25064 fft_block.reg_stage.w_input_regs[124]
.sym 25065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25068 fft_block.reg_stage.w_input_regs[121]
.sym 25069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 25081 fft_block.reg_stage.w_input_regs[5]
.sym 25083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25086 fft_block.reg_stage.w_input_regs[120]
.sym 25090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 25095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 25097 fft_block.w_fft_in[2]
.sym 25106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 25108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25109 fft_block.w_fft_in[8]
.sym 25110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 25113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 25116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 25117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 25118 fft_block.reg_stage.w_input_regs[54]
.sym 25119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25121 fft_block.reg_stage.w_input_regs[51]
.sym 25124 fft_block.reg_stage.w_input_regs[53]
.sym 25125 fft_block.reg_stage.w_input_regs[52]
.sym 25126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25130 fft_block.reg_stage.w_input_regs[55]
.sym 25136 fft_block.reg_stage.w_input_regs[52]
.sym 25137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 25139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 25145 fft_block.reg_stage.w_input_regs[51]
.sym 25148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 25149 fft_block.reg_stage.w_input_regs[53]
.sym 25150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25154 fft_block.reg_stage.w_input_regs[53]
.sym 25155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 25162 fft_block.w_fft_in[8]
.sym 25166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 25168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25169 fft_block.reg_stage.w_input_regs[54]
.sym 25172 fft_block.reg_stage.w_input_regs[55]
.sym 25173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 25175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 25179 fft_block.reg_stage.w_input_regs[51]
.sym 25180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25183 CLK$SB_IO_IN_$glb_clk
.sym 25185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25187 fft_block.reg_stage.w_input_regs[51]
.sym 25188 fft_block.reg_stage.w_input_regs[58]
.sym 25189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25190 fft_block.reg_stage.w_input_regs[53]
.sym 25191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25192 fft_block.reg_stage.w_input_regs[59]
.sym 25198 fft_block.reg_stage.w_input_regs[67]
.sym 25202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25207 fft_block.w_fft_in[9]
.sym 25209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 25214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 25219 fft_block.reg_stage.w_input_regs[115]
.sym 25220 fft_block.reg_stage.w_input_regs[15]
.sym 25228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25231 fft_block.reg_stage.w_input_regs[127]
.sym 25233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25258 $nextpnr_ICESTORM_LC_33$O
.sym 25261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25303 fft_block.reg_stage.w_input_regs[127]
.sym 25304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25308 w_fft_out[54]
.sym 25309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25311 w_fft_out[56]
.sym 25312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 25313 w_fft_out[50]
.sym 25314 w_fft_out[55]
.sym 25315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25316 w_fft_out[18]
.sym 25322 w_fft_out[3]
.sym 25323 fft_block.reg_stage.w_input_regs[79]
.sym 25325 fft_block.w_fft_in[9]
.sym 25326 fft_block.w_fft_in[10]
.sym 25328 fft_block.w_fft_in[9]
.sym 25329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 25333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 25334 fft_block.reg_stage.w_input_regs[58]
.sym 25336 fft_block.w_fft_in[5]
.sym 25337 w_fft_out[55]
.sym 25338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25339 fft_block.reg_stage.w_input_regs[119]
.sym 25340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 25343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 25352 fft_block.reg_stage.w_input_regs[58]
.sym 25354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 25355 fft_block.reg_stage.w_input_regs[123]
.sym 25356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 25358 fft_block.reg_stage.w_input_regs[61]
.sym 25361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25362 fft_block.reg_stage.w_input_regs[62]
.sym 25363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 25369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 25372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 25382 fft_block.reg_stage.w_input_regs[62]
.sym 25383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 25388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 25390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25391 fft_block.reg_stage.w_input_regs[62]
.sym 25396 fft_block.reg_stage.w_input_regs[123]
.sym 25400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 25402 fft_block.reg_stage.w_input_regs[58]
.sym 25407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 25408 fft_block.reg_stage.w_input_regs[61]
.sym 25409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 25413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 25419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25420 fft_block.reg_stage.w_input_regs[61]
.sym 25421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 25424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25426 fft_block.reg_stage.w_input_regs[58]
.sym 25427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 25428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 25429 CLK$SB_IO_IN_$glb_clk
.sym 25430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 25431 w_fft_out[13]
.sym 25432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 25434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25436 w_fft_out[57]
.sym 25437 w_fft_out[15]
.sym 25438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25443 fft_block.w_fft_in[10]
.sym 25444 fft_block.reg_stage.w_input_regs[61]
.sym 25446 w_fft_out[51]
.sym 25448 fft_block.reg_stage.w_input_regs[55]
.sym 25450 fft_block.reg_stage.w_input_regs[62]
.sym 25452 fft_block.reg_stage.w_input_regs[127]
.sym 25455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25456 fft_block.reg_stage.w_input_regs[57]
.sym 25458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 25462 fft_block.reg_stage.w_input_regs[79]
.sym 25464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 25472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25504 $nextpnr_ICESTORM_LC_37$O
.sym 25507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 25522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 25528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 25534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 25540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 25546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 25549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 25554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 25555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 25556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 25557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 25559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 25560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 25567 fft_block.w_fft_in[0]
.sym 25568 w_fft_out[1]
.sym 25570 w_fft_out[0]
.sym 25571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25574 fft_block.reg_stage.w_input_regs[123]
.sym 25575 fft_block.w_fft_in[11]
.sym 25576 w_fft_out[48]
.sym 25578 fft_block.reg_stage.w_input_regs[78]
.sym 25581 fft_block.w_fft_in[2]
.sym 25582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 25586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 25590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 25595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 25597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 25598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25601 fft_block.reg_stage.w_input_regs[54]
.sym 25602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[7]
.sym 25605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 25609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[6]
.sym 25614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 25619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 25624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 25631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 25634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 25649 fft_block.reg_stage.w_input_regs[54]
.sym 25653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 25655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[6]
.sym 25658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[7]
.sym 25659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 25661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 25665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[7]
.sym 25666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[6]
.sym 25671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 25672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 25675 CLK$SB_IO_IN_$glb_clk
.sym 25677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[1]
.sym 25678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 25679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 25682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 25683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_3_O[0]
.sym 25684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[0]
.sym 25689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 25692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 25693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 25698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 25699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 25703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 25704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 25709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 25712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 25719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 25720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 25721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 25722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 25724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 25726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 25727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 25728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 25729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 25732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[1]
.sym 25736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 25738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 25739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 25742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 25743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_3_O[1]
.sym 25745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 25746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 25747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 25748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_3_O[0]
.sym 25751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 25754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 25757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 25758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 25759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 25763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 25764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 25769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 25770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 25771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 25775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[1]
.sym 25776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 25777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 25778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 25782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 25783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 25784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 25787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_3_O[1]
.sym 25788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 25789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 25790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_3_O[0]
.sym 25793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 25794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 25795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 25796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 25797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 25798 CLK$SB_IO_IN_$glb_clk
.sym 25801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 25802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 25803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 25804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 25805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 25806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 25807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 25813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 25814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 25815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 25821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 25823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 25825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 25827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 25828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 25831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 25842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 25844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 25845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 25851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 25852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 25858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 25861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 25863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 25867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 25872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 25873 $nextpnr_ICESTORM_LC_31$O
.sym 25876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 25879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 25883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 25885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 25887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 25889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 25891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 25894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 25895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 25900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 25901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 25907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 25910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 25911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 25912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 25913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 25917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 25920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 25921 CLK$SB_IO_IN_$glb_clk
.sym 25922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 25923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 25924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 25926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 25928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 25936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 25937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 25938 fft_block.w_fft_in[1]
.sym 25940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 25943 addr_count[1]
.sym 25964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 25966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 25967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 25970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 25971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 25974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 25975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 25976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 25977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 25981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 26000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 26004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 26005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 26006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 26012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 26017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 26022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 26028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 26033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 26035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 26036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 26040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 26043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 26044 CLK$SB_IO_IN_$glb_clk
.sym 26046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 26047 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 26049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 26050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 26052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 26053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 26064 fft_block.sel_in
.sym 26065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 26068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 26072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 26077 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 26089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 26095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 26098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 26102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 26105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 26106 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 26109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 26115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 26123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 26128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 26132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 26133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 26139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 26144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 26145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 26150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 26153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 26158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 26166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 26167 CLK$SB_IO_IN_$glb_clk
.sym 26169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 26170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 26173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 26175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 26176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 26181 $PACKER_VCC_NET
.sym 26184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 26187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 26191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 26193 fft_block.reg_stage.w_cps_reg[11]
.sym 26196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 26202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 26203 fft_block.reg_stage.w_cps_reg[10]
.sym 26214 fft_block.reg_stage.w_c_in[0]
.sym 26223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 26230 fft_block.reg_stage.w_c_in[1]
.sym 26235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 26237 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 26238 fft_block.reg_stage.w_c_in[2]
.sym 26243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 26244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 26245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26250 fft_block.reg_stage.w_c_in[0]
.sym 26255 fft_block.reg_stage.w_c_in[1]
.sym 26268 fft_block.reg_stage.w_c_in[2]
.sym 26289 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 26290 CLK$SB_IO_IN_$glb_clk
.sym 26292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 26293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 26294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 26295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 26296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[2]
.sym 26298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 26299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 26304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 26305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 26306 fft_block.counter_N[0]
.sym 26307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26308 fft_block.counter_N[0]
.sym 26310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 26311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 26317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 26318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 26323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 26324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 26326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 26333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 26336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 26337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 26340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 26342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 26343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 26349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 26351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 26352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 26353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[2]
.sym 26355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 26356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 26357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 26360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 26362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 26366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 26367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 26368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 26372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 26375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 26378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 26380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 26381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 26384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 26385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 26386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 26387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 26390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 26392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 26393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 26396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 26399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 26403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 26404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 26405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[2]
.sym 26408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 26409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 26412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26413 CLK$SB_IO_IN_$glb_clk
.sym 26414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 26415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 26416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 26417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 26418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 26420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 26421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 26422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 26427 fft_block.start_calc
.sym 26429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 26439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 26443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 26444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 26450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 26459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 26460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 26466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 26468 fft_block.reg_stage.w_cps_reg[27]
.sym 26472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 26483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 26509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 26510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 26525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 26526 fft_block.reg_stage.w_cps_reg[27]
.sym 26528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 26535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 26536 CLK$SB_IO_IN_$glb_clk
.sym 26538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 26539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 26540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 26541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 26545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 26551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 26554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 26565 fft_block.reg_stage.w_c_in[3]
.sym 26573 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 26582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 26583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 26586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 26590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 26592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 26599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 26604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 26605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 26610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 26611 $nextpnr_ICESTORM_LC_36$O
.sym 26613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 26617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 26619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 26621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 26623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 26625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 26627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 26629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 26632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 26633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 26636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 26639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 26642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 26644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 26645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 26648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 26649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 26650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 26654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 26658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 26659 CLK$SB_IO_IN_$glb_clk
.sym 26660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 26664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 26665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 26668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 26676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 26686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 26687 fft_block.reg_stage.w_cps_reg[27]
.sym 26691 fft_block.reg_stage.w_cps_reg[10]
.sym 26692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 26693 fft_block.reg_stage.w_cps_reg[11]
.sym 26696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 26702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 26703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 26704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 26705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 26708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 26709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 26711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 26713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 26714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 26715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 26720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 26721 fft_block.reg_stage.w_c_in[7]
.sym 26722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 26723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 26725 fft_block.reg_stage.w_c_in[3]
.sym 26726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 26729 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 26732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_2_I0[0]
.sym 26735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 26736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 26737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 26741 fft_block.reg_stage.w_c_in[3]
.sym 26747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 26748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 26749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 26750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_2_I0[0]
.sym 26753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 26754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 26755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 26759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 26760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 26761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 26762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 26765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 26766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 26767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 26768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 26771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 26772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 26773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 26774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 26779 fft_block.reg_stage.w_c_in[7]
.sym 26781 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 26782 CLK$SB_IO_IN_$glb_clk
.sym 26791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 26797 fft_block.reg_stage.w_cms_in[7]
.sym 26804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 26805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 26806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 26808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 26809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 26810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 26826 fft_block.reg_stage.c_data.cosinus[1][1]
.sym 26832 fft_block.reg_stage.c_data.cosinus[1][7]
.sym 26834 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 26843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 26850 fft_block.reg_stage.w_c_in[7]
.sym 26851 fft_block.reg_stage.w_cps_reg[10]
.sym 26853 fft_block.reg_stage.w_cps_reg[11]
.sym 26861 fft_block.reg_stage.c_data.cosinus[1][7]
.sym 26865 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 26878 fft_block.reg_stage.w_cps_reg[10]
.sym 26884 fft_block.reg_stage.w_c_in[7]
.sym 26888 fft_block.reg_stage.c_data.cosinus[1][1]
.sym 26897 fft_block.reg_stage.w_cps_reg[11]
.sym 26904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 26905 CLK$SB_IO_IN_$glb_clk
.sym 26907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 26909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 26910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 26912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 26913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 26915 fft_block.reg_stage.w_cms_in[2]
.sym 26925 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 26929 fft_block.reg_stage.w_cms_in[2]
.sym 26930 fft_block.reg_stage.w_cms_in[0]
.sym 26957 fft_block.reg_stage.w_c_in[7]
.sym 26975 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 27002 fft_block.reg_stage.w_c_in[7]
.sym 27027 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 27028 CLK$SB_IO_IN_$glb_clk
.sym 27175 fft_block.reg_stage.w_cps_in[8]
.sym 28618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 28629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28745 fft_block.reg_stage.w_input_regs[122]
.sym 28782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 28790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 28793 fft_block.reg_stage.w_input_regs[50]
.sym 28813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 28815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 28820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 28825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 28826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 28831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 28838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 28839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 28868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 28869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 28870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 28871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 28887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 28889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 28890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 28891 CLK$SB_IO_IN_$glb_clk
.sym 28892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 28911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 28920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 28922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 28923 fft_block.w_fft_in[12]
.sym 28924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 28925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 28926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 28928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 28935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 28937 fft_block.w_fft_in[5]
.sym 28938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 28940 fft_block.reg_stage.w_input_regs[54]
.sym 28944 fft_block.w_fft_in[3]
.sym 28945 fft_block.w_fft_in[2]
.sym 28946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 28947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 28952 fft_block.reg_stage.w_input_regs[117]
.sym 28955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28956 fft_block.reg_stage.w_input_regs[114]
.sym 28958 fft_block.reg_stage.w_input_regs[50]
.sym 28962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28963 fft_block.reg_stage.w_input_regs[118]
.sym 28964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 28965 fft_block.reg_stage.w_input_regs[53]
.sym 28968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28969 fft_block.reg_stage.w_input_regs[114]
.sym 28970 fft_block.reg_stage.w_input_regs[50]
.sym 28973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 28974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 28975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 28976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 28982 fft_block.w_fft_in[5]
.sym 28986 fft_block.reg_stage.w_input_regs[114]
.sym 28991 fft_block.reg_stage.w_input_regs[54]
.sym 28992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28993 fft_block.reg_stage.w_input_regs[118]
.sym 28997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28998 fft_block.reg_stage.w_input_regs[117]
.sym 29000 fft_block.reg_stage.w_input_regs[53]
.sym 29003 fft_block.w_fft_in[2]
.sym 29011 fft_block.w_fft_in[3]
.sym 29013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29014 CLK$SB_IO_IN_$glb_clk
.sym 29030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29033 fft_block.w_fft_in[2]
.sym 29034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 29035 fft_block.w_fft_in[4]
.sym 29040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 29042 fft_block.w_fft_in[3]
.sym 29044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 29048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 29058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 29061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 29064 fft_block.reg_stage.w_input_regs[115]
.sym 29065 fft_block.reg_stage.w_input_regs[118]
.sym 29066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 29068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 29069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 29072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 29073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 29076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 29081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 29084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 29085 fft_block.reg_stage.w_input_regs[52]
.sym 29086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 29087 fft_block.reg_stage.w_input_regs[116]
.sym 29091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 29092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 29093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 29096 fft_block.reg_stage.w_input_regs[116]
.sym 29098 fft_block.reg_stage.w_input_regs[52]
.sym 29099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29103 fft_block.reg_stage.w_input_regs[115]
.sym 29108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 29109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 29110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 29115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 29117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 29120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 29121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 29122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 29123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 29126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 29127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 29129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29134 fft_block.reg_stage.w_input_regs[118]
.sym 29136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 29137 CLK$SB_IO_IN_$glb_clk
.sym 29153 fft_block.reg_stage.w_input_regs[15]
.sym 29155 fft_block.reg_stage.w_input_regs[6]
.sym 29166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 29167 fft_block.reg_stage.w_input_regs[121]
.sym 29170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 29171 fft_block.reg_stage.w_input_regs[126]
.sym 29182 fft_block.reg_stage.w_input_regs[51]
.sym 29188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29190 fft_block.w_fft_in[10]
.sym 29193 fft_block.w_fft_in[9]
.sym 29194 fft_block.reg_stage.w_input_regs[115]
.sym 29195 fft_block.w_fft_in[12]
.sym 29198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29202 fft_block.reg_stage.w_input_regs[121]
.sym 29204 fft_block.reg_stage.w_input_regs[122]
.sym 29214 fft_block.w_fft_in[10]
.sym 29227 fft_block.w_fft_in[12]
.sym 29233 fft_block.reg_stage.w_input_regs[122]
.sym 29238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29239 fft_block.reg_stage.w_input_regs[51]
.sym 29240 fft_block.reg_stage.w_input_regs[115]
.sym 29249 fft_block.w_fft_in[9]
.sym 29258 fft_block.reg_stage.w_input_regs[121]
.sym 29259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29260 CLK$SB_IO_IN_$glb_clk
.sym 29274 fft_block.reg_stage.w_input_regs[118]
.sym 29281 fft_block.w_fft_in[5]
.sym 29282 fft_block.reg_stage.w_input_regs[119]
.sym 29284 w_fft_out[1]
.sym 29287 fft_block.reg_stage.w_input_regs[124]
.sym 29288 fft_block.w_fft_in[11]
.sym 29292 fft_block.reg_stage.w_input_regs[59]
.sym 29304 fft_block.w_fft_in[10]
.sym 29305 fft_block.reg_stage.w_input_regs[124]
.sym 29306 fft_block.w_fft_in[11]
.sym 29314 fft_block.w_fft_in[3]
.sym 29317 fft_block.reg_stage.w_input_regs[121]
.sym 29319 fft_block.reg_stage.w_input_regs[57]
.sym 29321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29323 fft_block.reg_stage.w_input_regs[120]
.sym 29327 fft_block.w_fft_in[5]
.sym 29329 fft_block.reg_stage.w_input_regs[56]
.sym 29331 fft_block.reg_stage.w_input_regs[126]
.sym 29336 fft_block.reg_stage.w_input_regs[124]
.sym 29343 fft_block.reg_stage.w_input_regs[120]
.sym 29348 fft_block.w_fft_in[3]
.sym 29354 fft_block.w_fft_in[10]
.sym 29360 fft_block.reg_stage.w_input_regs[120]
.sym 29361 fft_block.reg_stage.w_input_regs[56]
.sym 29362 fft_block.reg_stage.w_input_regs[57]
.sym 29363 fft_block.reg_stage.w_input_regs[121]
.sym 29368 fft_block.w_fft_in[5]
.sym 29373 fft_block.reg_stage.w_input_regs[126]
.sym 29380 fft_block.w_fft_in[11]
.sym 29382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29383 CLK$SB_IO_IN_$glb_clk
.sym 29401 fft_block.w_fft_in[10]
.sym 29405 fft_block.reg_stage.w_input_regs[79]
.sym 29407 fft_block.reg_stage.w_input_regs[73]
.sym 29409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 29410 w_fft_out[15]
.sym 29411 w_fft_out[50]
.sym 29413 w_fft_out[55]
.sym 29414 w_fft_out[13]
.sym 29415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 29416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 29418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 29419 w_fft_out[48]
.sym 29427 fft_block.reg_stage.w_input_regs[120]
.sym 29430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29432 fft_block.reg_stage.w_input_regs[115]
.sym 29433 fft_block.reg_stage.w_input_regs[59]
.sym 29436 fft_block.reg_stage.w_input_regs[51]
.sym 29438 fft_block.reg_stage.w_input_regs[60]
.sym 29439 fft_block.reg_stage.w_input_regs[121]
.sym 29440 fft_block.reg_stage.w_input_regs[55]
.sym 29441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 29448 fft_block.reg_stage.w_input_regs[119]
.sym 29449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29452 fft_block.reg_stage.w_input_regs[56]
.sym 29453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 29455 fft_block.reg_stage.w_input_regs[57]
.sym 29459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29460 fft_block.reg_stage.w_input_regs[55]
.sym 29461 fft_block.reg_stage.w_input_regs[119]
.sym 29465 fft_block.reg_stage.w_input_regs[60]
.sym 29466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 29467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 29472 fft_block.reg_stage.w_input_regs[60]
.sym 29474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29477 fft_block.reg_stage.w_input_regs[120]
.sym 29478 fft_block.reg_stage.w_input_regs[121]
.sym 29479 fft_block.reg_stage.w_input_regs[56]
.sym 29480 fft_block.reg_stage.w_input_regs[57]
.sym 29483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 29485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29486 fft_block.reg_stage.w_input_regs[59]
.sym 29490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29491 fft_block.reg_stage.w_input_regs[51]
.sym 29492 fft_block.reg_stage.w_input_regs[115]
.sym 29495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29496 fft_block.reg_stage.w_input_regs[55]
.sym 29497 fft_block.reg_stage.w_input_regs[119]
.sym 29502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29503 fft_block.reg_stage.w_input_regs[59]
.sym 29504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 29505 fft_block.start_calc_$glb_ce
.sym 29506 CLK$SB_IO_IN_$glb_clk
.sym 29517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29520 w_fft_out[54]
.sym 29521 fft_block.reg_stage.w_input_regs[78]
.sym 29522 w_fft_out[50]
.sym 29526 fft_block.reg_stage.w_input_regs[60]
.sym 29528 w_fft_out[56]
.sym 29531 fft_block.w_fft_in[0]
.sym 29534 w_fft_out[57]
.sym 29536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 29537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 29538 fft_block.reg_stage.w_input_regs[56]
.sym 29540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 29551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 29553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 29557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29559 fft_block.reg_stage.w_input_regs[15]
.sym 29561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 29563 fft_block.reg_stage.w_input_regs[58]
.sym 29569 fft_block.reg_stage.w_input_regs[78]
.sym 29571 fft_block.reg_stage.w_input_regs[79]
.sym 29572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29576 fft_block.reg_stage.w_input_regs[122]
.sym 29579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 29580 fft_block.reg_stage.w_input_regs[14]
.sym 29582 fft_block.reg_stage.w_input_regs[78]
.sym 29583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29584 fft_block.reg_stage.w_input_regs[14]
.sym 29589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 29594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 29595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 29600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29602 fft_block.reg_stage.w_input_regs[58]
.sym 29603 fft_block.reg_stage.w_input_regs[122]
.sym 29607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 29612 fft_block.reg_stage.w_input_regs[58]
.sym 29614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29615 fft_block.reg_stage.w_input_regs[122]
.sym 29618 fft_block.reg_stage.w_input_regs[79]
.sym 29619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29621 fft_block.reg_stage.w_input_regs[15]
.sym 29625 fft_block.reg_stage.w_input_regs[78]
.sym 29626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29627 fft_block.reg_stage.w_input_regs[14]
.sym 29628 fft_block.start_calc_$glb_ce
.sym 29629 CLK$SB_IO_IN_$glb_clk
.sym 29643 w_fft_out[61]
.sym 29644 w_fft_out[8]
.sym 29645 w_fft_out[59]
.sym 29651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 29659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 29664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 29665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 29666 fft_block.reg_stage.w_input_regs[14]
.sym 29674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 29677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 29680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 29681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 29691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 29694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 29707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 29719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 29723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 29736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 29743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 29749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 29752 CLK$SB_IO_IN_$glb_clk
.sym 29764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 29766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 29767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 29769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 29770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 29772 w_fft_out[55]
.sym 29777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 29781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 29789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 29797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 29798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 29800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 29802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 29803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 29804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 29806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 29810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 29815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 29818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 29822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 29825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 29828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 29829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 29831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 29836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 29842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 29858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 29859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 29860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 29864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 29865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 29867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 29870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 29872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 29873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 29874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 29875 CLK$SB_IO_IN_$glb_clk
.sym 29890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 29904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 29912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 29919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 29928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 29932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 29942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 29950 $nextpnr_ICESTORM_LC_19$O
.sym 29953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 29956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 29962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29966 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29974 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 29994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 29995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 29996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 30013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 30014 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 30015 addr_count[0]
.sym 30016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 30018 fft_block.start_calc
.sym 30020 addr_count[1]
.sym 30022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 30023 fft_block.w_fft_in[2]
.sym 30025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 30026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 30027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 30028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 30043 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 30044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 30046 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 30048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 30051 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 30052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 30056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 30061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 30065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 30075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 30080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 30087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 30093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 30099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 30107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 30111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 30119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 30120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 30121 CLK$SB_IO_IN_$glb_clk
.sym 30135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 30136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 30140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 30152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 30164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 30165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 30168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 30171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 30172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 30173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 30176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 30179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 30183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 30185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 30186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 30188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 30189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 30192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 30193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 30197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 30198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 30199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 30200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 30203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 30204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 30205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 30210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 30211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 30212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 30215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 30216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 30217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 30218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 30221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 30222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 30223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 30227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 30228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 30229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 30233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 30234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 30235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 30239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 30240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 30241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 30258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 30260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 30264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 30266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 30278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 30297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 30307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 30309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 30313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 30314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 30318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 30323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 30328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 30344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 30358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 30363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 30366 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 30367 CLK$SB_IO_IN_$glb_clk
.sym 30381 fft_block.counter_N[2]
.sym 30384 fft_block.counter_N[1]
.sym 30385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 30387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 30388 fft_block.counter_N[2]
.sym 30390 fft_block.counter_N[1]
.sym 30391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 30392 fft_block.counter_N[2]
.sym 30402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 30404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 30415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[2]
.sym 30416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 30417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 30419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 30421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 30423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 30427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 30432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 30434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 30436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 30438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 30443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 30444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 30445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 30446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 30458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 30461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 30467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 30469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 30470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[2]
.sym 30473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 30474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 30475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 30476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 30479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 30480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 30481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 30482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 30486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 30489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]_$glb_ce
.sym 30490 CLK$SB_IO_IN_$glb_clk
.sym 30491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 30515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 30518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30537 fft_block.start_calc
.sym 30540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 30541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 30547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 30553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 30554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 30555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 30559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 30569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 30574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 30584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 30586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 30587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 30591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 30598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 30599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 30602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 30605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30611 fft_block.start_calc
.sym 30612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]_$glb_ce
.sym 30613 CLK$SB_IO_IN_$glb_clk
.sym 30614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 30628 fft_block.reg_stage.w_cps_reg[11]
.sym 30629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 30633 fft_block.start_calc
.sym 30634 fft_block.reg_stage.w_cps_reg[10]
.sym 30635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30636 fft_block.reg_stage.w_cps_reg[20]
.sym 30637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 30639 fft_block.start_calc
.sym 30643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 30650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 30656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 30662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 30667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 30670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 30674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 30675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 30677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 30681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 30683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 30687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 30692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 30695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 30697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 30701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 30703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 30707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 30710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 30714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 30715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 30716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 30721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 30722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 30727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 30728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 30733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 30734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30736 CLK$SB_IO_IN_$glb_clk
.sym 30737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 30755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 30758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 30760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 30786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 30790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 30793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 30795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 30799 fft_block.start_calc
.sym 30810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 30831 fft_block.start_calc
.sym 30832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 30836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 30837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 30838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 30839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 30848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 30849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 30850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 30851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 30854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 30855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 30858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 30859 CLK$SB_IO_IN_$glb_clk
.sym 30860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 30874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 30875 fft_block.reg_stage.w_cps_reg[35]
.sym 30878 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 30881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 30894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 30913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 30916 fft_block.reg_stage.w_cps_reg[27]
.sym 30931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 30977 fft_block.reg_stage.w_cps_reg[27]
.sym 30981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 30982 CLK$SB_IO_IN_$glb_clk
.sym 30983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 30999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 31000 fft_block.reg_stage.w_cps_in[8]
.sym 31002 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 31030 fft_block.reg_stage.w_cps_reg[27]
.sym 31031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 31033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 31038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 31040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 31041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 31043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 31049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 31054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 31056 fft_block.reg_stage.w_cps_reg[29]
.sym 31058 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 31059 fft_block.reg_stage.w_cps_reg[27]
.sym 31060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 31070 fft_block.reg_stage.w_cps_reg[29]
.sym 31071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 31072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 31076 fft_block.reg_stage.w_cps_reg[27]
.sym 31077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 31078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 31088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 31089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 31091 fft_block.reg_stage.w_cps_reg[29]
.sym 31094 fft_block.reg_stage.w_cps_reg[29]
.sym 31095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 31096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 31104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 31105 CLK$SB_IO_IN_$glb_clk
.sym 31119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 31126 fft_block.reg_stage.w_cps_reg[27]
.sym 32765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 32797 spi_out.w_tx_ready
.sym 32831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 32844 fft_block.reg_stage.w_input_regs[50]
.sym 32849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 32855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 32897 w_fft_out[53]
.sym 32898 w_fft_out[6]
.sym 32899 w_fft_out[49]
.sym 32900 w_fft_out[7]
.sym 32901 w_fft_out[5]
.sym 32902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 32903 w_fft_out[52]
.sym 32904 w_fft_out[4]
.sym 32950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 32952 w_fft_out[5]
.sym 32957 fft_block.reg_stage.w_input_regs[15]
.sym 32959 fft_block.reg_stage.w_input_regs[7]
.sym 32960 fft_block.reg_stage.w_input_regs[118]
.sym 33000 fft_block.reg_stage.w_input_regs[15]
.sym 33001 fft_block.reg_stage.w_input_regs[7]
.sym 33003 fft_block.reg_stage.w_input_regs[5]
.sym 33004 fft_block.reg_stage.w_input_regs[6]
.sym 33005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33043 w_fft_out[46]
.sym 33044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33052 w_fft_out[49]
.sym 33053 fft_block.counter_N[0]
.sym 33060 fft_block.counter_N[2]
.sym 33062 fft_block.reg_stage.w_input_regs[53]
.sym 33063 w_fft_out[37]
.sym 33064 fft_block.reg_stage.w_input_regs[15]
.sym 33103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 33104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 33105 fft_block.reg_stage.w_input_regs[118]
.sym 33106 fft_block.reg_stage.w_input_regs[125]
.sym 33108 fft_block.reg_stage.w_input_regs[119]
.sym 33143 fft_block.reg_stage.w_input_regs[70]
.sym 33149 fft_block.reg_stage.w_input_regs[67]
.sym 33152 fft_block.reg_stage.w_input_regs[47]
.sym 33160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 33162 w_fft_out[53]
.sym 33163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 33165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 33203 fft_block.reg_stage.w_input_regs[73]
.sym 33205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 33206 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]
.sym 33207 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 33208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 33209 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 33210 fft_block.reg_stage.w_input_regs[79]
.sym 33248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 33250 w_fft_out[12]
.sym 33251 fft_block.w_fft_in[4]
.sym 33254 fft_block.w_fft_in[12]
.sym 33255 w_fft_out[3]
.sym 33256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 33257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 33258 fft_block.reg_stage.w_index_out[1]
.sym 33259 fft_block.reg_stage.w_index_out[2]
.sym 33261 fft_block.reg_stage.w_input_regs[63]
.sym 33263 fft_block.reg_stage.w_input_regs[125]
.sym 33264 fft_block.w_fft_in[1]
.sym 33266 fft_block.reg_stage.w_input_regs[73]
.sym 33267 fft_block.reg_stage.w_index_out[0]
.sym 33305 fft_block.reg_stage.w_input_regs[63]
.sym 33306 fft_block.reg_stage.w_input_regs[54]
.sym 33307 fft_block.reg_stage.w_input_regs[61]
.sym 33308 fft_block.reg_stage.w_input_regs[55]
.sym 33309 fft_block.reg_stage.w_input_regs[62]
.sym 33310 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 33311 fft_block.reg_stage.w_input_regs[60]
.sym 33312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33349 fft_block.w_fft_in[3]
.sym 33352 fft_block.reg_stage.w_input_regs[23]
.sym 33361 fft_block.reg_stage.w_input_regs[15]
.sym 33363 fft_block.sel_in
.sym 33367 w_fft_out[2]
.sym 33368 w_fft_out[5]
.sym 33369 fft_block.sel_in
.sym 33370 fft_block.reg_stage.w_input_regs[54]
.sym 33407 w_fft_out[60]
.sym 33408 w_fft_out[59]
.sym 33409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33410 w_fft_out[58]
.sym 33411 w_fft_out[61]
.sym 33412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33413 w_fft_out[14]
.sym 33414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33449 w_fft_out[11]
.sym 33450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 33455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 33456 w_fft_out[11]
.sym 33459 fft_block.w_fft_in[8]
.sym 33460 fft_block.reg_stage.w_input_regs[126]
.sym 33462 fft_block.counter_N[1]
.sym 33464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 33465 fft_block.counter_N[0]
.sym 33466 w_fft_out[14]
.sym 33468 fft_block.counter_N[1]
.sym 33471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 33472 fft_block.counter_N[2]
.sym 33509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 33510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 33511 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 33512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 33513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 33514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 33515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 33516 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 33551 fft_block.reg_stage.w_input_regs[124]
.sym 33552 fft_block.reg_stage.w_input_regs[59]
.sym 33555 w_fft_out[9]
.sym 33556 fft_block.w_fft_in[11]
.sym 33558 w_fft_out[15]
.sym 33559 w_fft_out[10]
.sym 33560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 33562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33563 fft_block.w_fft_in[2]
.sym 33564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 33566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 33568 fft_block.counter_N[1]
.sym 33569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 33573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 33574 fft_block.counter_N[1]
.sym 33611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 33613 $PACKER_VCC_NET
.sym 33614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 33615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 33655 w_fft_out[13]
.sym 33656 w_fft_out[55]
.sym 33657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 33658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 33660 w_fft_out[48]
.sym 33661 w_fft_out[15]
.sym 33662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 33663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 33664 w_fft_out[50]
.sym 33667 fft_block.w_fft_in[1]
.sym 33668 fft_block.counter_N[0]
.sym 33672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 33673 fft_block.counter_N[0]
.sym 33713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 33714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 33715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 33716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 33717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 33718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 33719 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I1[0]
.sym 33720 fft_block.w_fft_in[1]
.sym 33755 fft_block.counter_N[2]
.sym 33757 fft_block.counter_N[0]
.sym 33758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 33760 w_fft_out[57]
.sym 33761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33762 fft_block.counter_N[2]
.sym 33763 fft_block.counter_N[0]
.sym 33764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 33766 $PACKER_VCC_NET
.sym 33767 $PACKER_VCC_NET
.sym 33771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 33821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 33857 w_fft_out[8]
.sym 33859 fft_block.sel_in
.sym 33860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 33861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 33862 fft_block.w_fft_in[1]
.sym 33863 addr_count[2]
.sym 33864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 33865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 33866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 33867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 33868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 33871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 33872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[1]
.sym 33879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[0]
.sym 33917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 33918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 33919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 33920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 33921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 33922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 33923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 33959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 33961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 33967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 33970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 33974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 33977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 33979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 33982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 34019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 34020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 34021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 34022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 34023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 34024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 34025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 34026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 34063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 34065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 34068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 34069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 34071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 34072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 34075 fft_block.counter_N[0]
.sym 34076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 34077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 34083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 34084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 34121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 34122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 34126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 34127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 34128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 34163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 34164 fft_block.counter_N[0]
.sym 34165 fft_block.counter_N[0]
.sym 34166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 34167 fft_block.counter_N[1]
.sym 34168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 34169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 34170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 34171 fft_block.counter_N[1]
.sym 34174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 34175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 34177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 34178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 34223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 34224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 34225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 34226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 34227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 34228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 34229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 34230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 34267 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 34269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 34276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 34328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 34329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 34332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 34371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 34373 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 34374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 34380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 34427 fft_block.reg_stage.w_cms_reg[29]
.sym 34428 fft_block.reg_stage.w_cps_reg[35]
.sym 34432 fft_block.reg_stage.w_cms_reg[34]
.sym 34433 fft_block.reg_stage.w_cms_reg[27]
.sym 34473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 34479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 34529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 34536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34573 fft_block.reg_stage.w_cps_in[7]
.sym 34594 fft_block.reg_stage.w_cms_in[0]
.sym 34638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 34679 fft_block.reg_stage.w_cms_in[7]
.sym 34684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 36057 CLK$SB_IO_IN
.sym 36099 w_fft_out[5]
.sym 36108 w_fft_out[53]
.sym 36220 fft_block.reg_stage.w_input_regs[85]
.sym 36256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 36259 w_fft_out[6]
.sym 36268 fft_block.reg_stage.w_input_regs[54]
.sym 36270 w_fft_out[52]
.sym 36275 fft_block.reg_stage.w_input_regs[69]
.sym 36276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36279 fft_block.reg_stage.w_input_regs[103]
.sym 36280 w_fft_out[47]
.sym 36294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 36296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 36312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 36313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 36363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 36364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 36371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 36372 CLK$SB_IO_IN_$glb_clk
.sym 36373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 36374 w_fft_out[36]
.sym 36375 w_fft_out[46]
.sym 36377 w_fft_out[47]
.sym 36378 w_fft_out[39]
.sym 36379 w_fft_out[38]
.sym 36389 w_fft_out[37]
.sym 36390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 36398 fft_block.reg_stage.w_input_regs[67]
.sym 36399 w_fft_out[39]
.sym 36402 w_fft_out[52]
.sym 36404 w_fft_out[4]
.sym 36405 fft_block.w_fft_in[15]
.sym 36407 w_fft_out[36]
.sym 36415 fft_block.reg_stage.w_input_regs[114]
.sym 36417 fft_block.reg_stage.w_input_regs[7]
.sym 36419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36420 fft_block.reg_stage.w_input_regs[50]
.sym 36421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36427 fft_block.reg_stage.w_input_regs[5]
.sym 36428 fft_block.reg_stage.w_input_regs[6]
.sym 36429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36431 fft_block.reg_stage.w_input_regs[118]
.sym 36433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36434 fft_block.reg_stage.w_input_regs[54]
.sym 36435 fft_block.reg_stage.w_input_regs[117]
.sym 36436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36440 fft_block.reg_stage.w_input_regs[69]
.sym 36441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36443 fft_block.reg_stage.w_input_regs[70]
.sym 36444 fft_block.reg_stage.w_input_regs[53]
.sym 36446 fft_block.reg_stage.w_input_regs[71]
.sym 36448 fft_block.reg_stage.w_input_regs[118]
.sym 36450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36451 fft_block.reg_stage.w_input_regs[54]
.sym 36454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36455 fft_block.reg_stage.w_input_regs[7]
.sym 36457 fft_block.reg_stage.w_input_regs[71]
.sym 36460 fft_block.reg_stage.w_input_regs[114]
.sym 36462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36463 fft_block.reg_stage.w_input_regs[50]
.sym 36466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36467 fft_block.reg_stage.w_input_regs[7]
.sym 36469 fft_block.reg_stage.w_input_regs[71]
.sym 36473 fft_block.reg_stage.w_input_regs[70]
.sym 36474 fft_block.reg_stage.w_input_regs[6]
.sym 36475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36480 fft_block.reg_stage.w_input_regs[5]
.sym 36481 fft_block.reg_stage.w_input_regs[69]
.sym 36484 fft_block.reg_stage.w_input_regs[53]
.sym 36486 fft_block.reg_stage.w_input_regs[117]
.sym 36487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36492 fft_block.reg_stage.w_input_regs[5]
.sym 36493 fft_block.reg_stage.w_input_regs[69]
.sym 36494 fft_block.start_calc_$glb_ce
.sym 36495 CLK$SB_IO_IN_$glb_clk
.sym 36499 fft_block.reg_stage.w_input_regs[69]
.sym 36501 fft_block.reg_stage.w_input_regs[70]
.sym 36503 fft_block.reg_stage.w_input_regs[67]
.sym 36504 fft_block.reg_stage.w_input_regs[71]
.sym 36509 w_fft_out[53]
.sym 36516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36522 w_fft_out[49]
.sym 36523 fft_block.counter_N[0]
.sym 36524 w_fft_out[7]
.sym 36527 w_fft_out[38]
.sym 36528 fft_block.reg_stage.w_input_regs[71]
.sym 36530 w_fft_out[35]
.sym 36540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 36543 fft_block.reg_stage.w_input_regs[6]
.sym 36551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36558 fft_block.reg_stage.w_input_regs[70]
.sym 36564 fft_block.w_fft_in[6]
.sym 36565 fft_block.w_fft_in[15]
.sym 36566 fft_block.w_fft_in[5]
.sym 36567 fft_block.w_fft_in[7]
.sym 36578 fft_block.w_fft_in[15]
.sym 36585 fft_block.w_fft_in[7]
.sym 36596 fft_block.w_fft_in[5]
.sym 36603 fft_block.w_fft_in[6]
.sym 36607 fft_block.reg_stage.w_input_regs[70]
.sym 36609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36610 fft_block.reg_stage.w_input_regs[6]
.sym 36617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 36618 CLK$SB_IO_IN_$glb_clk
.sym 36620 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 36621 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 36622 fft_block.w_fft_in[6]
.sym 36623 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 36624 fft_block.w_fft_in[5]
.sym 36625 fft_block.w_fft_in[7]
.sym 36626 fft_block.w_fft_in[4]
.sym 36627 fft_block.reg_stage.w_input_regs[86]
.sym 36628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 36631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 36633 fft_block.reg_stage.w_input_regs[67]
.sym 36635 fft_block.reg_stage.w_index_out[0]
.sym 36639 fft_block.reg_stage.w_index_out[1]
.sym 36640 fft_block.w_fft_in[1]
.sym 36642 fft_block.reg_stage.w_index_out[2]
.sym 36645 fft_block.w_fft_in[5]
.sym 36646 fft_block.reg_stage.w_input_regs[54]
.sym 36647 fft_block.w_fft_in[7]
.sym 36648 w_fft_out[51]
.sym 36649 $PACKER_VCC_NET
.sym 36650 fft_block.w_fft_in[3]
.sym 36651 w_fft_out[6]
.sym 36653 addr_count[1]
.sym 36654 w_fft_out[51]
.sym 36655 fft_block.w_fft_in[0]
.sym 36663 fft_block.w_fft_in[13]
.sym 36682 fft_block.reg_stage.w_index_out[1]
.sym 36683 fft_block.reg_stage.w_index_out[0]
.sym 36687 fft_block.w_fft_in[6]
.sym 36688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36690 fft_block.w_fft_in[7]
.sym 36691 fft_block.reg_stage.w_index_out[2]
.sym 36707 fft_block.reg_stage.w_index_out[2]
.sym 36708 fft_block.reg_stage.w_index_out[0]
.sym 36709 fft_block.reg_stage.w_index_out[1]
.sym 36712 fft_block.reg_stage.w_index_out[2]
.sym 36714 fft_block.reg_stage.w_index_out[1]
.sym 36715 fft_block.reg_stage.w_index_out[0]
.sym 36721 fft_block.w_fft_in[6]
.sym 36725 fft_block.w_fft_in[13]
.sym 36737 fft_block.w_fft_in[7]
.sym 36740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36741 CLK$SB_IO_IN_$glb_clk
.sym 36743 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 36744 fft_block.w_fft_in[3]
.sym 36745 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 36746 fft_block.reg_stage.w_input_regs[111]
.sym 36747 fft_block.reg_stage.w_input_regs[103]
.sym 36748 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 36749 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 36750 fft_block.reg_stage.w_input_regs[110]
.sym 36756 fft_block.w_fft_in[4]
.sym 36757 fft_block.sel_in
.sym 36758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 36759 fft_block.w_fft_in[13]
.sym 36761 fft_block.sel_in
.sym 36763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36764 fft_block.w_fft_in[8]
.sym 36767 fft_block.w_fft_in[6]
.sym 36768 fft_block.reg_stage.w_input_regs[103]
.sym 36769 fft_block.w_fft_in[12]
.sym 36770 w_fft_out[47]
.sym 36772 fft_block.sel_in
.sym 36773 fft_block.reg_stage.w_input_regs[79]
.sym 36774 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2[1]
.sym 36776 w_fft_out[52]
.sym 36777 fft_block.reg_stage.w_input_regs[86]
.sym 36778 fft_block.w_fft_in[0]
.sym 36784 fft_block.counter_N[1]
.sym 36785 fft_block.counter_N[0]
.sym 36786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36787 w_fft_out[53]
.sym 36788 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 36789 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 36792 fft_block.counter_N[1]
.sym 36794 fft_block.counter_N[0]
.sym 36795 w_fft_out[37]
.sym 36797 fft_block.reg_stage.w_input_regs[125]
.sym 36798 fft_block.counter_N[2]
.sym 36799 w_fft_out[18]
.sym 36804 w_fft_out[2]
.sym 36807 fft_block.w_fft_in[9]
.sym 36815 fft_block.w_fft_in[15]
.sym 36820 fft_block.w_fft_in[9]
.sym 36829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36835 fft_block.counter_N[0]
.sym 36836 w_fft_out[2]
.sym 36837 fft_block.counter_N[1]
.sym 36838 w_fft_out[18]
.sym 36841 w_fft_out[37]
.sym 36842 fft_block.counter_N[0]
.sym 36844 w_fft_out[53]
.sym 36850 fft_block.reg_stage.w_input_regs[125]
.sym 36853 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 36854 fft_block.counter_N[2]
.sym 36855 fft_block.counter_N[1]
.sym 36856 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 36860 fft_block.w_fft_in[15]
.sym 36863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 36864 CLK$SB_IO_IN_$glb_clk
.sym 36866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 36868 fft_block.reg_stage.w_input_regs[78]
.sym 36869 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1]
.sym 36870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 36871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 36873 fft_block.w_fft_in[15]
.sym 36878 fft_block.counter_N[1]
.sym 36880 fft_block.counter_N[0]
.sym 36883 fft_block.reg_stage.w_input_regs[110]
.sym 36884 fft_block.counter_N[2]
.sym 36885 fft_block.w_fft_in[12]
.sym 36889 w_fft_out[19]
.sym 36891 w_fft_out[14]
.sym 36892 w_fft_out[39]
.sym 36893 fft_block.w_fft_in[9]
.sym 36896 fft_block.reg_stage.w_input_regs[87]
.sym 36897 fft_block.w_fft_in[15]
.sym 36899 w_fft_out[39]
.sym 36900 w_fft_out[36]
.sym 36901 w_fft_out[4]
.sym 36907 fft_block.w_fft_in[14]
.sym 36911 fft_block.reg_stage.w_input_regs[126]
.sym 36917 fft_block.w_fft_in[7]
.sym 36918 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 36921 fft_block.w_fft_in[13]
.sym 36922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36923 fft_block.counter_N[0]
.sym 36927 fft_block.w_fft_in[6]
.sym 36928 w_fft_out[21]
.sym 36929 fft_block.w_fft_in[12]
.sym 36930 fft_block.w_fft_in[15]
.sym 36931 w_fft_out[5]
.sym 36935 fft_block.reg_stage.w_input_regs[62]
.sym 36943 fft_block.w_fft_in[15]
.sym 36949 fft_block.w_fft_in[6]
.sym 36953 fft_block.w_fft_in[13]
.sym 36958 fft_block.w_fft_in[7]
.sym 36966 fft_block.w_fft_in[14]
.sym 36970 w_fft_out[5]
.sym 36971 fft_block.counter_N[0]
.sym 36972 w_fft_out[21]
.sym 36978 fft_block.w_fft_in[12]
.sym 36982 fft_block.reg_stage.w_input_regs[62]
.sym 36983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36985 fft_block.reg_stage.w_input_regs[126]
.sym 36986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 36987 CLK$SB_IO_IN_$glb_clk
.sym 36989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 36990 w_fft_out[62]
.sym 36991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 36992 w_fft_out[63]
.sym 36993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 36994 w_fft_out[21]
.sym 36995 w_fft_out[20]
.sym 36996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 37001 fft_block.counter_N[2]
.sym 37002 w_fft_out[34]
.sym 37003 fft_block.counter_N[1]
.sym 37004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37006 fft_block.w_fft_in[15]
.sym 37007 fft_block.counter_N[1]
.sym 37008 fft_block.w_fft_in[10]
.sym 37009 fft_block.w_fft_in[13]
.sym 37011 fft_block.w_fft_in[14]
.sym 37012 fft_block.w_fft_in[8]
.sym 37013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 37014 fft_block.counter_N[0]
.sym 37015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 37016 w_fft_out[7]
.sym 37017 w_fft_out[7]
.sym 37018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 37019 w_fft_out[38]
.sym 37021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 37022 w_fft_out[49]
.sym 37023 fft_block.reg_stage.w_input_regs[23]
.sym 37024 w_fft_out[62]
.sym 37032 fft_block.reg_stage.w_input_regs[61]
.sym 37034 fft_block.reg_stage.w_input_regs[59]
.sym 37035 fft_block.reg_stage.w_input_regs[124]
.sym 37036 fft_block.reg_stage.w_input_regs[60]
.sym 37037 fft_block.reg_stage.w_input_regs[125]
.sym 37040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37042 fft_block.reg_stage.w_input_regs[62]
.sym 37044 fft_block.reg_stage.w_input_regs[15]
.sym 37045 fft_block.reg_stage.w_input_regs[79]
.sym 37049 fft_block.reg_stage.w_input_regs[123]
.sym 37052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37056 fft_block.reg_stage.w_input_regs[126]
.sym 37059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37063 fft_block.reg_stage.w_input_regs[61]
.sym 37065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37066 fft_block.reg_stage.w_input_regs[125]
.sym 37069 fft_block.reg_stage.w_input_regs[124]
.sym 37070 fft_block.reg_stage.w_input_regs[60]
.sym 37071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37075 fft_block.reg_stage.w_input_regs[59]
.sym 37076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37078 fft_block.reg_stage.w_input_regs[123]
.sym 37081 fft_block.reg_stage.w_input_regs[123]
.sym 37083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37084 fft_block.reg_stage.w_input_regs[59]
.sym 37087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37088 fft_block.reg_stage.w_input_regs[126]
.sym 37090 fft_block.reg_stage.w_input_regs[62]
.sym 37093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37095 fft_block.reg_stage.w_input_regs[124]
.sym 37096 fft_block.reg_stage.w_input_regs[60]
.sym 37099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37100 fft_block.reg_stage.w_input_regs[15]
.sym 37101 fft_block.reg_stage.w_input_regs[79]
.sym 37105 fft_block.reg_stage.w_input_regs[125]
.sym 37106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37108 fft_block.reg_stage.w_input_regs[61]
.sym 37109 fft_block.start_calc_$glb_ce
.sym 37110 CLK$SB_IO_IN_$glb_clk
.sym 37112 w_fft_out[23]
.sym 37113 w_fft_out[22]
.sym 37114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 37115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 37116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 37117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 37118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 37119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 37124 w_fft_out[60]
.sym 37128 w_fft_out[59]
.sym 37129 fft_block.reg_stage.w_index_out[2]
.sym 37130 fft_block.reg_stage.w_index_out[1]
.sym 37131 fft_block.reg_stage.w_index_out[0]
.sym 37132 w_fft_out[58]
.sym 37133 fft_block.counter_N[0]
.sym 37134 fft_block.w_fft_in[1]
.sym 37135 fft_block.counter_N[0]
.sym 37137 addr_count[1]
.sym 37139 fft_block.w_fft_in[0]
.sym 37142 fft_block.reg_stage.w_input_regs[126]
.sym 37143 w_fft_out[6]
.sym 37145 $PACKER_VCC_NET
.sym 37153 w_fft_out[5]
.sym 37155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 37156 fft_block.counter_N[1]
.sym 37157 w_fft_out[61]
.sym 37158 w_fft_out[21]
.sym 37159 w_fft_out[55]
.sym 37160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 37161 fft_block.counter_N[0]
.sym 37162 w_fft_out[2]
.sym 37164 w_fft_out[39]
.sym 37165 w_fft_out[50]
.sym 37166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 37167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 37168 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37169 w_fft_out[23]
.sym 37170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 37172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 37173 w_fft_out[53]
.sym 37174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 37176 w_fft_out[7]
.sym 37177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 37180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 37181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 37182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 37188 w_fft_out[5]
.sym 37189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 37192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 37193 w_fft_out[61]
.sym 37194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 37195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 37198 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37199 fft_block.counter_N[1]
.sym 37200 w_fft_out[23]
.sym 37201 w_fft_out[7]
.sym 37204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 37205 w_fft_out[2]
.sym 37206 w_fft_out[50]
.sym 37207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 37210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 37211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 37212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 37216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 37218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 37219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 37222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 37223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 37224 w_fft_out[53]
.sym 37225 w_fft_out[21]
.sym 37228 fft_block.counter_N[0]
.sym 37229 w_fft_out[55]
.sym 37230 fft_block.counter_N[1]
.sym 37231 w_fft_out[39]
.sym 37232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E
.sym 37233 CLK$SB_IO_IN_$glb_clk
.sym 37235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 37236 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 37237 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 37238 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 37239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 37240 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 37241 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]
.sym 37242 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2[0]
.sym 37251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 37254 fft_block.sel_in
.sym 37259 w_fft_out[48]
.sym 37260 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 37261 w_fft_out[1]
.sym 37262 w_fft_out[0]
.sym 37263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 37264 fft_block.sel_in
.sym 37265 fft_block.w_fft_in[0]
.sym 37268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 37270 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2[1]
.sym 37276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 37278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 37285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 37288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 37290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 37293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 37304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 37306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 37310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 37327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 37329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 37334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 37335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 37355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37356 CLK$SB_IO_IN_$glb_clk
.sym 37357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 37358 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 37359 fft_block.w_fft_in[0]
.sym 37360 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 37361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 37362 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I1[1]
.sym 37363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 37364 fft_block.w_fft_in[2]
.sym 37365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37370 fft_block.counter_N[1]
.sym 37372 w_fft_out[14]
.sym 37373 fft_block.counter_N[0]
.sym 37374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 37375 addr_count[0]
.sym 37376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 37377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 37379 fft_block.counter_N[0]
.sym 37380 fft_block.counter_N[2]
.sym 37381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 37383 $PACKER_VCC_NET
.sym 37386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 37391 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 37399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37400 addr_count[2]
.sym 37401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 37407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 37408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 37410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 37413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 37415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 37418 addr_count[0]
.sym 37419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 37420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 37422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 37424 fft_block.sel_in
.sym 37425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 37426 addr_count[1]
.sym 37427 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I1[1]
.sym 37428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 37429 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I1[0]
.sym 37430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 37432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 37435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 37439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 37441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 37446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 37447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 37456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 37457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 37458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 37459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 37462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 37468 addr_count[1]
.sym 37469 addr_count[2]
.sym 37471 addr_count[0]
.sym 37474 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I1[0]
.sym 37475 fft_block.sel_in
.sym 37476 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I1[1]
.sym 37478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37479 CLK$SB_IO_IN_$glb_clk
.sym 37480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 37481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 37483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 37485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37486 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2[1]
.sym 37487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 37488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 37493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37494 fft_block.w_fft_in[2]
.sym 37495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 37496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 37497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 37499 fft_block.counter_N[2]
.sym 37501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 37503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37504 fft_block.counter_N[2]
.sym 37507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 37508 fft_block.counter_N[0]
.sym 37510 fft_block.counter_N[0]
.sym 37511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 37512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 37515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 37516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 37523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 37537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 37591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 37592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 37605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 37606 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 37607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 37608 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 37609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 37610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 37611 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 37618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 37619 fft_block.counter_N[0]
.sym 37621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 37622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 37624 fft_block.counter_N[0]
.sym 37627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37629 fft_block.start_calc
.sym 37630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 37632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 37635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 37636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 37638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 37639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 37649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 37650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 37651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[0]
.sym 37652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 37653 fft_block.start_calc
.sym 37656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 37657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 37658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[1]
.sym 37659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 37666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 37674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[1]
.sym 37679 fft_block.start_calc
.sym 37680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[0]
.sym 37681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 37684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 37685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 37692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 37693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 37698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 37702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[0]
.sym 37705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 37708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 37709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 37710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 37715 fft_block.start_calc
.sym 37717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 37724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 37725 CLK$SB_IO_IN_$glb_clk
.sym 37727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 37728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 37730 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 37731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 37732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 37733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 37734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 37740 $PACKER_VCC_NET
.sym 37741 fft_block.counter_N[1]
.sym 37744 fft_block.counter_N[1]
.sym 37747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 37748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 37749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 37751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 37752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 37755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 37757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 37760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 37761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 37768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 37773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 37774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 37775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 37779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 37782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 37785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 37797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 37801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 37802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 37803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 37804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 37807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 37816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 37821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 37825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 37833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 37837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 37846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 37847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 37848 CLK$SB_IO_IN_$glb_clk
.sym 37850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 37852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 37853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 37854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 37855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 37856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 37857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 37863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 37868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 37869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 37870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 37874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 37879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 37880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 37881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 37883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 37895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 37896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 37897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 37903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 37904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 37905 fft_block.counter_N[0]
.sym 37909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 37912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 37913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 37914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 37916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 37924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 37925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 37926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 37927 fft_block.counter_N[0]
.sym 37932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 37955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 37962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 37966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 37967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 37968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 37969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 37970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 37971 CLK$SB_IO_IN_$glb_clk
.sym 37973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 37976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 37977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 37978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 37980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 37985 fft_block.counter_N[1]
.sym 37987 fft_block.counter_N[1]
.sym 37988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 37990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 37992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 37995 fft_block.counter_N[2]
.sym 37996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 37997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 38004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 38006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 38007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 38016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 38020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 38023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 38024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 38026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 38028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 38032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 38043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 38045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 38047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 38054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 38060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 38067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 38073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 38080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 38085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 38089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 38093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_E
.sym 38094 CLK$SB_IO_IN_$glb_clk
.sym 38097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 38098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 38099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 38100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 38101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 38102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 38103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 38108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 38116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 38118 fft_block.reg_stage.w_cps_in[7]
.sym 38121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 38124 fft_block.start_calc
.sym 38126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 38128 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38129 fft_block.reg_stage.w_cms_in[2]
.sym 38139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 38145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 38149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 38166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 38188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 38190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 38194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 38195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 38200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 38201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 38202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38212 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 38213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 38214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38217 CLK$SB_IO_IN_$glb_clk
.sym 38218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 38220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 38223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 38224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 38226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 38228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 38232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 38235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 38236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 38241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 38243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 38247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 38249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 38251 fft_block.reg_stage.w_cms_reg[29]
.sym 38254 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 38280 fft_block.reg_stage.w_cms_in[7]
.sym 38283 fft_block.reg_stage.w_cps_in[8]
.sym 38287 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 38289 fft_block.reg_stage.w_cms_in[2]
.sym 38291 fft_block.reg_stage.w_cms_in[0]
.sym 38293 fft_block.reg_stage.w_cms_in[2]
.sym 38299 fft_block.reg_stage.w_cps_in[8]
.sym 38324 fft_block.reg_stage.w_cms_in[7]
.sym 38331 fft_block.reg_stage.w_cms_in[0]
.sym 38339 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 38340 CLK$SB_IO_IN_$glb_clk
.sym 38342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 38343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 38344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 38348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 38349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 38358 fft_block.reg_stage.w_cps_reg[35]
.sym 38362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 38363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 38365 fft_block.reg_stage.w_cps_reg[18]
.sym 38369 fft_block.reg_stage.w_cps_in[8]
.sym 38375 fft_block.reg_stage.w_cms_reg[27]
.sym 38396 fft_block.reg_stage.w_cms_reg[34]
.sym 38402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 38407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 38409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 38410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 38413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 38417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 38418 fft_block.reg_stage.w_cms_reg[34]
.sym 38419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 38458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 38460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 38462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 38463 CLK$SB_IO_IN_$glb_clk
.sym 38465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 38466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 38467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 38468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 38470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 38471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 38519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 38524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 38535 fft_block.reg_stage.w_cms_reg[27]
.sym 38584 fft_block.reg_stage.w_cms_reg[27]
.sym 38585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 38586 CLK$SB_IO_IN_$glb_clk
.sym 38587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 40177 fft_block.reg_stage.w_input_regs[85]
.sym 40185 addr_count[2]
.sym 40186 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 40292 fft_block.reg_stage.w_input_regs[21]
.sym 40348 fft_block.reg_stage.w_input_regs[85]
.sym 40349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40356 fft_block.reg_stage.w_input_regs[21]
.sym 40371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40397 fft_block.w_fft_in[5]
.sym 40432 fft_block.w_fft_in[5]
.sym 40448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40449 CLK$SB_IO_IN_$glb_clk
.sym 40452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40453 fft_block.reg_stage.w_input_regs[102]
.sym 40454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40455 fft_block.reg_stage.w_input_regs[101]
.sym 40458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40461 w_fft_out[47]
.sym 40462 fft_block.counter_N[2]
.sym 40473 w_fft_out[35]
.sym 40479 fft_block.w_fft_in[6]
.sym 40483 fft_block.w_fft_in[5]
.sym 40484 w_fft_out[20]
.sym 40485 w_fft_out[46]
.sym 40500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40505 fft_block.reg_stage.w_input_regs[103]
.sym 40509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40512 fft_block.reg_stage.w_input_regs[101]
.sym 40516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40518 fft_block.reg_stage.w_input_regs[111]
.sym 40520 fft_block.reg_stage.w_input_regs[39]
.sym 40521 fft_block.reg_stage.w_input_regs[47]
.sym 40523 fft_block.reg_stage.w_input_regs[37]
.sym 40525 fft_block.reg_stage.w_input_regs[37]
.sym 40526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40527 fft_block.reg_stage.w_input_regs[101]
.sym 40531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40532 fft_block.reg_stage.w_input_regs[47]
.sym 40533 fft_block.reg_stage.w_input_regs[111]
.sym 40543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40545 fft_block.reg_stage.w_input_regs[111]
.sym 40546 fft_block.reg_stage.w_input_regs[47]
.sym 40550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40551 fft_block.reg_stage.w_input_regs[103]
.sym 40552 fft_block.reg_stage.w_input_regs[39]
.sym 40555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40556 fft_block.reg_stage.w_input_regs[103]
.sym 40557 fft_block.reg_stage.w_input_regs[39]
.sym 40571 fft_block.start_calc_$glb_ce
.sym 40572 CLK$SB_IO_IN_$glb_clk
.sym 40575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 40576 fft_block.reg_stage.w_input_regs[36]
.sym 40578 fft_block.reg_stage.w_input_regs[39]
.sym 40579 fft_block.reg_stage.w_input_regs[47]
.sym 40580 fft_block.reg_stage.w_input_regs[38]
.sym 40581 fft_block.reg_stage.w_input_regs[37]
.sym 40585 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 40588 fft_block.w_fft_in[0]
.sym 40595 fft_block.w_fft_in[3]
.sym 40597 $PACKER_VCC_NET
.sym 40598 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 40604 fft_block.reg_stage.w_input_regs[111]
.sym 40606 w_fft_out[37]
.sym 40609 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 40619 fft_block.w_fft_in[5]
.sym 40625 fft_block.w_fft_in[6]
.sym 40628 fft_block.w_fft_in[7]
.sym 40633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40641 fft_block.w_fft_in[3]
.sym 40660 fft_block.w_fft_in[5]
.sym 40675 fft_block.w_fft_in[6]
.sym 40685 fft_block.w_fft_in[3]
.sym 40691 fft_block.w_fft_in[7]
.sym 40694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40695 CLK$SB_IO_IN_$glb_clk
.sym 40697 fft_block.reg_stage.w_input_regs[80]
.sym 40698 fft_block.reg_stage.w_input_regs[87]
.sym 40699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 40700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 40701 fft_block.reg_stage.w_input_regs[83]
.sym 40702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 40703 fft_block.reg_stage.w_input_regs[84]
.sym 40704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 40708 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 40710 fft_block.reg_stage.w_input_regs[38]
.sym 40714 fft_block.w_fft_in[0]
.sym 40717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 40722 fft_block.w_fft_in[2]
.sym 40724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 40725 fft_block.w_fft_in[4]
.sym 40726 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 40728 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 40731 fft_block.w_fft_in[0]
.sym 40732 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2[0]
.sym 40738 w_fft_out[36]
.sym 40739 fft_block.sel_in
.sym 40740 fft_block.w_fft_in[6]
.sym 40741 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 40743 w_fft_out[52]
.sym 40744 fft_block.counter_N[0]
.sym 40745 w_fft_out[4]
.sym 40746 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 40747 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 40749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40750 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 40751 fft_block.counter_N[1]
.sym 40752 fft_block.counter_N[0]
.sym 40753 fft_block.sel_in
.sym 40754 w_fft_out[20]
.sym 40756 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2[0]
.sym 40757 fft_block.counter_N[2]
.sym 40758 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 40762 addr_count[1]
.sym 40763 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 40765 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2[1]
.sym 40766 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 40767 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 40768 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 40769 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 40771 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 40772 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 40773 fft_block.counter_N[1]
.sym 40774 fft_block.counter_N[2]
.sym 40777 fft_block.counter_N[0]
.sym 40778 w_fft_out[20]
.sym 40779 w_fft_out[4]
.sym 40783 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 40784 fft_block.sel_in
.sym 40785 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 40786 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 40789 w_fft_out[52]
.sym 40790 w_fft_out[36]
.sym 40792 fft_block.counter_N[0]
.sym 40795 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 40796 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 40797 fft_block.sel_in
.sym 40798 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 40802 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2[0]
.sym 40804 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2[1]
.sym 40807 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 40808 addr_count[1]
.sym 40809 fft_block.sel_in
.sym 40810 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 40814 fft_block.w_fft_in[6]
.sym 40817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40818 CLK$SB_IO_IN_$glb_clk
.sym 40820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40821 fft_block.reg_stage.w_input_regs[20]
.sym 40822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40823 fft_block.reg_stage.w_input_regs[23]
.sym 40824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40825 fft_block.reg_stage.w_input_regs[19]
.sym 40826 fft_block.reg_stage.w_input_regs[22]
.sym 40827 fft_block.reg_stage.w_input_regs[18]
.sym 40829 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 40830 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 40836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 40841 fft_block.reg_stage.w_input_regs[87]
.sym 40844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 40846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 40847 fft_block.w_fft_in[15]
.sym 40849 fft_block.reg_stage.w_input_regs[21]
.sym 40850 fft_block.reg_stage.w_input_regs[110]
.sym 40851 fft_block.reg_stage.w_input_regs[85]
.sym 40852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40853 fft_block.reg_stage.w_input_regs[21]
.sym 40854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40855 w_fft_out[59]
.sym 40862 fft_block.counter_N[2]
.sym 40863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40864 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]
.sym 40865 w_fft_out[19]
.sym 40866 fft_block.counter_N[1]
.sym 40867 w_fft_out[51]
.sym 40868 fft_block.counter_N[0]
.sym 40869 w_fft_out[35]
.sym 40871 w_fft_out[3]
.sym 40872 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1]
.sym 40874 fft_block.w_fft_in[7]
.sym 40876 fft_block.w_fft_in[15]
.sym 40877 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 40881 fft_block.sel_in
.sym 40885 fft_block.w_fft_in[14]
.sym 40886 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 40888 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 40889 fft_block.sel_in
.sym 40890 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 40891 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 40895 w_fft_out[3]
.sym 40896 w_fft_out[19]
.sym 40897 fft_block.counter_N[0]
.sym 40900 fft_block.sel_in
.sym 40901 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 40902 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 40903 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 40906 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1]
.sym 40907 fft_block.counter_N[2]
.sym 40908 fft_block.sel_in
.sym 40909 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]
.sym 40913 fft_block.w_fft_in[15]
.sym 40920 fft_block.w_fft_in[7]
.sym 40924 fft_block.counter_N[0]
.sym 40925 w_fft_out[51]
.sym 40926 w_fft_out[35]
.sym 40930 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 40931 fft_block.counter_N[2]
.sym 40932 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 40933 fft_block.counter_N[1]
.sym 40936 fft_block.w_fft_in[14]
.sym 40940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 40941 CLK$SB_IO_IN_$glb_clk
.sym 40943 fft_block.w_fft_in[14]
.sym 40944 fft_block.reg_stage.w_input_regs[127]
.sym 40945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 40946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 40947 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 40948 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 40949 fft_block.reg_stage.w_input_regs[126]
.sym 40950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 40953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 40955 fft_block.w_fft_in[9]
.sym 40956 fft_block.w_fft_in[10]
.sym 40957 w_fft_out[3]
.sym 40958 fft_block.reg_stage.w_input_regs[23]
.sym 40960 fft_block.reg_stage.w_input_regs[18]
.sym 40963 fft_block.w_fft_in[9]
.sym 40965 fft_block.reg_stage.w_input_regs[103]
.sym 40968 w_fft_out[20]
.sym 40970 fft_block.reg_stage.w_input_regs[111]
.sym 40971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 40975 fft_block.reg_stage.w_input_regs[22]
.sym 40976 w_fft_out[1]
.sym 40977 w_fft_out[46]
.sym 40978 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 40984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 40985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 40987 w_fft_out[63]
.sym 40988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 40989 fft_block.counter_N[2]
.sym 40990 w_fft_out[20]
.sym 40991 w_fft_out[47]
.sym 40992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 40993 fft_block.sel_in
.sym 40994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 40996 w_fft_out[34]
.sym 40997 w_fft_out[51]
.sym 40999 fft_block.counter_N[1]
.sym 41000 w_fft_out[11]
.sym 41001 fft_block.reg_stage.w_input_regs[85]
.sym 41002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 41005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 41007 w_fft_out[50]
.sym 41008 fft_block.w_fft_in[14]
.sym 41009 fft_block.reg_stage.w_input_regs[21]
.sym 41011 w_fft_out[36]
.sym 41012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41013 fft_block.counter_N[0]
.sym 41014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41017 fft_block.reg_stage.w_input_regs[21]
.sym 41018 fft_block.reg_stage.w_input_regs[85]
.sym 41019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 41024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 41025 fft_block.counter_N[2]
.sym 41026 fft_block.sel_in
.sym 41030 fft_block.w_fft_in[14]
.sym 41035 w_fft_out[50]
.sym 41036 fft_block.counter_N[1]
.sym 41037 w_fft_out[34]
.sym 41038 fft_block.counter_N[0]
.sym 41041 fft_block.counter_N[0]
.sym 41042 w_fft_out[47]
.sym 41043 fft_block.counter_N[1]
.sym 41044 w_fft_out[63]
.sym 41047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 41048 w_fft_out[20]
.sym 41049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41050 w_fft_out[36]
.sym 41053 w_fft_out[51]
.sym 41054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41055 w_fft_out[11]
.sym 41056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41059 fft_block.counter_N[2]
.sym 41060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 41061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 41062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 41063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41064 CLK$SB_IO_IN_$glb_clk
.sym 41066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 41067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 41068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 41069 fft_block.w_fft_in[11]
.sym 41070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 41071 fft_block.reg_stage.w_input_regs[31]
.sym 41072 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 41073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 41078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41079 fft_block.reg_stage.w_input_regs[126]
.sym 41082 fft_block.reg_stage.w_input_regs[81]
.sym 41084 fft_block.w_fft_in[10]
.sym 41087 fft_block.reg_stage.w_input_regs[127]
.sym 41090 fft_block.counter_N[1]
.sym 41091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 41093 fft_block.reg_stage.w_input_regs[31]
.sym 41094 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 41095 fft_block.counter_N[1]
.sym 41096 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 41097 fft_block.counter_N[2]
.sym 41098 w_fft_out[37]
.sym 41099 fft_block.w_fft_in[10]
.sym 41100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 41101 w_fft_out[31]
.sym 41108 fft_block.reg_stage.w_input_regs[127]
.sym 41110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41111 fft_block.counter_N[0]
.sym 41115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41116 fft_block.counter_N[1]
.sym 41117 fft_block.counter_N[0]
.sym 41118 fft_block.reg_stage.w_input_regs[86]
.sym 41119 fft_block.counter_N[1]
.sym 41121 fft_block.reg_stage.w_input_regs[85]
.sym 41123 fft_block.reg_stage.w_input_regs[21]
.sym 41124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41125 w_fft_out[31]
.sym 41130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41131 fft_block.reg_stage.w_input_regs[63]
.sym 41132 w_fft_out[62]
.sym 41135 fft_block.reg_stage.w_input_regs[22]
.sym 41136 w_fft_out[15]
.sym 41137 w_fft_out[46]
.sym 41138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41140 w_fft_out[31]
.sym 41141 fft_block.counter_N[1]
.sym 41142 w_fft_out[15]
.sym 41143 fft_block.counter_N[0]
.sym 41146 fft_block.reg_stage.w_input_regs[127]
.sym 41147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41148 fft_block.reg_stage.w_input_regs[63]
.sym 41153 fft_block.reg_stage.w_input_regs[22]
.sym 41154 fft_block.reg_stage.w_input_regs[86]
.sym 41155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41158 fft_block.reg_stage.w_input_regs[63]
.sym 41159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41160 fft_block.reg_stage.w_input_regs[127]
.sym 41164 fft_block.counter_N[1]
.sym 41165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41166 fft_block.counter_N[0]
.sym 41167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41171 fft_block.reg_stage.w_input_regs[86]
.sym 41172 fft_block.reg_stage.w_input_regs[22]
.sym 41176 fft_block.reg_stage.w_input_regs[21]
.sym 41177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41179 fft_block.reg_stage.w_input_regs[85]
.sym 41182 w_fft_out[46]
.sym 41183 fft_block.counter_N[1]
.sym 41184 fft_block.counter_N[0]
.sym 41185 w_fft_out[62]
.sym 41186 fft_block.start_calc_$glb_ce
.sym 41187 CLK$SB_IO_IN_$glb_clk
.sym 41189 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[3]
.sym 41190 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 41191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 41192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 41193 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 41194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]
.sym 41195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 41196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 41201 fft_block.reg_stage.w_input_regs[30]
.sym 41203 fft_block.w_fft_in[12]
.sym 41204 fft_block.w_fft_in[11]
.sym 41205 fft_block.reg_stage.w_input_regs[28]
.sym 41206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41207 fft_block.sel_in
.sym 41208 w_fft_out[0]
.sym 41209 w_fft_out[42]
.sym 41210 fft_block.w_fft_in[0]
.sym 41211 w_fft_out[52]
.sym 41213 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 41214 w_fft_out[54]
.sym 41215 fft_block.w_fft_in[0]
.sym 41216 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2[0]
.sym 41217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41219 fft_block.reg_stage.w_input_regs[95]
.sym 41220 w_fft_out[56]
.sym 41221 fft_block.w_fft_in[2]
.sym 41222 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41230 w_fft_out[7]
.sym 41231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 41232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41237 fft_block.reg_stage.w_input_regs[87]
.sym 41238 w_fft_out[39]
.sym 41240 w_fft_out[4]
.sym 41241 w_fft_out[63]
.sym 41242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 41243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 41244 fft_block.reg_stage.w_input_regs[23]
.sym 41245 fft_block.reg_stage.w_input_regs[87]
.sym 41246 w_fft_out[23]
.sym 41247 w_fft_out[55]
.sym 41248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 41250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 41251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 41254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41256 w_fft_out[47]
.sym 41259 w_fft_out[31]
.sym 41260 w_fft_out[15]
.sym 41261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 41263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41264 fft_block.reg_stage.w_input_regs[23]
.sym 41265 fft_block.reg_stage.w_input_regs[87]
.sym 41269 fft_block.reg_stage.w_input_regs[23]
.sym 41270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41271 fft_block.reg_stage.w_input_regs[87]
.sym 41275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 41276 w_fft_out[4]
.sym 41281 w_fft_out[39]
.sym 41282 w_fft_out[7]
.sym 41283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 41287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 41288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 41289 w_fft_out[23]
.sym 41290 w_fft_out[47]
.sym 41293 w_fft_out[55]
.sym 41294 w_fft_out[63]
.sym 41295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 41299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 41300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 41302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 41305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 41306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41307 w_fft_out[15]
.sym 41308 w_fft_out[31]
.sym 41309 fft_block.start_calc_$glb_ce
.sym 41310 CLK$SB_IO_IN_$glb_clk
.sym 41312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 41314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 41315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 41316 w_fft_out[30]
.sym 41317 w_fft_out[31]
.sym 41318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 41319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 41324 w_fft_out[14]
.sym 41330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 41335 fft_block.w_fft_in[9]
.sym 41337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 41338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 41340 w_fft_out[61]
.sym 41342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 41343 w_fft_out[8]
.sym 41344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 41355 w_fft_out[62]
.sym 41356 w_fft_out[6]
.sym 41358 addr_count[1]
.sym 41359 fft_block.counter_N[0]
.sym 41360 w_fft_out[38]
.sym 41362 w_fft_out[22]
.sym 41363 fft_block.counter_N[0]
.sym 41364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 41365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 41366 fft_block.counter_N[1]
.sym 41367 addr_count[0]
.sym 41369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41373 fft_block.sel_in
.sym 41374 w_fft_out[54]
.sym 41377 fft_block.counter_N[2]
.sym 41380 addr_count[2]
.sym 41381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41382 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 41383 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]
.sym 41386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 41387 w_fft_out[38]
.sym 41388 w_fft_out[22]
.sym 41389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 41392 addr_count[1]
.sym 41393 addr_count[2]
.sym 41394 addr_count[0]
.sym 41398 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 41399 fft_block.counter_N[2]
.sym 41400 fft_block.counter_N[1]
.sym 41401 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]
.sym 41404 addr_count[0]
.sym 41405 addr_count[2]
.sym 41406 addr_count[1]
.sym 41410 w_fft_out[62]
.sym 41411 w_fft_out[6]
.sym 41412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 41413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41416 w_fft_out[54]
.sym 41418 w_fft_out[38]
.sym 41419 fft_block.counter_N[0]
.sym 41423 w_fft_out[6]
.sym 41424 w_fft_out[22]
.sym 41425 fft_block.counter_N[0]
.sym 41428 addr_count[1]
.sym 41429 fft_block.sel_in
.sym 41430 addr_count[0]
.sym 41431 addr_count[2]
.sym 41435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I3_O[3]
.sym 41437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 41438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 41439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41440 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I2[1]
.sym 41441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41442 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2[1]
.sym 41448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 41449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 41451 w_fft_out[49]
.sym 41452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41453 spi_out.addr[1]
.sym 41458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 41460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 41462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 41470 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 41476 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 41477 fft_block.sel_in
.sym 41482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 41486 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 41487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 41488 fft_block.counter_N[2]
.sym 41489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 41490 w_fft_out[1]
.sym 41491 w_fft_out[0]
.sym 41492 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 41493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 41495 addr_count[1]
.sym 41496 addr_count[2]
.sym 41498 addr_count[0]
.sym 41499 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2[1]
.sym 41500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 41503 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 41505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41506 fft_block.counter_N[1]
.sym 41507 fft_block.counter_N[0]
.sym 41509 addr_count[2]
.sym 41510 fft_block.sel_in
.sym 41511 addr_count[0]
.sym 41512 addr_count[1]
.sym 41515 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2[1]
.sym 41516 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 41517 fft_block.sel_in
.sym 41521 addr_count[2]
.sym 41522 fft_block.sel_in
.sym 41523 addr_count[0]
.sym 41524 addr_count[1]
.sym 41527 w_fft_out[1]
.sym 41528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41529 fft_block.counter_N[2]
.sym 41530 fft_block.counter_N[0]
.sym 41533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 41534 fft_block.counter_N[1]
.sym 41535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 41536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 41539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 41541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 41545 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 41546 fft_block.counter_N[2]
.sym 41547 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 41548 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 41551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 41552 w_fft_out[0]
.sym 41553 fft_block.counter_N[2]
.sym 41554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 41558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 41561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 41562 spi_out.send_data[7]
.sym 41563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 41564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 41577 fft_block.start_calc
.sym 41578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 41582 fft_block.counter_N[1]
.sym 41583 fft_block.counter_N[2]
.sym 41584 fft_block.counter_N[2]
.sym 41585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41586 spi_out.addr[0]
.sym 41587 spi_out.addr[1]
.sym 41588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 41590 spi_out.addr[2]
.sym 41591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41592 fft_block.counter_N[1]
.sym 41593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 41599 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 41600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 41602 fft_block.counter_N[2]
.sym 41603 fft_block.sel_in
.sym 41606 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 41607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41608 w_fft_out[48]
.sym 41611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 41617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 41618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 41620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 41621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 41623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 41624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 41626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 41627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 41630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 41632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 41633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 41635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 41641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 41645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 41646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 41647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41650 fft_block.counter_N[2]
.sym 41651 w_fft_out[48]
.sym 41652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 41653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 41656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 41657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 41662 fft_block.counter_N[2]
.sym 41663 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 41664 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 41665 fft_block.sel_in
.sym 41668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 41669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 41670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 41674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 41675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 41676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41681 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 41682 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 41683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 41684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41686 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 41687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41702 fft_block.sel_in
.sym 41703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 41704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 41705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 41707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 41714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 41722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 41725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 41727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 41728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41729 fft_block.counter_N[0]
.sym 41730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 41731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 41739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41744 fft_block.counter_N[2]
.sym 41745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 41749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 41752 fft_block.counter_N[1]
.sym 41763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 41764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 41767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 41768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 41769 fft_block.counter_N[2]
.sym 41774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 41776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41782 fft_block.counter_N[1]
.sym 41785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 41791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41794 fft_block.counter_N[0]
.sym 41797 fft_block.counter_N[1]
.sym 41798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 41802 CLK$SB_IO_IN_$glb_clk
.sym 41804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 41805 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 41806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 41807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 41808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 41809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 41810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[2]
.sym 41811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 41817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 41819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 41820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 41829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 41831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 41834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 41836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 41838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 41839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 41845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 41847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 41849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 41855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 41856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 41861 fft_block.counter_N[2]
.sym 41862 fft_block.counter_N[0]
.sym 41863 fft_block.counter_N[1]
.sym 41864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 41865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 41868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 41869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41871 fft_block.counter_N[1]
.sym 41872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 41873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 41874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 41876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 41878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41879 fft_block.counter_N[1]
.sym 41880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41881 fft_block.counter_N[0]
.sym 41884 fft_block.counter_N[0]
.sym 41885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 41886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 41887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 41890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 41896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 41897 fft_block.counter_N[1]
.sym 41898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 41899 fft_block.counter_N[2]
.sym 41903 fft_block.counter_N[0]
.sym 41904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 41909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 41911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 41914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 41920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 41921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 41923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 41924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 41925 CLK$SB_IO_IN_$glb_clk
.sym 41927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 41928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 41930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 41932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 41934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 41939 spi_out.send_data[5]
.sym 41940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 41941 fft_block.counter_N[0]
.sym 41942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 41943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 41944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 41945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 41946 fft_block.counter_N[0]
.sym 41948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 41949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 41952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 41958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 41969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 41973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 41975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 41977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 41983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 41994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 41995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 41996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 41998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 41999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 42002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 42004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 42007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 42008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 42009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 42014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 42019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 42027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 42031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 42032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 42033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 42034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 42040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 42045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 42047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 42048 CLK$SB_IO_IN_$glb_clk
.sym 42050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 42051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 42052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 42054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 42055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 42056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 42057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 42058 fft_block.start_calc
.sym 42062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 42070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42072 fft_block.start_calc
.sym 42074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 42076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 42077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 42079 fft_block.reg_stage.w_cps_reg[35]
.sym 42081 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 42092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 42093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 42094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 42095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 42101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 42102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 42104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 42106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 42109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 42110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 42115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 42118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 42122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 42125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 42127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 42130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 42131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 42136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 42137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 42138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 42139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 42142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 42144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 42145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 42149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 42154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 42155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 42156 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 42160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 42161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 42162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 42163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 42167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 42168 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42169 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 42170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42171 CLK$SB_IO_IN_$glb_clk
.sym 42172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 42173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 42174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 42176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 42177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 42178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 42179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 42180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 42186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 42188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 42191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 42200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 42203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 42204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 42206 fft_block.reg_stage.w_cps_in[8]
.sym 42221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 42226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 42231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 42239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 42242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 42244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 42245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 42246 $nextpnr_ICESTORM_LC_39$O
.sym 42249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 42252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 42255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 42258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 42260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 42264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 42266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 42268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 42270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 42273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 42274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 42276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 42278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 42280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 42282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 42284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 42286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 42289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 42290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 42291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 42292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 42297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 42301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 42317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 42325 fft_block.reg_stage.w_cps_reg[34]
.sym 42327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 42337 fft_block.start_calc
.sym 42339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 42342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 42361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 42362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 42377 fft_block.start_calc
.sym 42379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 42396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 42400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 42412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 42416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 42417 CLK$SB_IO_IN_$glb_clk
.sym 42418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 42419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 42420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 42421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 42424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 42425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42432 fft_block.reg_stage.w_cms_in[7]
.sym 42442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 42448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 42460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 42461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 42465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 42466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 42468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 42471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 42474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 42475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 42489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 42491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 42493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 42496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 42500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 42502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 42505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 42507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 42511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 42512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 42517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 42518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 42519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 42520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 42523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 42526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 42529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 42530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 42535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 42536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 42537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 42538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 42539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42540 CLK$SB_IO_IN_$glb_clk
.sym 42541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 42542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 42543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 42546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 42548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 42554 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 42559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 42563 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 42565 fft_block.reg_stage.w_cms_in[0]
.sym 42583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 42585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 42588 fft_block.reg_stage.w_cms_reg[27]
.sym 42590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 42592 fft_block.reg_stage.w_cms_reg[29]
.sym 42598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 42602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 42604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 42608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 42609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 42616 fft_block.reg_stage.w_cms_reg[29]
.sym 42617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 42618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 42623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 42624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 42625 fft_block.reg_stage.w_cms_reg[29]
.sym 42628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 42629 fft_block.reg_stage.w_cms_reg[27]
.sym 42630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 42635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 42636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 42637 fft_block.reg_stage.w_cms_reg[29]
.sym 42646 fft_block.reg_stage.w_cms_reg[27]
.sym 42647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 42648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 42652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 42654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 42655 fft_block.reg_stage.w_cms_reg[27]
.sym 42662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 42663 CLK$SB_IO_IN_$glb_clk
.sym 42806 fft_block.reg_stage.w_cps_in[8]
.sym 44369 w_fft_out[35]
.sym 44371 w_fft_out[34]
.sym 44372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44373 w_fft_out[33]
.sym 44375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44376 w_fft_out[37]
.sym 44380 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 44417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44428 fft_block.reg_stage.w_input_regs[36]
.sym 44435 fft_block.reg_stage.w_input_regs[34]
.sym 44473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44474 fft_block.w_fft_in[5]
.sym 44482 fft_block.w_fft_in[5]
.sym 44525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44526 CLK$SB_IO_IN_$glb_clk
.sym 44528 fft_block.reg_stage.w_input_regs[99]
.sym 44530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 44532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44533 fft_block.reg_stage.w_input_regs[98]
.sym 44534 fft_block.reg_stage.w_input_regs[100]
.sym 44535 fft_block.reg_stage.w_input_regs[96]
.sym 44540 fft_block.reg_stage.w_input_regs[21]
.sym 44544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44545 w_fft_out[37]
.sym 44553 fft_block.reg_stage.w_input_regs[38]
.sym 44571 fft_block.reg_stage.w_input_regs[102]
.sym 44576 fft_block.reg_stage.w_input_regs[37]
.sym 44583 fft_block.reg_stage.w_input_regs[38]
.sym 44584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44586 fft_block.w_fft_in[5]
.sym 44587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44589 fft_block.reg_stage.w_input_regs[101]
.sym 44590 fft_block.w_fft_in[6]
.sym 44592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44609 fft_block.reg_stage.w_input_regs[102]
.sym 44610 fft_block.reg_stage.w_input_regs[38]
.sym 44611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44615 fft_block.w_fft_in[6]
.sym 44620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44627 fft_block.w_fft_in[5]
.sym 44644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44645 fft_block.reg_stage.w_input_regs[101]
.sym 44646 fft_block.reg_stage.w_input_regs[37]
.sym 44648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44649 CLK$SB_IO_IN_$glb_clk
.sym 44651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44652 fft_block.reg_stage.w_input_regs[35]
.sym 44653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44654 fft_block.reg_stage.w_input_regs[32]
.sym 44655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 44656 fft_block.reg_stage.w_input_regs[34]
.sym 44657 fft_block.reg_stage.w_input_regs[46]
.sym 44658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44663 fft_block.w_fft_in[2]
.sym 44666 fft_block.start_calc
.sym 44669 fft_block.reg_stage.w_input_regs[102]
.sym 44670 fft_block.w_fft_in[4]
.sym 44676 fft_block.reg_stage.w_input_regs[84]
.sym 44677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44680 fft_block.reg_stage.w_input_regs[46]
.sym 44684 w_fft_out[33]
.sym 44686 fft_block.w_fft_in[3]
.sym 44695 fft_block.reg_stage.w_input_regs[85]
.sym 44702 fft_block.w_fft_in[15]
.sym 44703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44710 fft_block.w_fft_in[6]
.sym 44712 fft_block.w_fft_in[5]
.sym 44713 fft_block.w_fft_in[7]
.sym 44722 fft_block.w_fft_in[4]
.sym 44733 fft_block.reg_stage.w_input_regs[85]
.sym 44740 fft_block.w_fft_in[4]
.sym 44750 fft_block.w_fft_in[7]
.sym 44755 fft_block.w_fft_in[15]
.sym 44761 fft_block.w_fft_in[6]
.sym 44768 fft_block.w_fft_in[5]
.sym 44771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44772 CLK$SB_IO_IN_$glb_clk
.sym 44775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 44776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 44777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 44778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 44779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 44780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 44781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 44790 fft_block.w_fft_in[15]
.sym 44792 fft_block.reg_stage.w_input_regs[36]
.sym 44793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44795 fft_block.reg_stage.w_input_regs[110]
.sym 44796 fft_block.reg_stage.w_input_regs[39]
.sym 44797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44798 fft_block.w_fft_in[14]
.sym 44799 fft_block.reg_stage.w_input_regs[22]
.sym 44800 w_fft_out[46]
.sym 44801 w_fft_out[49]
.sym 44802 fft_block.reg_stage.w_input_regs[108]
.sym 44806 fft_block.reg_stage.w_input_regs[80]
.sym 44807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44809 fft_block.reg_stage.w_input_regs[37]
.sym 44820 fft_block.w_fft_in[7]
.sym 44821 fft_block.w_fft_in[4]
.sym 44829 fft_block.reg_stage.w_input_regs[84]
.sym 44830 fft_block.reg_stage.w_input_regs[86]
.sym 44831 fft_block.reg_stage.w_input_regs[80]
.sym 44832 fft_block.w_fft_in[3]
.sym 44834 fft_block.w_fft_in[0]
.sym 44837 fft_block.reg_stage.w_input_regs[82]
.sym 44842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44849 fft_block.w_fft_in[0]
.sym 44854 fft_block.w_fft_in[7]
.sym 44860 fft_block.reg_stage.w_input_regs[80]
.sym 44869 fft_block.reg_stage.w_input_regs[82]
.sym 44873 fft_block.w_fft_in[3]
.sym 44879 fft_block.reg_stage.w_input_regs[86]
.sym 44884 fft_block.w_fft_in[4]
.sym 44890 fft_block.reg_stage.w_input_regs[84]
.sym 44894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44895 CLK$SB_IO_IN_$glb_clk
.sym 44897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 44898 w_fft_out[43]
.sym 44899 w_fft_out[18]
.sym 44900 w_fft_out[45]
.sym 44901 w_fft_out[17]
.sym 44902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44903 w_fft_out[19]
.sym 44904 w_fft_out[44]
.sym 44913 fft_block.reg_stage.w_input_regs[111]
.sym 44922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 44923 fft_block.reg_stage.w_input_regs[82]
.sym 44924 w_fft_out[35]
.sym 44927 fft_block.w_fft_in[11]
.sym 44928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 44929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 44932 w_fft_out[27]
.sym 44939 fft_block.w_fft_in[3]
.sym 44940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44942 fft_block.reg_stage.w_input_regs[83]
.sym 44943 fft_block.w_fft_in[2]
.sym 44949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 44952 fft_block.reg_stage.w_input_regs[84]
.sym 44955 fft_block.reg_stage.w_input_regs[20]
.sym 44959 fft_block.reg_stage.w_input_regs[19]
.sym 44960 fft_block.w_fft_in[4]
.sym 44961 fft_block.reg_stage.w_input_regs[18]
.sym 44964 fft_block.w_fft_in[6]
.sym 44966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44967 fft_block.w_fft_in[7]
.sym 44968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44969 fft_block.reg_stage.w_input_regs[82]
.sym 44972 fft_block.reg_stage.w_input_regs[20]
.sym 44973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44974 fft_block.reg_stage.w_input_regs[84]
.sym 44978 fft_block.w_fft_in[4]
.sym 44984 fft_block.reg_stage.w_input_regs[19]
.sym 44985 fft_block.reg_stage.w_input_regs[83]
.sym 44986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44990 fft_block.w_fft_in[7]
.sym 44995 fft_block.reg_stage.w_input_regs[82]
.sym 44996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 44998 fft_block.reg_stage.w_input_regs[18]
.sym 45001 fft_block.w_fft_in[3]
.sym 45010 fft_block.w_fft_in[6]
.sym 45013 fft_block.w_fft_in[2]
.sym 45017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45018 CLK$SB_IO_IN_$glb_clk
.sym 45020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45021 fft_block.reg_stage.w_input_regs[95]
.sym 45022 fft_block.reg_stage.w_input_regs[94]
.sym 45023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45025 fft_block.reg_stage.w_input_regs[81]
.sym 45026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45027 fft_block.reg_stage.w_input_regs[82]
.sym 45034 fft_block.reg_stage.w_input_regs[19]
.sym 45036 fft_block.reg_stage.w_input_regs[20]
.sym 45038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45041 fft_block.reg_stage.w_input_regs[45]
.sym 45044 w_fft_out[3]
.sym 45046 w_fft_out[45]
.sym 45047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45048 w_fft_out[17]
.sym 45050 fft_block.w_fft_in[12]
.sym 45051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 45053 w_fft_out[12]
.sym 45054 w_fft_out[44]
.sym 45061 fft_block.w_fft_in[14]
.sym 45062 w_fft_out[43]
.sym 45063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 45066 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 45067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 45068 fft_block.w_fft_in[15]
.sym 45070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 45071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 45073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 45075 w_fft_out[19]
.sym 45076 w_fft_out[59]
.sym 45077 fft_block.counter_N[2]
.sym 45079 fft_block.counter_N[1]
.sym 45081 fft_block.counter_N[1]
.sym 45082 fft_block.counter_N[0]
.sym 45083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 45084 w_fft_out[35]
.sym 45085 w_fft_out[11]
.sym 45087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 45088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 45089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 45092 w_fft_out[27]
.sym 45094 fft_block.counter_N[2]
.sym 45095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 45096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 45097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 45100 fft_block.w_fft_in[15]
.sym 45106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 45107 w_fft_out[43]
.sym 45108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 45109 w_fft_out[19]
.sym 45112 w_fft_out[35]
.sym 45113 w_fft_out[27]
.sym 45114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45118 fft_block.counter_N[1]
.sym 45119 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 45120 w_fft_out[27]
.sym 45121 w_fft_out[11]
.sym 45124 w_fft_out[43]
.sym 45125 w_fft_out[59]
.sym 45126 fft_block.counter_N[0]
.sym 45127 fft_block.counter_N[1]
.sym 45132 fft_block.w_fft_in[14]
.sym 45136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 45137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 45138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 45139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 45140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45141 CLK$SB_IO_IN_$glb_clk
.sym 45143 fft_block.reg_stage.w_input_regs[16]
.sym 45144 fft_block.w_fft_in[12]
.sym 45145 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 45146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45147 fft_block.reg_stage.w_input_regs[30]
.sym 45148 fft_block.reg_stage.w_input_regs[28]
.sym 45149 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 45150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 45155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 45159 fft_block.w_fft_in[2]
.sym 45160 fft_block.reg_stage.w_input_regs[17]
.sym 45164 fft_block.reg_stage.w_input_regs[95]
.sym 45166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 45167 fft_block.reg_stage.w_input_regs[94]
.sym 45168 fft_block.counter_N[0]
.sym 45169 w_fft_out[57]
.sym 45170 w_fft_out[17]
.sym 45171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45172 fft_block.counter_N[0]
.sym 45173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 45174 fft_block.counter_N[2]
.sym 45175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 45177 w_fft_out[33]
.sym 45178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 45185 fft_block.sel_in
.sym 45187 w_fft_out[42]
.sym 45188 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 45190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 45191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 45192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 45193 fft_block.sel_in
.sym 45195 w_fft_out[42]
.sym 45196 fft_block.counter_N[0]
.sym 45197 w_fft_out[52]
.sym 45198 fft_block.counter_N[2]
.sym 45199 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 45200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 45203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 45204 w_fft_out[3]
.sym 45205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 45207 fft_block.w_fft_in[15]
.sym 45208 w_fft_out[60]
.sym 45209 fft_block.counter_N[1]
.sym 45210 w_fft_out[59]
.sym 45211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45214 w_fft_out[58]
.sym 45215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45220 w_fft_out[60]
.sym 45223 w_fft_out[58]
.sym 45224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 45225 w_fft_out[42]
.sym 45226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45229 fft_block.sel_in
.sym 45230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 45231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 45232 fft_block.counter_N[2]
.sym 45235 fft_block.sel_in
.sym 45236 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 45237 fft_block.counter_N[2]
.sym 45238 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 45241 w_fft_out[3]
.sym 45242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 45243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45244 w_fft_out[59]
.sym 45249 fft_block.w_fft_in[15]
.sym 45253 fft_block.counter_N[1]
.sym 45254 w_fft_out[58]
.sym 45255 w_fft_out[42]
.sym 45256 fft_block.counter_N[0]
.sym 45259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 45260 w_fft_out[52]
.sym 45261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 45262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45264 CLK$SB_IO_IN_$glb_clk
.sym 45266 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 45267 fft_block.reg_stage.w_input_regs[91]
.sym 45268 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 45269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 45270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 45271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 45272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 45273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 45280 fft_block.reg_stage.w_input_regs[31]
.sym 45281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 45292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]
.sym 45293 fft_block.w_fft_in[8]
.sym 45294 w_fft_out[49]
.sym 45295 spi_out.addr[3]
.sym 45297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45298 fft_block.w_fft_in[1]
.sym 45299 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 45300 w_fft_out[46]
.sym 45301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45307 w_fft_out[1]
.sym 45308 fft_block.counter_N[1]
.sym 45310 fft_block.counter_N[2]
.sym 45311 w_fft_out[30]
.sym 45313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 45315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45316 fft_block.counter_N[1]
.sym 45318 w_fft_out[45]
.sym 45319 w_fft_out[37]
.sym 45320 w_fft_out[14]
.sym 45321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 45323 w_fft_out[61]
.sym 45324 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 45327 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 45328 fft_block.counter_N[0]
.sym 45329 w_fft_out[57]
.sym 45330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 45331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 45334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 45335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45336 fft_block.sel_in
.sym 45337 w_fft_out[29]
.sym 45338 w_fft_out[13]
.sym 45340 fft_block.sel_in
.sym 45341 fft_block.counter_N[2]
.sym 45342 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 45343 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 45346 fft_block.counter_N[1]
.sym 45347 w_fft_out[61]
.sym 45348 fft_block.counter_N[0]
.sym 45349 w_fft_out[45]
.sym 45352 w_fft_out[57]
.sym 45353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45354 w_fft_out[1]
.sym 45355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 45358 w_fft_out[37]
.sym 45359 w_fft_out[13]
.sym 45360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45364 fft_block.counter_N[1]
.sym 45365 w_fft_out[29]
.sym 45366 w_fft_out[13]
.sym 45367 fft_block.counter_N[0]
.sym 45370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 45371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 45372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 45376 w_fft_out[14]
.sym 45377 fft_block.counter_N[1]
.sym 45378 w_fft_out[30]
.sym 45379 fft_block.counter_N[0]
.sym 45382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 45384 w_fft_out[29]
.sym 45385 w_fft_out[45]
.sym 45389 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 45390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 45393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 45395 w_fft_out[29]
.sym 45396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 45401 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[3]
.sym 45408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 45412 w_fft_out[25]
.sym 45413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 45414 spi_out.addr[0]
.sym 45415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 45416 w_fft_out[25]
.sym 45417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 45419 w_fft_out[9]
.sym 45420 w_fft_out[10]
.sym 45421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 45424 spi_out.addr[1]
.sym 45430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 45431 spi_out.addr[1]
.sym 45432 fft_block.reg_stage.w_input_regs[95]
.sym 45434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45435 w_fft_out[54]
.sym 45436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 45437 spi_out.addr[3]
.sym 45439 spi_out.addr[2]
.sym 45440 fft_block.reg_stage.w_input_regs[31]
.sym 45441 spi_out.addr[0]
.sym 45442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 45444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 45445 w_fft_out[49]
.sym 45448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45449 w_fft_out[33]
.sym 45453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 45454 fft_block.counter_N[2]
.sym 45455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45456 w_fft_out[14]
.sym 45457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 45458 w_fft_out[30]
.sym 45459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45460 w_fft_out[46]
.sym 45461 fft_block.counter_N[0]
.sym 45463 spi_out.addr[0]
.sym 45464 spi_out.addr[1]
.sym 45465 spi_out.addr[2]
.sym 45466 spi_out.addr[3]
.sym 45469 fft_block.counter_N[2]
.sym 45470 fft_block.counter_N[0]
.sym 45471 w_fft_out[33]
.sym 45472 w_fft_out[49]
.sym 45475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 45476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 45478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 45481 w_fft_out[54]
.sym 45482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 45483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 45484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45487 fft_block.reg_stage.w_input_regs[95]
.sym 45488 fft_block.reg_stage.w_input_regs[31]
.sym 45489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 45495 fft_block.reg_stage.w_input_regs[31]
.sym 45496 fft_block.reg_stage.w_input_regs[95]
.sym 45500 w_fft_out[30]
.sym 45501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45505 w_fft_out[46]
.sym 45506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45507 w_fft_out[14]
.sym 45508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 45509 fft_block.start_calc_$glb_ce
.sym 45510 CLK$SB_IO_IN_$glb_clk
.sym 45512 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[2]
.sym 45513 fft_block.w_fft_in[8]
.sym 45514 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 45515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 45516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 45517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45518 spi_out.send_data[1]
.sym 45519 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 45525 spi_out.addr[1]
.sym 45527 spi_out.addr[0]
.sym 45529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 45530 spi_out.addr[1]
.sym 45531 spi_out.addr[2]
.sym 45532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 45533 spi_out.addr[3]
.sym 45534 fft_block.w_fft_in[10]
.sym 45535 spi_out.addr[2]
.sym 45536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45538 spi_out.addr[3]
.sym 45539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45541 spi_out.addr[0]
.sym 45543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 45545 w_fft_out[17]
.sym 45546 spi_out.addr[2]
.sym 45547 w_fft_out[48]
.sym 45553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 45555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 45559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 45564 w_fft_out[8]
.sym 45565 spi_out.addr[3]
.sym 45566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 45567 w_fft_out[56]
.sym 45568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45569 spi_out.addr[0]
.sym 45570 spi_out.addr[1]
.sym 45571 w_fft_out[48]
.sym 45572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 45573 spi_out.addr[2]
.sym 45574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I3_O[3]
.sym 45580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 45581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 45582 fft_block.counter_N[2]
.sym 45583 fft_block.counter_N[1]
.sym 45586 fft_block.counter_N[2]
.sym 45587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 45588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45594 w_fft_out[56]
.sym 45595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 45604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 45605 w_fft_out[48]
.sym 45606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 45607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I3_O[3]
.sym 45610 spi_out.addr[2]
.sym 45611 spi_out.addr[3]
.sym 45612 spi_out.addr[0]
.sym 45613 spi_out.addr[1]
.sym 45616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 45617 fft_block.counter_N[2]
.sym 45618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 45619 w_fft_out[8]
.sym 45622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 45623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 45624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 45625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45628 fft_block.counter_N[1]
.sym 45629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 45636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[3]
.sym 45637 spi_out.send_data[2]
.sym 45638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 45639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 45641 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 45642 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 45647 w_fft_out[56]
.sym 45648 spi_out.send_data[1]
.sym 45651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 45654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 45656 fft_block.start_calc
.sym 45658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 45661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 45662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 45664 fft_block.counter_N[0]
.sym 45665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 45666 fft_block.counter_N[1]
.sym 45668 fft_block.counter_N[1]
.sym 45669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45670 fft_block.counter_N[0]
.sym 45676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 45680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45684 spi_out.addr[0]
.sym 45687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 45690 fft_block.counter_N[1]
.sym 45691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45693 spi_out.addr[2]
.sym 45694 spi_out.addr[1]
.sym 45695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 45697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45698 spi_out.addr[3]
.sym 45700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45701 spi_out.addr[0]
.sym 45702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45703 fft_block.counter_N[0]
.sym 45704 spi_out.addr[1]
.sym 45705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45706 fft_block.counter_N[0]
.sym 45707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 45709 spi_out.addr[3]
.sym 45710 spi_out.addr[0]
.sym 45711 spi_out.addr[1]
.sym 45712 spi_out.addr[2]
.sym 45721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45727 spi_out.addr[1]
.sym 45728 spi_out.addr[0]
.sym 45729 spi_out.addr[2]
.sym 45730 spi_out.addr[3]
.sym 45733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 45734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 45736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45739 fft_block.counter_N[1]
.sym 45740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45741 fft_block.counter_N[0]
.sym 45742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 45747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 45751 fft_block.counter_N[1]
.sym 45752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45754 fft_block.counter_N[0]
.sym 45756 CLK$SB_IO_IN_$glb_clk
.sym 45758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 45760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[3]
.sym 45761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 45762 spi_out.send_data[4]
.sym 45763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 45764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 45765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 45770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 45776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 45778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45780 spi_out.send_data[7]
.sym 45783 spi_out.send_data[4]
.sym 45785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 45786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 45788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 45791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]
.sym 45799 spi_out.addr[0]
.sym 45800 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 45801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 45803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 45806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 45808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45812 fft_block.counter_N[2]
.sym 45813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45816 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 45818 spi_out.addr[2]
.sym 45820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 45823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45826 fft_block.counter_N[1]
.sym 45828 fft_block.counter_N[1]
.sym 45830 fft_block.counter_N[0]
.sym 45832 fft_block.counter_N[2]
.sym 45833 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 45834 fft_block.counter_N[1]
.sym 45835 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 45838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45839 fft_block.counter_N[0]
.sym 45840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45841 fft_block.counter_N[1]
.sym 45844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 45846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 45851 fft_block.counter_N[0]
.sym 45852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45865 fft_block.counter_N[1]
.sym 45868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 45870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 45871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 45874 spi_out.addr[2]
.sym 45875 spi_out.addr[0]
.sym 45876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 45882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 45883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 45885 spi_out.send_data[5]
.sym 45886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 45887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 45888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 45893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 45894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 45895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 45904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 45909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 45911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 45914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45926 spi_out.addr[1]
.sym 45928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 45929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45931 spi_out.addr[2]
.sym 45932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 45935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 45937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 45942 fft_block.counter_N[0]
.sym 45944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 45945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 45946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 45949 fft_block.counter_N[1]
.sym 45950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 45951 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 45953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 45955 fft_block.counter_N[0]
.sym 45956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 45957 fft_block.counter_N[1]
.sym 45958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 45961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45964 fft_block.counter_N[0]
.sym 45967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45969 spi_out.addr[1]
.sym 45970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45974 spi_out.addr[2]
.sym 45975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 45980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 45981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 45985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 45986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 45987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 45991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 45993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 45994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 45997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 45998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 45999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 46000 fft_block.counter_N[0]
.sym 46004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]
.sym 46006 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 46007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[2]
.sym 46008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 46009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 46010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 46011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 46016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 46020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 46022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 46025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 46026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 46030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 46034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 46037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 46039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 46050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 46052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 46053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 46057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 46060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 46061 fft_block.counter_N[1]
.sym 46062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 46063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 46064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 46066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46067 fft_block.counter_N[0]
.sym 46068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 46070 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 46074 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 46075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 46076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 46078 fft_block.counter_N[0]
.sym 46079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 46080 fft_block.counter_N[1]
.sym 46081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 46084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 46085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 46086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 46091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 46096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 46098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 46099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 46102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 46105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 46109 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 46110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 46115 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 46116 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 46117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 46121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 46122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46125 CLK$SB_IO_IN_$glb_clk
.sym 46126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 46127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 46128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 46129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 46130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46131 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 46132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 46133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 46134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 46140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 46143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 46144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 46146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 46149 fft_block.reg_stage.w_cps_in[8]
.sym 46152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 46153 fft_block.counter_N[0]
.sym 46154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 46157 fft_block.counter_N[1]
.sym 46158 fft_block.counter_N[0]
.sym 46161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 46162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 46170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 46177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 46179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 46181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 46182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 46183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 46186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 46187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 46189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 46190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 46193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 46194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 46195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 46197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 46201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 46203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 46208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 46210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 46213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46214 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 46215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 46219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 46220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 46221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 46225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 46227 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 46228 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 46231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 46232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 46237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 46238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 46239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 46240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 46243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 46245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 46246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 46247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46248 CLK$SB_IO_IN_$glb_clk
.sym 46249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 46250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 46252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 46253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 46254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 46256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 46257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46262 fft_block.start_calc
.sym 46263 fft_block.reg_stage.w_cps_reg[10]
.sym 46264 fft_block.reg_stage.w_cps_reg[34]
.sym 46267 fft_block.reg_stage.w_cps_reg[20]
.sym 46268 fft_block.reg_stage.w_cps_reg[11]
.sym 46271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 46272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 46273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 46276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 46279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 46282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 46284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 46295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 46296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 46297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 46299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 46300 fft_block.reg_stage.w_cps_reg[35]
.sym 46302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 46305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 46307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46308 fft_block.reg_stage.w_cps_reg[34]
.sym 46310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 46318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 46319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 46320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 46321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 46322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 46325 fft_block.reg_stage.w_cps_reg[34]
.sym 46326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 46327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 46330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 46331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 46336 fft_block.reg_stage.w_cps_reg[35]
.sym 46338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 46339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 46342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 46343 fft_block.reg_stage.w_cps_reg[35]
.sym 46344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 46348 fft_block.reg_stage.w_cps_reg[35]
.sym 46349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 46351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 46355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 46356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 46360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 46362 fft_block.reg_stage.w_cps_reg[35]
.sym 46363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 46366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 46367 fft_block.reg_stage.w_cps_reg[35]
.sym 46368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 46370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 46371 CLK$SB_IO_IN_$glb_clk
.sym 46373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 46376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 46378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 46389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 46390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 46393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 46403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 46408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 46416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 46423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 46424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 46426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 46432 fft_block.reg_stage.w_cps_reg[35]
.sym 46453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 46454 fft_block.reg_stage.w_cps_reg[35]
.sym 46455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 46478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 46479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 46480 fft_block.reg_stage.w_cps_reg[35]
.sym 46493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 46494 CLK$SB_IO_IN_$glb_clk
.sym 46496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 46498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 46499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 46500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 46501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 46502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 46510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 46512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 46527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 46547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 46556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 46558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 46560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 46561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 46563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 46567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 46568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 46572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 46576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 46579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 46583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 46584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 46595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 46596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 46600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 46601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 46606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 46609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 46612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 46615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 46616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46617 CLK$SB_IO_IN_$glb_clk
.sym 46618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 46624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 46625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 46626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 46635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 46637 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 46639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 46660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 46661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 46663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 46668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 46670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 46671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 46672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 46677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 46686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 46696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 46699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 46701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 46702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 46706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 46711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 46714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 46718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 46720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 46723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 46726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 46730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 46731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 46732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 46736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 46739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 46740 CLK$SB_IO_IN_$glb_clk
.sym 46741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 46883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 48337 w_fft_out[35]
.sym 48447 w_fft_out[32]
.sym 48451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 48496 w_fft_out[34]
.sym 48501 fft_block.w_fft_in[1]
.sym 48502 fft_block.w_fft_in[12]
.sym 48512 fft_block.reg_stage.w_input_regs[33]
.sym 48526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48528 fft_block.reg_stage.w_input_regs[98]
.sym 48529 fft_block.reg_stage.w_input_regs[100]
.sym 48531 fft_block.reg_stage.w_input_regs[99]
.sym 48538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48541 fft_block.reg_stage.w_input_regs[34]
.sym 48544 fft_block.reg_stage.w_input_regs[36]
.sym 48545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48549 fft_block.reg_stage.w_input_regs[102]
.sym 48550 fft_block.reg_stage.w_input_regs[35]
.sym 48552 fft_block.reg_stage.w_input_regs[38]
.sym 48554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48558 fft_block.reg_stage.w_input_regs[100]
.sym 48559 fft_block.reg_stage.w_input_regs[36]
.sym 48568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48570 fft_block.reg_stage.w_input_regs[35]
.sym 48571 fft_block.reg_stage.w_input_regs[99]
.sym 48574 fft_block.reg_stage.w_input_regs[99]
.sym 48575 fft_block.reg_stage.w_input_regs[35]
.sym 48577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48580 fft_block.reg_stage.w_input_regs[34]
.sym 48582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48583 fft_block.reg_stage.w_input_regs[98]
.sym 48592 fft_block.reg_stage.w_input_regs[34]
.sym 48594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48595 fft_block.reg_stage.w_input_regs[98]
.sym 48599 fft_block.reg_stage.w_input_regs[38]
.sym 48600 fft_block.reg_stage.w_input_regs[102]
.sym 48601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48602 fft_block.start_calc_$glb_ce
.sym 48603 CLK$SB_IO_IN_$glb_clk
.sym 48605 fft_block.reg_stage.w_input_regs[108]
.sym 48606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48608 fft_block.reg_stage.w_input_regs[97]
.sym 48609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 48627 w_fft_out[33]
.sym 48634 w_fft_out[33]
.sym 48636 fft_block.reg_stage.w_input_regs[35]
.sym 48646 fft_block.w_fft_in[4]
.sym 48648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 48649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48650 fft_block.reg_stage.w_input_regs[101]
.sym 48652 fft_block.reg_stage.w_input_regs[100]
.sym 48659 fft_block.w_fft_in[2]
.sym 48664 fft_block.reg_stage.w_input_regs[36]
.sym 48672 fft_block.w_fft_in[0]
.sym 48677 fft_block.w_fft_in[3]
.sym 48679 fft_block.w_fft_in[3]
.sym 48693 fft_block.reg_stage.w_input_regs[101]
.sym 48703 fft_block.reg_stage.w_input_regs[36]
.sym 48705 fft_block.reg_stage.w_input_regs[100]
.sym 48706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48712 fft_block.w_fft_in[2]
.sym 48717 fft_block.w_fft_in[4]
.sym 48721 fft_block.w_fft_in[0]
.sym 48725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 48726 CLK$SB_IO_IN_$glb_clk
.sym 48730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48731 fft_block.reg_stage.w_input_regs[44]
.sym 48733 fft_block.reg_stage.w_input_regs[33]
.sym 48734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 48739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 48741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48745 fft_block.reg_stage.w_input_regs[37]
.sym 48746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48747 fft_block.reg_stage.w_input_regs[108]
.sym 48756 fft_block.reg_stage.w_input_regs[46]
.sym 48758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 48769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48771 fft_block.reg_stage.w_input_regs[110]
.sym 48788 fft_block.w_fft_in[0]
.sym 48789 fft_block.reg_stage.w_input_regs[83]
.sym 48790 fft_block.reg_stage.w_index_out[2]
.sym 48791 fft_block.reg_stage.w_index_out[0]
.sym 48793 fft_block.reg_stage.w_index_out[1]
.sym 48795 fft_block.w_fft_in[3]
.sym 48796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48797 fft_block.w_fft_in[14]
.sym 48799 fft_block.reg_stage.w_input_regs[46]
.sym 48800 fft_block.w_fft_in[2]
.sym 48802 fft_block.reg_stage.w_input_regs[110]
.sym 48804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48805 fft_block.reg_stage.w_input_regs[46]
.sym 48810 fft_block.w_fft_in[3]
.sym 48814 fft_block.reg_stage.w_index_out[0]
.sym 48815 fft_block.reg_stage.w_index_out[2]
.sym 48817 fft_block.reg_stage.w_index_out[1]
.sym 48820 fft_block.w_fft_in[0]
.sym 48828 fft_block.reg_stage.w_input_regs[83]
.sym 48833 fft_block.w_fft_in[2]
.sym 48839 fft_block.w_fft_in[14]
.sym 48844 fft_block.reg_stage.w_index_out[1]
.sym 48846 fft_block.reg_stage.w_index_out[2]
.sym 48847 fft_block.reg_stage.w_index_out[0]
.sym 48848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 48849 CLK$SB_IO_IN_$glb_clk
.sym 48852 fft_block.reg_stage.w_input_regs[106]
.sym 48853 fft_block.reg_stage.w_input_regs[109]
.sym 48854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 48855 fft_block.reg_stage.w_input_regs[105]
.sym 48856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 48857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 48858 fft_block.reg_stage.w_input_regs[104]
.sym 48863 fft_block.w_fft_in[11]
.sym 48864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48865 fft_block.reg_stage.w_input_regs[34]
.sym 48867 fft_block.reg_stage.w_input_regs[35]
.sym 48872 fft_block.reg_stage.w_input_regs[47]
.sym 48876 fft_block.reg_stage.w_input_regs[108]
.sym 48877 fft_block.reg_stage.w_input_regs[44]
.sym 48879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 48880 w_fft_out[34]
.sym 48881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 48884 w_fft_out[34]
.sym 48885 fft_block.w_fft_in[8]
.sym 48886 fft_block.w_fft_in[2]
.sym 48893 fft_block.reg_stage.w_input_regs[87]
.sym 48894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48924 $nextpnr_ICESTORM_LC_28$O
.sym 48927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 48933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 48936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 48939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 48942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 48944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 48948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 48950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 48954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 48957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 48960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 48962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 48967 fft_block.reg_stage.w_input_regs[87]
.sym 48970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 48974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 48975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 48976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 48978 w_fft_out[42]
.sym 48979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 48981 w_fft_out[41]
.sym 48985 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 48990 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49000 fft_block.w_fft_in[12]
.sym 49001 fft_block.w_fft_in[1]
.sym 49002 fft_block.reg_stage.w_index_out[0]
.sym 49003 fft_block.reg_stage.w_index_out[1]
.sym 49004 w_fft_out[44]
.sym 49005 w_fft_out[28]
.sym 49006 fft_block.reg_stage.w_index_out[2]
.sym 49008 fft_block.reg_stage.w_input_regs[28]
.sym 49009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49015 fft_block.reg_stage.w_input_regs[84]
.sym 49016 fft_block.reg_stage.w_input_regs[20]
.sym 49017 fft_block.reg_stage.w_input_regs[45]
.sym 49019 fft_block.reg_stage.w_input_regs[46]
.sym 49020 fft_block.reg_stage.w_input_regs[81]
.sym 49021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49022 fft_block.reg_stage.w_input_regs[82]
.sym 49023 fft_block.reg_stage.w_input_regs[108]
.sym 49024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49025 fft_block.reg_stage.w_input_regs[109]
.sym 49027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49028 fft_block.reg_stage.w_input_regs[19]
.sym 49030 fft_block.reg_stage.w_input_regs[18]
.sym 49033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49037 fft_block.reg_stage.w_input_regs[44]
.sym 49043 fft_block.reg_stage.w_input_regs[83]
.sym 49044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49045 fft_block.reg_stage.w_input_regs[110]
.sym 49049 fft_block.reg_stage.w_input_regs[81]
.sym 49054 fft_block.reg_stage.w_input_regs[108]
.sym 49055 fft_block.reg_stage.w_input_regs[44]
.sym 49057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49060 fft_block.reg_stage.w_input_regs[19]
.sym 49061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49063 fft_block.reg_stage.w_input_regs[83]
.sym 49067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49068 fft_block.reg_stage.w_input_regs[110]
.sym 49069 fft_block.reg_stage.w_input_regs[46]
.sym 49072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49074 fft_block.reg_stage.w_input_regs[18]
.sym 49075 fft_block.reg_stage.w_input_regs[82]
.sym 49078 fft_block.reg_stage.w_input_regs[109]
.sym 49080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49081 fft_block.reg_stage.w_input_regs[45]
.sym 49084 fft_block.reg_stage.w_input_regs[84]
.sym 49085 fft_block.reg_stage.w_input_regs[20]
.sym 49086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49090 fft_block.reg_stage.w_input_regs[109]
.sym 49091 fft_block.reg_stage.w_input_regs[45]
.sym 49092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49094 fft_block.start_calc_$glb_ce
.sym 49095 CLK$SB_IO_IN_$glb_clk
.sym 49097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49098 fft_block.reg_stage.w_input_regs[89]
.sym 49099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 49100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 49101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 49102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 49103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 49104 fft_block.reg_stage.w_input_regs[88]
.sym 49109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 49111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49112 fft_block.reg_stage.w_input_regs[23]
.sym 49119 w_fft_out[17]
.sym 49121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49122 w_fft_out[33]
.sym 49123 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 49127 fft_block.w_fft_in[8]
.sym 49128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49130 fft_block.w_fft_in[13]
.sym 49131 w_fft_out[41]
.sym 49132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49138 fft_block.w_fft_in[14]
.sym 49139 fft_block.reg_stage.w_input_regs[80]
.sym 49142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 49143 fft_block.reg_stage.w_input_regs[81]
.sym 49144 fft_block.reg_stage.w_input_regs[17]
.sym 49146 fft_block.reg_stage.w_input_regs[16]
.sym 49148 w_fft_out[18]
.sym 49149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49150 w_fft_out[34]
.sym 49151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 49153 fft_block.w_fft_in[2]
.sym 49157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49161 fft_block.w_fft_in[1]
.sym 49162 fft_block.reg_stage.w_index_out[0]
.sym 49163 fft_block.reg_stage.w_index_out[1]
.sym 49166 fft_block.reg_stage.w_index_out[2]
.sym 49168 fft_block.w_fft_in[15]
.sym 49171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 49172 w_fft_out[34]
.sym 49173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 49174 w_fft_out[18]
.sym 49179 fft_block.w_fft_in[15]
.sym 49183 fft_block.w_fft_in[14]
.sym 49189 fft_block.reg_stage.w_input_regs[16]
.sym 49191 fft_block.reg_stage.w_input_regs[80]
.sym 49196 fft_block.reg_stage.w_index_out[0]
.sym 49197 fft_block.reg_stage.w_index_out[1]
.sym 49198 fft_block.reg_stage.w_index_out[2]
.sym 49201 fft_block.w_fft_in[1]
.sym 49208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49209 fft_block.reg_stage.w_input_regs[17]
.sym 49210 fft_block.reg_stage.w_input_regs[81]
.sym 49216 fft_block.w_fft_in[2]
.sym 49217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49218 CLK$SB_IO_IN_$glb_clk
.sym 49221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 49222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 49223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 49224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 49225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 49226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 49227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 49232 fft_block.reg_stage.w_input_regs[22]
.sym 49236 fft_block.w_fft_in[1]
.sym 49243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 49244 fft_block.reg_stage.w_input_regs[30]
.sym 49245 fft_block.counter_N[1]
.sym 49246 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 49247 fft_block.counter_N[2]
.sym 49251 spi_out.addr[2]
.sym 49253 spi_out.addr[3]
.sym 49254 fft_block.w_fft_in[12]
.sym 49263 fft_block.reg_stage.w_input_regs[94]
.sym 49267 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 49269 fft_block.counter_N[1]
.sym 49270 fft_block.w_fft_in[12]
.sym 49271 fft_block.counter_N[2]
.sym 49274 w_fft_out[12]
.sym 49275 w_fft_out[28]
.sym 49276 w_fft_out[44]
.sym 49277 fft_block.w_fft_in[14]
.sym 49279 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 49281 fft_block.counter_N[0]
.sym 49282 w_fft_out[60]
.sym 49283 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 49284 fft_block.w_fft_in[0]
.sym 49285 fft_block.reg_stage.w_index_out[0]
.sym 49286 fft_block.reg_stage.w_index_out[1]
.sym 49288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49289 fft_block.sel_in
.sym 49291 fft_block.reg_stage.w_index_out[2]
.sym 49295 fft_block.w_fft_in[0]
.sym 49300 fft_block.counter_N[2]
.sym 49301 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 49302 fft_block.sel_in
.sym 49303 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 49306 w_fft_out[44]
.sym 49307 fft_block.counter_N[1]
.sym 49308 fft_block.counter_N[0]
.sym 49309 w_fft_out[60]
.sym 49312 fft_block.reg_stage.w_index_out[0]
.sym 49313 fft_block.reg_stage.w_index_out[1]
.sym 49314 fft_block.reg_stage.w_index_out[2]
.sym 49318 fft_block.w_fft_in[14]
.sym 49327 fft_block.w_fft_in[12]
.sym 49330 w_fft_out[12]
.sym 49331 fft_block.counter_N[1]
.sym 49332 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 49333 w_fft_out[28]
.sym 49339 fft_block.reg_stage.w_input_regs[94]
.sym 49340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 49341 CLK$SB_IO_IN_$glb_clk
.sym 49343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 49344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 49345 fft_block.reg_stage.w_input_regs[93]
.sym 49346 fft_block.reg_stage.w_input_regs[92]
.sym 49347 fft_block.w_fft_in[13]
.sym 49348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 49349 fft_block.w_fft_in[9]
.sym 49350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49355 spi_out.addr[0]
.sym 49357 w_fft_out[27]
.sym 49361 spi_out.addr[1]
.sym 49363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 49365 w_fft_out[25]
.sym 49367 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 49368 fft_block.w_fft_in[13]
.sym 49369 fft_block.w_fft_in[8]
.sym 49371 fft_block.w_fft_in[10]
.sym 49373 fft_block.w_fft_in[2]
.sym 49374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49384 w_fft_out[12]
.sym 49385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49386 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 49387 w_fft_out[44]
.sym 49388 w_fft_out[25]
.sym 49390 w_fft_out[57]
.sym 49392 w_fft_out[33]
.sym 49393 fft_block.counter_N[0]
.sym 49394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 49395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 49400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 49402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49403 w_fft_out[41]
.sym 49405 fft_block.counter_N[1]
.sym 49406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 49407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 49409 w_fft_out[28]
.sym 49410 w_fft_out[9]
.sym 49411 fft_block.w_fft_in[11]
.sym 49412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 49417 w_fft_out[25]
.sym 49418 w_fft_out[9]
.sym 49419 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 49420 fft_block.counter_N[1]
.sym 49424 fft_block.w_fft_in[11]
.sym 49429 fft_block.counter_N[0]
.sym 49430 fft_block.counter_N[1]
.sym 49431 w_fft_out[57]
.sym 49432 w_fft_out[41]
.sym 49435 w_fft_out[9]
.sym 49437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 49442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 49443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 49444 w_fft_out[33]
.sym 49447 w_fft_out[44]
.sym 49448 w_fft_out[28]
.sym 49449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 49450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 49456 w_fft_out[41]
.sym 49459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 49460 w_fft_out[12]
.sym 49461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 49463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 49464 CLK$SB_IO_IN_$glb_clk
.sym 49466 fft_block.w_fft_in[10]
.sym 49467 w_fft_out[28]
.sym 49468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49470 w_fft_out[26]
.sym 49471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 49472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 49483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 49491 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 49494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 49495 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 49497 fft_block.counter_N[0]
.sym 49498 w_fft_out[16]
.sym 49500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49501 w_fft_out[28]
.sym 49507 w_fft_out[49]
.sym 49508 fft_block.reg_stage.w_input_regs[94]
.sym 49509 w_fft_out[17]
.sym 49510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 49511 spi_out.addr[1]
.sym 49512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 49515 spi_out.addr[2]
.sym 49516 fft_block.reg_stage.w_input_regs[30]
.sym 49518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 49519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49520 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 49521 spi_out.addr[0]
.sym 49523 spi_out.addr[3]
.sym 49524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49527 w_fft_out[26]
.sym 49528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 49529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49533 w_fft_out[25]
.sym 49534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49535 w_fft_out[26]
.sym 49536 fft_block.counter_N[1]
.sym 49537 w_fft_out[10]
.sym 49540 fft_block.counter_N[1]
.sym 49541 w_fft_out[26]
.sym 49542 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 49543 w_fft_out[10]
.sym 49546 spi_out.addr[0]
.sym 49547 spi_out.addr[3]
.sym 49548 spi_out.addr[2]
.sym 49549 spi_out.addr[1]
.sym 49552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49553 fft_block.reg_stage.w_input_regs[94]
.sym 49554 fft_block.reg_stage.w_input_regs[30]
.sym 49558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49566 w_fft_out[26]
.sym 49567 w_fft_out[10]
.sym 49570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 49571 w_fft_out[49]
.sym 49572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 49573 w_fft_out[17]
.sym 49576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 49577 fft_block.reg_stage.w_input_regs[94]
.sym 49578 fft_block.reg_stage.w_input_regs[30]
.sym 49582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 49583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 49584 w_fft_out[25]
.sym 49585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49586 fft_block.start_calc_$glb_ce
.sym 49587 CLK$SB_IO_IN_$glb_clk
.sym 49589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 49592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49593 spi_out.send_data[0]
.sym 49594 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I2[2]
.sym 49595 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[1]
.sym 49596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 49606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 49608 $PACKER_VCC_NET
.sym 49612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49614 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 49615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 49622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49623 fft_block.w_fft_in[8]
.sym 49624 fft_block.counter_N[1]
.sym 49630 spi_out.addr[0]
.sym 49631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 49632 spi_out.addr[2]
.sym 49633 spi_out.addr[3]
.sym 49635 w_fft_out[56]
.sym 49637 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 49638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 49639 fft_block.sel_in
.sym 49643 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I2[1]
.sym 49644 spi_out.addr[1]
.sym 49645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 49646 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[2]
.sym 49648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 49649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49650 fft_block.counter_N[2]
.sym 49651 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I2[2]
.sym 49652 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[1]
.sym 49653 fft_block.counter_N[0]
.sym 49654 w_fft_out[17]
.sym 49655 fft_block.counter_N[0]
.sym 49656 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 49657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 49659 fft_block.counter_N[1]
.sym 49660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49663 fft_block.counter_N[0]
.sym 49664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 49665 fft_block.counter_N[2]
.sym 49666 w_fft_out[56]
.sym 49669 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 49670 fft_block.sel_in
.sym 49671 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 49672 fft_block.counter_N[1]
.sym 49675 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I2[1]
.sym 49676 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I2[2]
.sym 49678 fft_block.counter_N[0]
.sym 49681 w_fft_out[17]
.sym 49682 fft_block.counter_N[2]
.sym 49683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 49684 fft_block.counter_N[0]
.sym 49687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49693 spi_out.addr[1]
.sym 49694 spi_out.addr[0]
.sym 49695 spi_out.addr[3]
.sym 49696 spi_out.addr[2]
.sym 49699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 49700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 49701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 49702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 49705 fft_block.counter_N[0]
.sym 49706 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[2]
.sym 49708 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[1]
.sym 49710 CLK$SB_IO_IN_$glb_clk
.sym 49712 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 49713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49714 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 49715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 49716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 49717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 49718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49725 fft_block.sel_in
.sym 49727 spi_out.addr[3]
.sym 49728 spi_out.addr[2]
.sym 49729 w_fft_out[8]
.sym 49731 spi_out.send_data[4]
.sym 49732 spi_out.addr[1]
.sym 49734 spi_out.addr[0]
.sym 49735 spi_out.addr[2]
.sym 49736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49737 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 49738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49740 spi_out.addr[0]
.sym 49742 spi_out.addr[2]
.sym 49744 spi_out.addr[3]
.sym 49745 fft_block.counter_N[2]
.sym 49746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 49753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49754 spi_out.addr[1]
.sym 49755 spi_out.addr[3]
.sym 49756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 49759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 49762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[3]
.sym 49763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[3]
.sym 49764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49767 spi_out.addr[0]
.sym 49768 spi_out.addr[2]
.sym 49771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 49772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 49773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49777 fft_block.counter_N[1]
.sym 49778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 49779 fft_block.counter_N[0]
.sym 49780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 49793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 49794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[3]
.sym 49795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 49798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[3]
.sym 49799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 49800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49810 spi_out.addr[2]
.sym 49811 spi_out.addr[1]
.sym 49812 spi_out.addr[3]
.sym 49813 spi_out.addr[0]
.sym 49816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 49817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 49818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 49819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49823 fft_block.counter_N[1]
.sym 49824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49828 fft_block.counter_N[1]
.sym 49829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49830 fft_block.counter_N[0]
.sym 49831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49833 CLK$SB_IO_IN_$glb_clk
.sym 49835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 49841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 49848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 49855 spi_out.addr[0]
.sym 49857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 49858 spi_out.addr[1]
.sym 49859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49860 spi_out.send_data[2]
.sym 49862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 49864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 49867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 49868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49870 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 49876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 49877 fft_block.counter_N[0]
.sym 49879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 49880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 49881 fft_block.counter_N[1]
.sym 49882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49886 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 49887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 49888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 49889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 49892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 49894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 49895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 49896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 49899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 49904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 49911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 49912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 49915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 49916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 49917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 49918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 49921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 49922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 49924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 49928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 49929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 49933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 49935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 49936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 49939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 49946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 49947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 49951 fft_block.counter_N[1]
.sym 49952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49953 fft_block.counter_N[0]
.sym 49954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 49956 CLK$SB_IO_IN_$glb_clk
.sym 49958 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 49959 spi_out.send_data[3]
.sym 49960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 49961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[3]
.sym 49962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 49963 spi_out.send_data[6]
.sym 49964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 49965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49973 spi_out.addr[0]
.sym 49974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 49975 spi_out.addr[3]
.sym 49978 spi_out.addr[2]
.sym 49982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 49985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 49987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 49989 fft_block.counter_N[0]
.sym 49991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 49999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]
.sym 50000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 50001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 50002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 50004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 50005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[2]
.sym 50006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 50007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 50008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 50010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[2]
.sym 50012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 50013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]
.sym 50014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 50015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50016 spi_out.addr[3]
.sym 50017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 50018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 50021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 50022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 50023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 50024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 50025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[3]
.sym 50029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 50033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 50035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 50038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 50044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 50045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 50046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 50047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 50050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 50051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[2]
.sym 50053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 50057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 50062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 50064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 50065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[3]
.sym 50068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[2]
.sym 50069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]
.sym 50070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]
.sym 50071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 50074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 50075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 50076 spi_out.addr[3]
.sym 50079 CLK$SB_IO_IN_$glb_clk
.sym 50081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 50082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 50083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 50084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 50086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 50087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50088 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50094 fft_block.counter_N[0]
.sym 50099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 50100 fft_block.counter_N[1]
.sym 50104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 50105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 50109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 50110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 50122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 50124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 50125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 50130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 50137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 50140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 50141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 50145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 50146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 50148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50149 fft_block.counter_N[0]
.sym 50151 fft_block.counter_N[2]
.sym 50153 fft_block.counter_N[1]
.sym 50155 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 50157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 50158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 50169 fft_block.counter_N[2]
.sym 50170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 50173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 50175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 50176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50186 fft_block.counter_N[1]
.sym 50187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50188 fft_block.counter_N[0]
.sym 50191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 50192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 50193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 50198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 50199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 50200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 50204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 50205 fft_block.reg_stage.w_cps_reg[34]
.sym 50206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 50207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 50208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 50210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 50211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 50220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 50223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 50224 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 50225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 50230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 50234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 50235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 50236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 50246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 50247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 50248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 50252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 50257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 50260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 50264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 50265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50267 fft_block.counter_N[0]
.sym 50268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 50273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50275 fft_block.counter_N[0]
.sym 50276 fft_block.counter_N[1]
.sym 50279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 50284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50285 fft_block.counter_N[1]
.sym 50286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50287 fft_block.counter_N[0]
.sym 50290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 50292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50293 fft_block.counter_N[0]
.sym 50296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 50298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 50305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 50308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 50314 fft_block.counter_N[1]
.sym 50315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 50316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 50317 fft_block.counter_N[0]
.sym 50320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 50323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 50324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 50325 CLK$SB_IO_IN_$glb_clk
.sym 50328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 50329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 50330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 50331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 50332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 50333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 50334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 50348 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 50351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 50353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 50355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 50361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 50371 fft_block.counter_N[0]
.sym 50372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 50376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 50377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 50378 fft_block.counter_N[1]
.sym 50379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 50380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 50383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 50386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 50392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 50394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 50397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 50401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 50403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 50407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 50408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 50409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 50415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 50416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 50421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 50425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 50427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 50428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50431 fft_block.counter_N[1]
.sym 50432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50433 fft_block.counter_N[0]
.sym 50434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 50439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 50443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 50445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 50447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 50448 CLK$SB_IO_IN_$glb_clk
.sym 50450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 50456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 50457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 50458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 50485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 50507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 50509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 50512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 50517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 50526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 50544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 50554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 50570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 50571 CLK$SB_IO_IN_$glb_clk
.sym 50586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 50588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 50589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 50593 fft_block.reg_stage.w_cps_in[7]
.sym 50594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 50617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 50620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 50621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 50624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 50625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 50627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 50628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 50648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 50650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 50659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 50667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 50674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 50678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 50684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 50693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O
.sym 50694 CLK$SB_IO_IN_$glb_clk
.sym 50695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 50709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 50711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 50714 fft_block.reg_stage.w_cms_in[7]
.sym 50724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 50737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 50742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 50748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 50749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 50751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 50752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 50758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 50800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 50801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 50802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 50806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 50807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 50808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 50809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 50812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 50814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 50816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 50817 CLK$SB_IO_IN_$glb_clk
.sym 50818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 50965 PIN_21$SB_IO_OUT
.sym 52365 CLK$SB_IO_IN
.sym 52417 w_fft_out[32]
.sym 52528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52588 w_fft_out[32]
.sym 52603 fft_block.reg_stage.w_input_regs[97]
.sym 52615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 52626 fft_block.reg_stage.w_input_regs[33]
.sym 52639 fft_block.reg_stage.w_input_regs[33]
.sym 52640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 52641 fft_block.reg_stage.w_input_regs[97]
.sym 52663 fft_block.reg_stage.w_input_regs[97]
.sym 52665 fft_block.reg_stage.w_input_regs[33]
.sym 52666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 52679 fft_block.start_calc_$glb_ce
.sym 52680 CLK$SB_IO_IN_$glb_clk
.sym 52683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 52684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 52685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 52686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 52687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 52688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 52689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 52692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 52717 fft_block.reg_stage.w_input_regs[44]
.sym 52723 fft_block.reg_stage.w_input_regs[99]
.sym 52728 fft_block.reg_stage.w_input_regs[98]
.sym 52729 fft_block.reg_stage.w_input_regs[100]
.sym 52730 fft_block.reg_stage.w_input_regs[96]
.sym 52736 fft_block.w_fft_in[1]
.sym 52737 fft_block.w_fft_in[12]
.sym 52741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 52743 fft_block.reg_stage.w_input_regs[102]
.sym 52750 fft_block.reg_stage.w_input_regs[32]
.sym 52757 fft_block.w_fft_in[12]
.sym 52765 fft_block.reg_stage.w_input_regs[100]
.sym 52771 fft_block.reg_stage.w_input_regs[96]
.sym 52775 fft_block.w_fft_in[1]
.sym 52780 fft_block.reg_stage.w_input_regs[102]
.sym 52786 fft_block.reg_stage.w_input_regs[98]
.sym 52792 fft_block.reg_stage.w_input_regs[99]
.sym 52800 fft_block.reg_stage.w_input_regs[96]
.sym 52801 fft_block.reg_stage.w_input_regs[32]
.sym 52802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 52803 CLK$SB_IO_IN_$glb_clk
.sym 52805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 52806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 52807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 52808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 52809 fft_block.reg_stage.w_input_regs[107]
.sym 52810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 52811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 52814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 52817 fft_block.reg_stage.w_input_regs[108]
.sym 52818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 52829 fft_block.w_fft_in[10]
.sym 52831 fft_block.w_fft_in[9]
.sym 52832 fft_block.reg_stage.w_input_regs[103]
.sym 52837 fft_block.reg_stage.w_input_regs[18]
.sym 52848 fft_block.reg_stage.w_input_regs[109]
.sym 52854 fft_block.w_fft_in[1]
.sym 52857 fft_block.w_fft_in[12]
.sym 52861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 52873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 52893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 52898 fft_block.w_fft_in[12]
.sym 52909 fft_block.w_fft_in[1]
.sym 52915 fft_block.reg_stage.w_input_regs[109]
.sym 52925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 52926 CLK$SB_IO_IN_$glb_clk
.sym 52928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 52929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 52930 fft_block.reg_stage.w_input_regs[40]
.sym 52931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 52933 fft_block.reg_stage.w_input_regs[42]
.sym 52934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 52935 fft_block.reg_stage.w_input_regs[41]
.sym 52945 fft_block.w_fft_in[12]
.sym 52949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 52954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 52956 fft_block.reg_stage.w_input_regs[107]
.sym 52957 fft_block.w_fft_in[13]
.sym 52962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 52963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 52970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 52971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 52977 fft_block.w_fft_in[13]
.sym 52981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 52987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 52988 fft_block.w_fft_in[8]
.sym 52989 fft_block.w_fft_in[10]
.sym 52991 fft_block.w_fft_in[9]
.sym 52997 fft_block.reg_stage.w_input_regs[18]
.sym 53009 fft_block.w_fft_in[10]
.sym 53015 fft_block.w_fft_in[13]
.sym 53022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 53028 fft_block.w_fft_in[9]
.sym 53032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 53033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 53034 fft_block.reg_stage.w_input_regs[18]
.sym 53039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 53040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 53041 fft_block.reg_stage.w_input_regs[18]
.sym 53044 fft_block.w_fft_in[8]
.sym 53048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53049 CLK$SB_IO_IN_$glb_clk
.sym 53051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 53052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 53053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 53054 fft_block.reg_stage.w_input_regs[43]
.sym 53055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 53056 fft_block.reg_stage.w_input_regs[45]
.sym 53057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 53058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 53066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 53068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53072 fft_block.w_fft_in[8]
.sym 53073 fft_block.w_fft_in[13]
.sym 53075 w_fft_out[42]
.sym 53079 fft_block.w_fft_in[11]
.sym 53080 fft_block.reg_stage.w_input_regs[105]
.sym 53081 w_fft_out[32]
.sym 53086 fft_block.reg_stage.w_input_regs[104]
.sym 53094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 53097 fft_block.reg_stage.w_input_regs[42]
.sym 53098 fft_block.reg_stage.w_input_regs[44]
.sym 53101 fft_block.reg_stage.w_input_regs[106]
.sym 53103 fft_block.reg_stage.w_input_regs[43]
.sym 53105 fft_block.reg_stage.w_input_regs[108]
.sym 53106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 53109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 53110 fft_block.reg_stage.w_input_regs[19]
.sym 53111 fft_block.reg_stage.w_input_regs[17]
.sym 53115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53116 fft_block.reg_stage.w_input_regs[107]
.sym 53118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53125 fft_block.reg_stage.w_input_regs[19]
.sym 53127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 53128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 53131 fft_block.reg_stage.w_input_regs[17]
.sym 53132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 53138 fft_block.reg_stage.w_input_regs[107]
.sym 53139 fft_block.reg_stage.w_input_regs[43]
.sym 53140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 53144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53145 fft_block.reg_stage.w_input_regs[17]
.sym 53150 fft_block.reg_stage.w_input_regs[107]
.sym 53151 fft_block.reg_stage.w_input_regs[43]
.sym 53152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53156 fft_block.reg_stage.w_input_regs[44]
.sym 53157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53158 fft_block.reg_stage.w_input_regs[108]
.sym 53162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53163 fft_block.reg_stage.w_input_regs[106]
.sym 53164 fft_block.reg_stage.w_input_regs[42]
.sym 53167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53168 fft_block.reg_stage.w_input_regs[106]
.sym 53169 fft_block.reg_stage.w_input_regs[42]
.sym 53171 fft_block.start_calc_$glb_ce
.sym 53172 CLK$SB_IO_IN_$glb_clk
.sym 53174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53176 fft_block.reg_stage.w_input_regs[24]
.sym 53177 fft_block.reg_stage.w_input_regs[17]
.sym 53178 fft_block.reg_stage.w_input_regs[26]
.sym 53179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53180 fft_block.reg_stage.w_input_regs[25]
.sym 53181 fft_block.reg_stage.w_input_regs[27]
.sym 53182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 53189 fft_block.reg_stage.w_input_regs[43]
.sym 53192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 53193 fft_block.reg_stage.w_input_regs[46]
.sym 53194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 53195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53199 fft_block.reg_stage.w_input_regs[26]
.sym 53201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 53204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 53206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 53218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 53224 fft_block.reg_stage.w_input_regs[89]
.sym 53226 fft_block.w_fft_in[8]
.sym 53233 fft_block.reg_stage.w_input_regs[24]
.sym 53236 fft_block.w_fft_in[9]
.sym 53237 fft_block.reg_stage.w_input_regs[25]
.sym 53241 fft_block.reg_stage.w_input_regs[24]
.sym 53242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 53245 fft_block.reg_stage.w_input_regs[25]
.sym 53246 fft_block.reg_stage.w_input_regs[88]
.sym 53248 fft_block.reg_stage.w_input_regs[89]
.sym 53249 fft_block.reg_stage.w_input_regs[24]
.sym 53250 fft_block.reg_stage.w_input_regs[88]
.sym 53251 fft_block.reg_stage.w_input_regs[25]
.sym 53254 fft_block.w_fft_in[9]
.sym 53261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 53263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 53269 fft_block.reg_stage.w_input_regs[89]
.sym 53272 fft_block.reg_stage.w_input_regs[25]
.sym 53273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 53274 fft_block.reg_stage.w_input_regs[88]
.sym 53275 fft_block.reg_stage.w_input_regs[24]
.sym 53278 fft_block.reg_stage.w_input_regs[25]
.sym 53279 fft_block.reg_stage.w_input_regs[88]
.sym 53280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 53281 fft_block.reg_stage.w_input_regs[24]
.sym 53284 fft_block.reg_stage.w_input_regs[88]
.sym 53293 fft_block.w_fft_in[8]
.sym 53294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53295 CLK$SB_IO_IN_$glb_clk
.sym 53297 w_fft_out[25]
.sym 53298 w_fft_out[27]
.sym 53299 w_fft_out[16]
.sym 53300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53301 w_fft_out[24]
.sym 53302 w_fft_out[40]
.sym 53303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 53310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 53312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 53314 fft_block.w_fft_in[8]
.sym 53316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 53317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 53319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 53321 fft_block.w_fft_in[10]
.sym 53322 fft_block.w_fft_in[9]
.sym 53323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 53330 fft_block.reg_stage.w_input_regs[90]
.sym 53331 fft_block.reg_stage.w_input_regs[27]
.sym 53338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53363 fft_block.reg_stage.w_input_regs[95]
.sym 53370 $nextpnr_ICESTORM_LC_26$O
.sym 53373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 53378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 53380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 53384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 53388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 53391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 53392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 53394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 53396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 53398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 53400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 53402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 53406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 53410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 53414 fft_block.reg_stage.w_input_regs[95]
.sym 53416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 53420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 53422 fft_block.reg_stage.w_input_regs[29]
.sym 53423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 53424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 53425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 53426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53435 fft_block.reg_stage.w_input_regs[28]
.sym 53437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 53438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53443 w_fft_out[16]
.sym 53444 fft_block.w_fft_in[13]
.sym 53447 fft_block.reg_stage.w_input_regs[81]
.sym 53448 w_fft_out[24]
.sym 53449 fft_block.w_fft_in[10]
.sym 53450 w_fft_out[40]
.sym 53461 fft_block.sel_in
.sym 53464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53467 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 53468 fft_block.counter_N[2]
.sym 53469 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 53470 fft_block.reg_stage.w_input_regs[91]
.sym 53471 fft_block.reg_stage.w_input_regs[93]
.sym 53472 fft_block.reg_stage.w_input_regs[92]
.sym 53478 fft_block.w_fft_in[12]
.sym 53482 fft_block.reg_stage.w_input_regs[28]
.sym 53485 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[3]
.sym 53486 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 53488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53489 fft_block.w_fft_in[13]
.sym 53490 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 53497 fft_block.reg_stage.w_input_regs[93]
.sym 53503 fft_block.reg_stage.w_input_regs[92]
.sym 53507 fft_block.w_fft_in[13]
.sym 53512 fft_block.w_fft_in[12]
.sym 53518 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 53519 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[3]
.sym 53520 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 53521 fft_block.counter_N[2]
.sym 53525 fft_block.reg_stage.w_input_regs[91]
.sym 53530 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 53531 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 53532 fft_block.sel_in
.sym 53533 fft_block.counter_N[2]
.sym 53536 fft_block.reg_stage.w_input_regs[28]
.sym 53538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53539 fft_block.reg_stage.w_input_regs[92]
.sym 53540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 53541 CLK$SB_IO_IN_$glb_clk
.sym 53545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 53546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 53547 fft_block.reg_stage.w_input_regs[90]
.sym 53556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 53558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 53564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 53565 fft_block.sel_in
.sym 53567 fft_block.sel_in
.sym 53568 fft_block.reg_stage.w_input_regs[30]
.sym 53569 w_fft_out[32]
.sym 53570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 53571 w_fft_out[0]
.sym 53573 fft_block.reg_stage.w_input_regs[28]
.sym 53574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 53575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 53584 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 53585 fft_block.sel_in
.sym 53586 fft_block.reg_stage.w_input_regs[29]
.sym 53587 spi_out.addr[0]
.sym 53588 fft_block.counter_N[2]
.sym 53589 w_fft_out[0]
.sym 53591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53593 spi_out.addr[1]
.sym 53594 fft_block.reg_stage.w_input_regs[93]
.sym 53595 spi_out.addr[3]
.sym 53598 spi_out.addr[2]
.sym 53599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53603 fft_block.reg_stage.w_input_regs[27]
.sym 53609 fft_block.reg_stage.w_input_regs[91]
.sym 53610 w_fft_out[40]
.sym 53611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 53612 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 53615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 53617 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 53618 fft_block.sel_in
.sym 53619 fft_block.counter_N[2]
.sym 53620 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 53623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53625 fft_block.reg_stage.w_input_regs[93]
.sym 53626 fft_block.reg_stage.w_input_regs[29]
.sym 53629 spi_out.addr[3]
.sym 53630 spi_out.addr[2]
.sym 53631 spi_out.addr[1]
.sym 53632 spi_out.addr[0]
.sym 53635 fft_block.reg_stage.w_input_regs[27]
.sym 53636 fft_block.reg_stage.w_input_regs[91]
.sym 53638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53642 fft_block.reg_stage.w_input_regs[27]
.sym 53643 fft_block.reg_stage.w_input_regs[91]
.sym 53647 w_fft_out[0]
.sym 53648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 53649 w_fft_out[40]
.sym 53650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 53654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 53655 fft_block.reg_stage.w_input_regs[29]
.sym 53656 fft_block.reg_stage.w_input_regs[93]
.sym 53659 spi_out.addr[2]
.sym 53660 spi_out.addr[1]
.sym 53661 spi_out.addr[0]
.sym 53662 spi_out.addr[3]
.sym 53663 fft_block.start_calc_$glb_ce
.sym 53664 CLK$SB_IO_IN_$glb_clk
.sym 53668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 53669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 53679 spi_out.addr[2]
.sym 53681 spi_out.addr[0]
.sym 53683 spi_out.addr[3]
.sym 53684 fft_block.counter_N[2]
.sym 53686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 53689 spi_out.addr[1]
.sym 53696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 53697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 53707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 53708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 53710 fft_block.counter_N[0]
.sym 53711 w_fft_out[16]
.sym 53712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 53713 spi_out.addr[3]
.sym 53714 fft_block.counter_N[2]
.sym 53715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 53716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53718 spi_out.addr[1]
.sym 53719 spi_out.addr[2]
.sym 53720 w_fft_out[24]
.sym 53721 w_fft_out[8]
.sym 53722 w_fft_out[40]
.sym 53723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53724 w_fft_out[32]
.sym 53725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 53726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 53730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53731 spi_out.addr[0]
.sym 53732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 53741 w_fft_out[32]
.sym 53742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 53743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 53747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53748 w_fft_out[8]
.sym 53749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53758 spi_out.addr[2]
.sym 53759 spi_out.addr[3]
.sym 53760 spi_out.addr[0]
.sym 53761 spi_out.addr[1]
.sym 53764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 53765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53766 w_fft_out[24]
.sym 53767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 53770 fft_block.counter_N[2]
.sym 53771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53772 fft_block.counter_N[0]
.sym 53773 w_fft_out[24]
.sym 53776 w_fft_out[40]
.sym 53777 fft_block.counter_N[2]
.sym 53778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 53782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 53784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53785 w_fft_out[16]
.sym 53787 CLK$SB_IO_IN_$glb_clk
.sym 53789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 53790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 53795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 53796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 53797 spi_out.send_data[0]
.sym 53801 spi_out.send_data[2]
.sym 53803 spi_out.addr[3]
.sym 53805 spi_out.addr[0]
.sym 53807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 53810 fft_block.counter_N[2]
.sym 53811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 53812 fft_block.counter_N[2]
.sym 53813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 53814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53815 spi_out.send_data[3]
.sym 53817 fft_block.counter_N[0]
.sym 53818 fft_block.counter_N[0]
.sym 53819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 53821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 53822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 53823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 53824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 53830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 53834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 53835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 53836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53837 fft_block.counter_N[1]
.sym 53839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53841 w_fft_out[32]
.sym 53843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 53844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 53846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 53851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 53853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53854 fft_block.counter_N[2]
.sym 53855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53866 fft_block.counter_N[1]
.sym 53869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 53870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 53875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53876 fft_block.counter_N[1]
.sym 53877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 53887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 53888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 53890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 53893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 53896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53899 w_fft_out[32]
.sym 53900 fft_block.counter_N[2]
.sym 53901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 53902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 53910 CLK$SB_IO_IN_$glb_clk
.sym 53912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 53914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 53924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 53925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 53926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 53927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 53928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 53931 spi_out.addr[1]
.sym 53932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53933 spi_out.addr[0]
.sym 53937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 53939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 53941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 53942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 53943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 53944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 53945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 53947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 53956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 53958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 53959 fft_block.counter_N[1]
.sym 53960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 53964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 53970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 53971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 53972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 53976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53977 fft_block.counter_N[0]
.sym 53978 fft_block.counter_N[0]
.sym 53979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 53981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 53982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 53988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 53989 fft_block.counter_N[0]
.sym 53992 fft_block.counter_N[0]
.sym 53993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 53994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53995 fft_block.counter_N[1]
.sym 53998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 53999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 54001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 54004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 54006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 54007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 54011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 54016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 54017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 54022 fft_block.counter_N[0]
.sym 54023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54024 fft_block.counter_N[1]
.sym 54025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 54030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 54037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 54038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 54039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 54040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 54041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 54042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 54049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 54050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54053 $PACKER_VCC_NET
.sym 54055 fft_block.counter_N[1]
.sym 54061 spi_out.send_data[6]
.sym 54062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 54066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 54067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 54070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 54076 fft_block.counter_N[1]
.sym 54078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 54079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54080 fft_block.counter_N[0]
.sym 54082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 54083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 54085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 54086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 54087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 54088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 54089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 54090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 54091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 54092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 54093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 54094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 54095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 54098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 54099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 54100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]
.sym 54101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 54104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 54109 fft_block.counter_N[1]
.sym 54110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]
.sym 54111 fft_block.counter_N[0]
.sym 54112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 54115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 54116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 54117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 54118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 54121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 54122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 54123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 54124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 54127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 54128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 54129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 54130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 54140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 54141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 54142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 54145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 54146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 54147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 54148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 54152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 54153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 54156 CLK$SB_IO_IN_$glb_clk
.sym 54158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 54161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 54162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 54163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 54178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 54184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 54186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 54191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 54202 fft_block.counter_N[0]
.sym 54204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 54206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 54209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 54214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 54215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 54216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 54218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 54220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 54224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 54225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 54226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 54228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 54230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 54240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 54244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 54245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 54247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 54256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 54257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 54258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 54259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 54263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 54264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 54265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 54268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 54270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 54271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 54274 fft_block.counter_N[0]
.sym 54275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 54277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 54278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 54279 CLK$SB_IO_IN_$glb_clk
.sym 54281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 54282 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 54284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 54286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 54287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 54288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 54307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 54308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 54313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 54314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 54322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 54323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 54324 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 54326 fft_block.reg_stage.w_cps_in[7]
.sym 54328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 54329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 54339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 54341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 54348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 54349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 54355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 54364 fft_block.reg_stage.w_cps_in[7]
.sym 54368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 54373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 54376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 54379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 54380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 54382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 54387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 54393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 54397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 54399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 54401 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 54402 CLK$SB_IO_IN_$glb_clk
.sym 54404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 54407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 54409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 54410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 54411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54413 fft_block.reg_stage.w_cps_reg[18]
.sym 54418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 54420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 54422 fft_block.reg_stage.w_cps_in[7]
.sym 54423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 54425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 54429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 54431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 54434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 54445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 54451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 54462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 54474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 54477 $nextpnr_ICESTORM_LC_40$O
.sym 54480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 54483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 54486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 54487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 54489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 54492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 54493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 54495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 54498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 54501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 54503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 54505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 54507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 54509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 54511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 54513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 54516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 54517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 54520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 54522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 54523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 54527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 54528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 54530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 54531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 54546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 54547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 54549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 54554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 54570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 54571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 54574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 54575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 54578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 54579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 54580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 54582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 54593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 54603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 54607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 54608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 54609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 54614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 54615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 54622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 54626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 54637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 54638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 54640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 54644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 54647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 54648 CLK$SB_IO_IN_$glb_clk
.sym 54650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 54651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 54653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 54670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 54673 fft_block.reg_stage.w_cps_reg[18]
.sym 54676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 54685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 54774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 54777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 54780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 54799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 54803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 54899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 54903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 56601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 56654 fft_block.reg_stage.w_input_regs[110]
.sym 56656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 56657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 56660 fft_block.reg_stage.w_input_regs[36]
.sym 56696 fft_block.reg_stage.w_input_regs[97]
.sym 56740 fft_block.reg_stage.w_input_regs[97]
.sym 56759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 56760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 56761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 56763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 56764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 56765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 56766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 56791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 56792 fft_block.reg_stage.w_input_regs[111]
.sym 56801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 56802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 56812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 56813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 56820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 56823 fft_block.reg_stage.w_input_regs[103]
.sym 56832 $nextpnr_ICESTORM_LC_43$O
.sym 56835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 56841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 56842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 56844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 56847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 56848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 56850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 56852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 56854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 56856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 56858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 56860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 56862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 56864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 56866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 56868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 56870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 56872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 56875 fft_block.reg_stage.w_input_regs[103]
.sym 56878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 56883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 56884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 56885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 56886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 56887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 56888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 56889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 56897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 56905 $PACKER_VCC_NET
.sym 56910 fft_block.reg_stage.w_input_regs[21]
.sym 56911 fft_block.reg_stage.w_input_regs[19]
.sym 56924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 56927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 56928 fft_block.reg_stage.w_input_regs[33]
.sym 56934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 56936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 56939 fft_block.w_fft_in[11]
.sym 56940 fft_block.reg_stage.w_input_regs[106]
.sym 56946 fft_block.reg_stage.w_input_regs[104]
.sym 56947 fft_block.reg_stage.w_input_regs[108]
.sym 56951 fft_block.reg_stage.w_input_regs[105]
.sym 56954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 56959 fft_block.reg_stage.w_input_regs[106]
.sym 56963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 56965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 56971 fft_block.reg_stage.w_input_regs[108]
.sym 56974 fft_block.reg_stage.w_input_regs[33]
.sym 56976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 56977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 56982 fft_block.w_fft_in[11]
.sym 56986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 56987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 56988 fft_block.reg_stage.w_input_regs[33]
.sym 56995 fft_block.reg_stage.w_input_regs[104]
.sym 56998 fft_block.reg_stage.w_input_regs[105]
.sym 57002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 57003 CLK$SB_IO_IN_$glb_clk
.sym 57005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 57006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 57007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 57009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 57010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 57014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 57015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 57016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 57023 fft_block.reg_stage.w_input_regs[38]
.sym 57030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 57034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 57036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 57037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 57038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 57040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 57048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 57049 fft_block.reg_stage.w_input_regs[43]
.sym 57050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 57052 fft_block.w_fft_in[9]
.sym 57053 fft_block.reg_stage.w_input_regs[104]
.sym 57055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 57056 fft_block.w_fft_in[8]
.sym 57057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 57058 fft_block.w_fft_in[10]
.sym 57061 fft_block.reg_stage.w_input_regs[41]
.sym 57062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 57065 fft_block.reg_stage.w_input_regs[44]
.sym 57067 fft_block.reg_stage.w_input_regs[42]
.sym 57071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 57072 fft_block.reg_stage.w_input_regs[40]
.sym 57073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 57080 fft_block.reg_stage.w_input_regs[43]
.sym 57081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57085 fft_block.reg_stage.w_input_regs[104]
.sym 57086 fft_block.reg_stage.w_input_regs[41]
.sym 57087 fft_block.reg_stage.w_input_regs[40]
.sym 57088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 57094 fft_block.w_fft_in[8]
.sym 57098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 57099 fft_block.reg_stage.w_input_regs[42]
.sym 57100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 57103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 57104 fft_block.reg_stage.w_input_regs[104]
.sym 57105 fft_block.reg_stage.w_input_regs[41]
.sym 57106 fft_block.reg_stage.w_input_regs[40]
.sym 57109 fft_block.w_fft_in[10]
.sym 57115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 57118 fft_block.reg_stage.w_input_regs[44]
.sym 57122 fft_block.w_fft_in[9]
.sym 57125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 57126 CLK$SB_IO_IN_$glb_clk
.sym 57128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 57129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 57130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 57131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 57133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 57134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 57135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 57142 fft_block.reg_stage.w_input_regs[44]
.sym 57150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 57153 fft_block.reg_stage.w_input_regs[40]
.sym 57155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 57157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 57158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 57159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 57160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 57163 fft_block.reg_stage.w_input_regs[41]
.sym 57170 fft_block.w_fft_in[13]
.sym 57171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 57176 fft_block.reg_stage.w_input_regs[41]
.sym 57177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 57179 fft_block.reg_stage.w_input_regs[40]
.sym 57181 fft_block.reg_stage.w_input_regs[19]
.sym 57182 fft_block.reg_stage.w_input_regs[21]
.sym 57183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57189 fft_block.reg_stage.w_input_regs[105]
.sym 57190 fft_block.w_fft_in[11]
.sym 57191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57192 fft_block.reg_stage.w_input_regs[20]
.sym 57195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 57196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 57200 fft_block.reg_stage.w_input_regs[104]
.sym 57202 fft_block.reg_stage.w_input_regs[21]
.sym 57203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 57208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 57210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57211 fft_block.reg_stage.w_input_regs[21]
.sym 57215 fft_block.reg_stage.w_input_regs[20]
.sym 57216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 57217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57222 fft_block.w_fft_in[11]
.sym 57226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 57229 fft_block.reg_stage.w_input_regs[19]
.sym 57232 fft_block.w_fft_in[13]
.sym 57238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 57239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57241 fft_block.reg_stage.w_input_regs[20]
.sym 57244 fft_block.reg_stage.w_input_regs[40]
.sym 57245 fft_block.reg_stage.w_input_regs[104]
.sym 57246 fft_block.reg_stage.w_input_regs[41]
.sym 57247 fft_block.reg_stage.w_input_regs[105]
.sym 57248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 57249 CLK$SB_IO_IN_$glb_clk
.sym 57251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 57253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 57255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 57256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 57257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 57258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 57267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 57275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 57278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 57280 w_fft_out[25]
.sym 57283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 57285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 57296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 57297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 57300 fft_block.w_fft_in[11]
.sym 57303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 57304 fft_block.reg_stage.w_input_regs[26]
.sym 57306 fft_block.w_fft_in[8]
.sym 57310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 57318 fft_block.w_fft_in[1]
.sym 57320 fft_block.w_fft_in[10]
.sym 57321 fft_block.w_fft_in[9]
.sym 57325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 57326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 57328 fft_block.reg_stage.w_input_regs[26]
.sym 57334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 57340 fft_block.w_fft_in[8]
.sym 57343 fft_block.w_fft_in[1]
.sym 57352 fft_block.w_fft_in[10]
.sym 57355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 57357 fft_block.reg_stage.w_input_regs[26]
.sym 57358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 57361 fft_block.w_fft_in[9]
.sym 57369 fft_block.w_fft_in[11]
.sym 57371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 57372 CLK$SB_IO_IN_$glb_clk
.sym 57375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 57376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 57377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 57378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 57379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[5]
.sym 57380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[6]
.sym 57381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 57386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 57388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 57391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 57397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 57403 fft_block.reg_stage.w_input_regs[26]
.sym 57406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 57417 fft_block.reg_stage.w_input_regs[104]
.sym 57418 fft_block.reg_stage.w_input_regs[17]
.sym 57419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 57420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57421 fft_block.reg_stage.w_input_regs[25]
.sym 57423 fft_block.reg_stage.w_input_regs[40]
.sym 57424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57425 fft_block.reg_stage.w_input_regs[24]
.sym 57426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 57427 fft_block.reg_stage.w_input_regs[105]
.sym 57428 fft_block.reg_stage.w_input_regs[26]
.sym 57429 fft_block.reg_stage.w_input_regs[28]
.sym 57430 fft_block.reg_stage.w_input_regs[27]
.sym 57431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57433 fft_block.reg_stage.w_input_regs[41]
.sym 57434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57438 fft_block.reg_stage.w_input_regs[88]
.sym 57439 fft_block.reg_stage.w_input_regs[90]
.sym 57440 fft_block.reg_stage.w_input_regs[89]
.sym 57442 fft_block.reg_stage.w_input_regs[92]
.sym 57446 fft_block.reg_stage.w_input_regs[81]
.sym 57448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57449 fft_block.reg_stage.w_input_regs[90]
.sym 57450 fft_block.reg_stage.w_input_regs[26]
.sym 57454 fft_block.reg_stage.w_input_regs[28]
.sym 57455 fft_block.reg_stage.w_input_regs[92]
.sym 57456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57460 fft_block.reg_stage.w_input_regs[81]
.sym 57461 fft_block.reg_stage.w_input_regs[17]
.sym 57462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57468 fft_block.reg_stage.w_input_regs[28]
.sym 57469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 57472 fft_block.reg_stage.w_input_regs[89]
.sym 57473 fft_block.reg_stage.w_input_regs[24]
.sym 57474 fft_block.reg_stage.w_input_regs[25]
.sym 57475 fft_block.reg_stage.w_input_regs[88]
.sym 57478 fft_block.reg_stage.w_input_regs[40]
.sym 57479 fft_block.reg_stage.w_input_regs[41]
.sym 57480 fft_block.reg_stage.w_input_regs[105]
.sym 57481 fft_block.reg_stage.w_input_regs[104]
.sym 57484 fft_block.reg_stage.w_input_regs[27]
.sym 57485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 57491 fft_block.reg_stage.w_input_regs[27]
.sym 57492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 57494 fft_block.start_calc_$glb_ce
.sym 57495 CLK$SB_IO_IN_$glb_clk
.sym 57497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 57498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 57499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 57500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 57501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 57502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 57503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 57504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 57511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 57513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 57517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 57522 w_fft_out[16]
.sym 57523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 57526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 57529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 57538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 57542 fft_block.reg_stage.w_input_regs[90]
.sym 57543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57548 fft_block.reg_stage.w_input_regs[29]
.sym 57550 fft_block.w_fft_in[13]
.sym 57558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 57559 fft_block.reg_stage.w_input_regs[30]
.sym 57560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 57563 fft_block.reg_stage.w_input_regs[26]
.sym 57564 fft_block.reg_stage.w_input_regs[28]
.sym 57567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 57571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 57573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57574 fft_block.reg_stage.w_input_regs[28]
.sym 57580 fft_block.reg_stage.w_input_regs[90]
.sym 57584 fft_block.w_fft_in[13]
.sym 57590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57591 fft_block.reg_stage.w_input_regs[29]
.sym 57592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 57596 fft_block.reg_stage.w_input_regs[30]
.sym 57597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 57598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57601 fft_block.reg_stage.w_input_regs[29]
.sym 57602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 57608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 57609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 57610 fft_block.reg_stage.w_input_regs[30]
.sym 57613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57614 fft_block.reg_stage.w_input_regs[26]
.sym 57616 fft_block.reg_stage.w_input_regs[90]
.sym 57617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 57618 CLK$SB_IO_IN_$glb_clk
.sym 57624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 57625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 57627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 57629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 57635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 57637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 57644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 57646 fft_block.reg_stage.w_input_regs[31]
.sym 57647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 57648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 57649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 57651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 57652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 57654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57661 fft_block.w_fft_in[10]
.sym 57663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 57665 spi_out.addr[1]
.sym 57667 spi_out.addr[0]
.sym 57673 spi_out.addr[2]
.sym 57675 spi_out.addr[3]
.sym 57692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 57708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 57712 spi_out.addr[2]
.sym 57713 spi_out.addr[0]
.sym 57714 spi_out.addr[3]
.sym 57715 spi_out.addr[1]
.sym 57718 fft_block.w_fft_in[10]
.sym 57740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 57741 CLK$SB_IO_IN_$glb_clk
.sym 57743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 57744 spi_out.addr[3]
.sym 57746 spi_out.addr[3]
.sym 57747 spi_out.addr[2]
.sym 57749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 57760 spi_out.send_data[3]
.sym 57761 spi_out.addr[1]
.sym 57763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 57767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 57769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 57770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 57773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 57774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 57776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 57777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 57778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 57784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 57785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 57788 fft_block.counter_N[2]
.sym 57791 spi_out.addr[0]
.sym 57792 w_fft_out[16]
.sym 57793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 57795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 57796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57799 spi_out.addr[3]
.sym 57801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 57804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 57809 spi_out.addr[2]
.sym 57814 spi_out.addr[1]
.sym 57815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 57836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 57837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 57841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 57842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 57843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 57853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 57854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 57855 fft_block.counter_N[2]
.sym 57856 w_fft_out[16]
.sym 57859 spi_out.addr[1]
.sym 57860 spi_out.addr[2]
.sym 57861 spi_out.addr[0]
.sym 57862 spi_out.addr[3]
.sym 57863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 57864 CLK$SB_IO_IN_$glb_clk
.sym 57866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 57867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 57868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 57870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 57871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 57872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 57873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 57878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 57882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 57884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 57885 fft_block.start_calc
.sym 57886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 57888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 57891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 57892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 57895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 57896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 57897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 57898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 57900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 57901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 57907 spi_out.addr[1]
.sym 57908 spi_out.addr[3]
.sym 57909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 57910 spi_out.addr[3]
.sym 57911 spi_out.addr[2]
.sym 57917 spi_out.addr[0]
.sym 57920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 57922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 57925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 57928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 57931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 57934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 57936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 57940 spi_out.addr[1]
.sym 57941 spi_out.addr[0]
.sym 57942 spi_out.addr[2]
.sym 57943 spi_out.addr[3]
.sym 57946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 57947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 57948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 57949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 57960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 57961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 57964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 57970 spi_out.addr[0]
.sym 57971 spi_out.addr[1]
.sym 57972 spi_out.addr[3]
.sym 57973 spi_out.addr[2]
.sym 57978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 57985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 57986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 57987 CLK$SB_IO_IN_$glb_clk
.sym 57989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 57990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 57991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 57992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 57993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 57994 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 57995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 57996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 57997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 58006 spi_out.send_data[6]
.sym 58007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 58011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 58015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 58016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 58020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 58021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 58022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 58024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 58030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 58034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 58035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 58036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 58037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 58038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 58039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 58041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 58042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 58043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 58044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 58045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 58051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 58065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 58071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 58077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 58078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 58082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 58084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 58087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 58089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 58093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 58094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 58096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 58100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 58101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 58102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 58106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 58112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 58114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 58119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 58127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 58128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 58133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 58137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 58139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 58140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 58142 fft_block.reg_stage.w_cps_reg[10]
.sym 58143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 58144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 58145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 58147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 58154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 58155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 58165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 58173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58185 $nextpnr_ICESTORM_LC_30$O
.sym 58188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 58191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 58193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 58195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 58197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 58200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 58201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 58203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 58206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 58207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 58209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 58211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 58213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 58215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 58218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 58219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 58221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 58225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 58228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 58229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 58231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 58235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 58237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 58251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 58257 spi_out.send_data[5]
.sym 58259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 58261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 58265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 58267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 58268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 58278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 58281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 58286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 58287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 58288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 58289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 58293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 58302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 58304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 58310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 58312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 58316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 58318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 58322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 58324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 58327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 58329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 58335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 58339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 58341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 58345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 58346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 58351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 58355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 58356 CLK$SB_IO_IN_$glb_clk
.sym 58358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 58360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 58361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 58363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 58365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 58370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 58376 fft_block.start_calc
.sym 58381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 58382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 58385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 58388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 58389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 58393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 58401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 58405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 58408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 58411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 58413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 58415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 58416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 58418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 58419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 58420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 58421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 58423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 58424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 58425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 58426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 58427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 58430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 58434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 58435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 58438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 58439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 58440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 58441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 58445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 58450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 58452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 58453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 58456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 58462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 58468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 58471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 58474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 58475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 58476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 58477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 58478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 58479 CLK$SB_IO_IN_$glb_clk
.sym 58481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 58482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 58484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 58485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 58487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 58488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 58498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 58503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 58507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 58508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 58511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 58522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 58524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 58525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 58527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 58528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 58529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 58531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 58532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 58535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 58536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 58550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 58558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 58563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 58567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 58573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 58574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 58575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 58576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 58580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 58588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 58591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 58599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 58601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 58602 CLK$SB_IO_IN_$glb_clk
.sym 58607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 58608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 58610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 58617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 58618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 58627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 58635 fft_block.reg_stage.w_cps_reg[10]
.sym 58636 fft_block.reg_stage.w_cps_reg[11]
.sym 58645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 58648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 58656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 58670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 58672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 58673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 58678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 58679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 58684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 58686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 58696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 58698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 58702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 58703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 58714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 58715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 58724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58725 CLK$SB_IO_IN_$glb_clk
.sym 58726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 58731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 58734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 58740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 58750 fft_block.reg_stage.w_cms_in[7]
.sym 58774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 58777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 58780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 58790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 58795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 58801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 58808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 58819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 58822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 58847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 58848 CLK$SB_IO_IN_$glb_clk
.sym 58856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 58862 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 58869 fft_block.reg_stage.w_cms_in[0]
.sym 58871 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 58880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 58884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 58893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 58902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 58906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 58908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 58930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 58931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 58932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 58950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 58966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 58967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 58969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 58971 CLK$SB_IO_IN_$glb_clk
.sym 58972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 58973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 58980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 58991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 58992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 59003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 59016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 59017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 59018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 59021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 59030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 59045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 59065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 59066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 59078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 59080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 59089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 59090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 59091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 59092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 59093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 59094 CLK$SB_IO_IN_$glb_clk
.sym 59095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 59108 fft_block.reg_stage.w_cps_in[8]
.sym 59116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 59248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 59740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 60233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 60741 fft_block.reg_stage.w_input_regs[35]
.sym 60743 fft_block.reg_stage.w_input_regs[34]
.sym 60761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 60774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 60782 fft_block.reg_stage.w_input_regs[36]
.sym 60793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 60794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 60795 fft_block.reg_stage.w_input_regs[36]
.sym 60836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 60837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 60838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 60839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 60840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 60841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 60842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 60843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 60847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 60860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 60879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 60880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 60881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 60882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 60886 fft_block.reg_stage.w_input_regs[36]
.sym 60888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 60889 fft_block.reg_stage.w_input_regs[110]
.sym 60894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 60896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 60897 fft_block.reg_stage.w_input_regs[107]
.sym 60900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 60902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 60906 fft_block.reg_stage.w_input_regs[35]
.sym 60908 fft_block.reg_stage.w_input_regs[34]
.sym 60912 fft_block.reg_stage.w_input_regs[107]
.sym 60917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 60918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 60919 fft_block.reg_stage.w_input_regs[36]
.sym 60922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 60923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 60925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 60928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 60929 fft_block.reg_stage.w_input_regs[34]
.sym 60931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 60934 fft_block.reg_stage.w_input_regs[35]
.sym 60935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 60936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 60940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 60941 fft_block.reg_stage.w_input_regs[34]
.sym 60943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 60949 fft_block.reg_stage.w_input_regs[110]
.sym 60952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 60953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 60955 fft_block.reg_stage.w_input_regs[35]
.sym 60960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 60961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 60962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 60963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 60964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 60965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 60966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[7]
.sym 60970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 60972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 60975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 60979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 60980 fft_block.start_calc
.sym 60983 $PACKER_VCC_NET
.sym 60987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 60992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 60993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 60994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 61000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61013 fft_block.reg_stage.w_input_regs[111]
.sym 61014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61032 $nextpnr_ICESTORM_LC_38$O
.sym 61035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61076 fft_block.reg_stage.w_input_regs[111]
.sym 61078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 61083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 61086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61100 fft_block.reg_stage.w_input_regs[39]
.sym 61104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 61108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 61114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 61115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 61123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 61125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 61126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 61127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 61128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 61129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61130 fft_block.reg_stage.w_input_regs[44]
.sym 61132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 61133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 61134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61136 fft_block.reg_stage.w_input_regs[42]
.sym 61140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 61141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 61147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 61150 fft_block.reg_stage.w_input_regs[43]
.sym 61152 fft_block.reg_stage.w_input_regs[45]
.sym 61153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 61159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 61163 fft_block.reg_stage.w_input_regs[45]
.sym 61164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 61165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61168 fft_block.reg_stage.w_input_regs[42]
.sym 61170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 61171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 61175 fft_block.reg_stage.w_input_regs[43]
.sym 61176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 61177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61181 fft_block.reg_stage.w_input_regs[44]
.sym 61182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 61188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 61192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 61194 fft_block.reg_stage.w_input_regs[45]
.sym 61198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 61201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 61203 CLK$SB_IO_IN_$glb_clk
.sym 61205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 61206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 61209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 61210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 61211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 61212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 61215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 61230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 61231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 61233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61235 fft_block.reg_stage.w_input_regs[47]
.sym 61246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 61247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 61249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 61250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 61254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 61255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 61257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 61261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 61262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 61263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 61267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 61269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 61270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 61273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 61275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 61279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 61280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 61281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 61282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 61285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 61287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 61291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 61293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 61294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 61297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 61298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 61299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 61300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 61303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 61304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 61309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 61311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 61312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 61318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 61322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 61323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 61324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 61325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61326 CLK$SB_IO_IN_$glb_clk
.sym 61327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 61330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 61332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 61333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 61335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 61342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 61353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 61355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 61356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 61359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 61360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 61369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 61371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 61373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 61376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 61378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 61379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 61381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 61382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 61385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 61386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 61387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 61388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 61389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 61390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 61393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 61397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 61398 fft_block.reg_stage.w_input_regs[22]
.sym 61402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 61403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 61404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 61409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 61410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 61414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 61416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 61417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 61422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 61423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 61426 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 61427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 61433 fft_block.reg_stage.w_input_regs[22]
.sym 61434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 61435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61438 fft_block.reg_stage.w_input_regs[22]
.sym 61440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 61441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 61444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 61445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 61446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 61449 CLK$SB_IO_IN_$glb_clk
.sym 61450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 61453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 61454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 61457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 61458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 61465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 61467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 61470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 61473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 61476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 61479 $PACKER_VCC_NET
.sym 61480 fft_block.reg_stage.w_input_regs[23]
.sym 61481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 61485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 61495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61524 $nextpnr_ICESTORM_LC_29$O
.sym 61527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 61575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 61576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 61578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 61579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 61580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 61581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 61590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 61594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 61598 spi_out.addr[1]
.sym 61599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61600 spi_out.addr[0]
.sym 61601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 61606 spi_out.addr[2]
.sym 61607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 61608 spi_out.addr[3]
.sym 61610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 61619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 61625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 61627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 61629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 61630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 61632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 61633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 61637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 61638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 61640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61645 fft_block.reg_stage.w_input_regs[31]
.sym 61648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 61656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 61661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 61663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 61666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 61667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 61668 fft_block.reg_stage.w_input_regs[31]
.sym 61675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 61679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 61685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 61686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 61687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 61691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 61692 fft_block.reg_stage.w_input_regs[31]
.sym 61694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61695 CLK$SB_IO_IN_$glb_clk
.sym 61696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61699 spi_out.addr[2]
.sym 61700 spi_out.addr[3]
.sym 61701 spi_out.addr[4]
.sym 61702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61703 spi_out.addr[1]
.sym 61704 spi_out.addr[0]
.sym 61709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 61710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 61714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 61716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 61717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 61718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 61721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 61726 spi_out.addr[1]
.sym 61728 spi_out.addr[0]
.sym 61729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 61741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61749 spi_out.addr[3]
.sym 61756 spi_out.addr[2]
.sym 61757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 61761 spi_out.addr[0]
.sym 61765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 61768 spi_out.addr[1]
.sym 61796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 61803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61813 spi_out.addr[0]
.sym 61814 spi_out.addr[2]
.sym 61815 spi_out.addr[1]
.sym 61816 spi_out.addr[3]
.sym 61817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 61818 CLK$SB_IO_IN_$glb_clk
.sym 61820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 61821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 61822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 61823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 61824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 61826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 61827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 61833 spi_out.addr[1]
.sym 61834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 61835 spi_out.addr[3]
.sym 61837 spi_out.addr[0]
.sym 61838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 61841 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 61842 spi_out.addr_SB_DFFESR_Q_R
.sym 61843 spi_out.addr[2]
.sym 61844 spi_out.addr[2]
.sym 61845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 61846 spi_out.addr[3]
.sym 61847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 61849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 61851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 61853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 61854 spi_out.addr[0]
.sym 61863 spi_out.addr[2]
.sym 61864 spi_out.addr[3]
.sym 61867 spi_out.addr[1]
.sym 61868 spi_out.addr[0]
.sym 61871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 61872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61894 spi_out.addr[1]
.sym 61895 spi_out.addr[0]
.sym 61896 spi_out.addr[2]
.sym 61897 spi_out.addr[3]
.sym 61902 spi_out.addr[3]
.sym 61912 spi_out.addr[3]
.sym 61918 spi_out.addr[2]
.sym 61931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 61940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61941 CLK$SB_IO_IN_$glb_clk
.sym 61946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 61956 spi_out.send_data[1]
.sym 61957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 61960 fft_block.start_calc
.sym 61966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 61973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 61977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 61985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 61986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 61987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 61989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 61991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 61993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 61997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 62013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 62017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 62025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 62030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 62042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 62047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 62053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 62062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 62063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62064 CLK$SB_IO_IN_$glb_clk
.sym 62068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 62069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 62079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 62080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 62081 spi_out.send_data[7]
.sym 62082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 62085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 62087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 62089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 62091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 62092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 62093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 62101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 62108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 62112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 62116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 62117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 62118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 62120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 62126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 62129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 62132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 62143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 62146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 62148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 62152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 62161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 62167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 62170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 62176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 62182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 62184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 62186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFE_Q_E
.sym 62187 CLK$SB_IO_IN_$glb_clk
.sym 62189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 62190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 62192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 62201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 62202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 62204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 62212 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 62213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 62214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 62218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 62219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 62230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 62232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 62236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 62238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 62240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 62242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 62244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 62245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 62264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 62265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 62269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 62270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 62278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 62283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 62288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 62294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 62302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 62308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 62309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 62310 CLK$SB_IO_IN_$glb_clk
.sym 62312 fft_block.reg_stage.w_cps_reg[16]
.sym 62315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62319 fft_block.reg_stage.w_cps_reg[17]
.sym 62324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 62326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 62328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 62332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 62333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 62334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 62339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 62340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 62343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 62353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62355 fft_block.reg_stage.w_cps_reg[10]
.sym 62357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 62361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 62371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 62381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 62387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 62388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 62399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 62400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 62424 fft_block.reg_stage.w_cps_reg[10]
.sym 62432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 62433 CLK$SB_IO_IN_$glb_clk
.sym 62434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 62435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 62436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 62437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 62439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 62441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 62451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 62453 fft_block.reg_stage.w_cps_in[8]
.sym 62457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 62459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 62465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 62466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 62469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 62470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 62476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 62478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 62479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 62480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 62484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 62485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 62487 fft_block.start_calc
.sym 62488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 62491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 62506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 62509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 62510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 62511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 62512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 62515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 62523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 62529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 62542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 62551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 62552 fft_block.start_calc
.sym 62555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 62556 CLK$SB_IO_IN_$glb_clk
.sym 62558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 62561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 62562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 62564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 62573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 62575 fft_block.start_calc
.sym 62576 fft_block.reg_stage.w_cps_reg[10]
.sym 62577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 62578 fft_block.reg_stage.w_cps_reg[20]
.sym 62580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 62589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 62591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 62592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 62599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 62602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 62604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 62608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 62610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 62611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 62626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 62632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 62639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 62650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 62658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 62669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 62674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 62678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 62679 CLK$SB_IO_IN_$glb_clk
.sym 62686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 62687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 62694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 62696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 62698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 62703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 62709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 62710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 62716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 62733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 62737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 62742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 62749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 62774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 62781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 62791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 62801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 62802 CLK$SB_IO_IN_$glb_clk
.sym 62803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 62804 fft_block.reg_stage.w_cms_reg[10]
.sym 62806 fft_block.reg_stage.w_cms_reg[16]
.sym 62811 fft_block.reg_stage.w_cms_reg[11]
.sym 62817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 62821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 62836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 62839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 62847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 62851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 62859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 62868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 62870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 62875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 62905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 62911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 62920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 62924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 62925 CLK$SB_IO_IN_$glb_clk
.sym 62926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 62927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 62929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 62931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 62932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 62933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 62934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 62948 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 62970 fft_block.reg_stage.w_cms_reg[16]
.sym 62976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 62981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 62986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 63037 fft_block.reg_stage.w_cms_reg[16]
.sym 63038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 63039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 63047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 63048 CLK$SB_IO_IN_$glb_clk
.sym 63055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 63062 fft_block.reg_stage.w_cps_reg[10]
.sym 63067 fft_block.reg_stage.w_cps_reg[11]
.sym 63072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 63073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 63091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 63093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 63102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 63126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 63167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 63170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 63171 CLK$SB_IO_IN_$glb_clk
.sym 63172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 64596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 64599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 64621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 64647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 64651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 64763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 64814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 64819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 64912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 64913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 64914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 64915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 64917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 64918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 64919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 64925 $PACKER_VCC_NET
.sym 64946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 64954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 64955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 64956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 64959 fft_block.reg_stage.w_input_regs[37]
.sym 64962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 64963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 64964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 64965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 64967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 64969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 64970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 64971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 64972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 64973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 64975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 64979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 64980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 64984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 64986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 64987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 64989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 64992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 64993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 64995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 64999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 65000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 65004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 65006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 65007 fft_block.reg_stage.w_input_regs[37]
.sym 65010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 65013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 65016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 65017 fft_block.reg_stage.w_input_regs[37]
.sym 65018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 65022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 65025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 65029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 65030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 65033 CLK$SB_IO_IN_$glb_clk
.sym 65035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 65036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 65039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 65041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 65047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65055 fft_block.reg_stage.w_input_regs[37]
.sym 65057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 65063 fft_block.reg_stage.w_input_regs[46]
.sym 65065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 65067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 65090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65108 $nextpnr_ICESTORM_LC_41$O
.sym 65111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 65116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 65122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 65126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 65128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 65132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 65135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 65136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 65138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 65141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 65144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 65146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 65148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 65150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 65153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 65158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 65162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 65163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 65164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 65178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 65185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 65188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 65189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 65190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 65194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 65201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 65202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 65205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 65210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 65214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65223 fft_block.reg_stage.w_input_regs[46]
.sym 65225 fft_block.reg_stage.w_input_regs[47]
.sym 65229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 65230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 65232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 65235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 65241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 65244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 65247 fft_block.reg_stage.w_input_regs[46]
.sym 65253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 65256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 65258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 65259 fft_block.reg_stage.w_input_regs[47]
.sym 65271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 65274 fft_block.reg_stage.w_input_regs[47]
.sym 65275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 65277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 65278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 65279 CLK$SB_IO_IN_$glb_clk
.sym 65281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 65282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 65283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 65284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 65285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 65286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 65288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 65293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 65313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 65335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 65337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 65338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 65339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 65343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 65344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 65346 fft_block.reg_stage.w_input_regs[46]
.sym 65348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 65352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 65355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 65362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 65363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 65373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65375 fft_block.reg_stage.w_input_regs[46]
.sym 65376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 65379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 65380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 65393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 65397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 65398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 65402 CLK$SB_IO_IN_$glb_clk
.sym 65404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 65405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_3_O[0]
.sym 65406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 65407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 65408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 65409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 65410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 65417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 65419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 65420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 65423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 65428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 65430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 65432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 65438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 65439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 65450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 65452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 65458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 65459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 65464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 65465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 65470 fft_block.reg_stage.w_input_regs[23]
.sym 65472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 65474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 65479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 65480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 65485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 65491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 65493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 65496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 65503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 65504 fft_block.reg_stage.w_input_regs[23]
.sym 65505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 65510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 65521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 65524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65525 CLK$SB_IO_IN_$glb_clk
.sym 65527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 65528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 65529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 65530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 65531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 65532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 65533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 65534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 65539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 65545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 65548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 65552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65559 spi_out.addr[4]
.sym 65561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 65570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 65572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 65573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[6]
.sym 65576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[5]
.sym 65584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 65590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 65593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 65596 fft_block.reg_stage.w_input_regs[23]
.sym 65598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 65599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 65607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 65608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[5]
.sym 65613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 65614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 65616 fft_block.reg_stage.w_input_regs[23]
.sym 65619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 65622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[5]
.sym 65626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 65628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[6]
.sym 65638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 65643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[6]
.sym 65646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 65647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 65648 CLK$SB_IO_IN_$glb_clk
.sym 65650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 65651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 65652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 65653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 65654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 65655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 65656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 65657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 65674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 65675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 65677 spi_out.addr[0]
.sym 65678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 65680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 65683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 65685 spi_out.addr[3]
.sym 65691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 65702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 65703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 65710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 65714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 65718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 65719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 65724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 65730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 65736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 65737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 65739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 65742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 65754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 65760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 65768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 65769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 65771 CLK$SB_IO_IN_$glb_clk
.sym 65773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 65774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 65777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 65779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 65780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 65785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 65786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 65788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 65790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 65791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 65793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 65796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 65797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 65799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 65800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 65801 spi_out.addr[1]
.sym 65803 spi_out.addr[0]
.sym 65804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 65816 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 65817 spi_out.addr[3]
.sym 65824 spi_out.addr[2]
.sym 65826 spi_out.addr[4]
.sym 65827 spi_out.addr_SB_DFFESR_Q_R
.sym 65829 spi_out.addr[0]
.sym 65835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 65836 spi_out.addr[1]
.sym 65846 $nextpnr_ICESTORM_LC_3$O
.sym 65849 spi_out.addr[0]
.sym 65852 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 65854 spi_out.addr[1]
.sym 65858 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 65860 spi_out.addr[2]
.sym 65862 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 65864 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 65867 spi_out.addr[3]
.sym 65868 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 65872 spi_out.addr[4]
.sym 65874 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 65879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 65883 spi_out.addr[1]
.sym 65885 spi_out.addr[0]
.sym 65892 spi_out.addr[0]
.sym 65893 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 65894 CLK$SB_IO_IN_$glb_clk
.sym 65895 spi_out.addr_SB_DFFESR_Q_R
.sym 65896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 65898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 65902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 65916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 65930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 65931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 65940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 65941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 65943 fft_block.start_calc
.sym 65946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 65952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 65956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 65959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 65961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 65962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 65964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 65966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 65967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 65970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 65971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 65972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 65976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 65979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 65983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 65984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 65988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 65991 fft_block.start_calc
.sym 65994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 65995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 66001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 66002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 66003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 66007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 66008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 66009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 66013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 66015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 66016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66017 CLK$SB_IO_IN_$glb_clk
.sym 66018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 66019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 66020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 66022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 66024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 66029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 66035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 66038 spi_out.send_data[4]
.sym 66042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 66043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66047 spi_out.addr[4]
.sym 66053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 66071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 66111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 66139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 66140 CLK$SB_IO_IN_$glb_clk
.sym 66144 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 66145 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 66146 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 66147 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 66148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66166 fft_block.reg_stage.w_cps_reg[16]
.sym 66169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 66175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 66177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 66188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 66192 fft_block.reg_stage.w_cps_reg[16]
.sym 66198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 66201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 66208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 66228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 66234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 66235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 66237 fft_block.reg_stage.w_cps_reg[16]
.sym 66262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 66263 CLK$SB_IO_IN_$glb_clk
.sym 66265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 66266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 66267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 66268 fft_block.fft_finish_SB_LUT4_I0_O[1]
.sym 66269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 66270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 66272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 66273 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 66287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 66292 fft_block.reg_stage.w_cps_reg[17]
.sym 66293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 66295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 66298 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 66300 fft_block.reg_stage.w_cps_in[7]
.sym 66308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 66311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 66316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 66325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 66329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 66337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 66342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 66345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 66357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 66382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 66383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 66385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 66386 CLK$SB_IO_IN_$glb_clk
.sym 66388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 66389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 66390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 66391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 66392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 66393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 66394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 66395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 66409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 66415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 66418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 66419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 66423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 66431 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 66438 fft_block.reg_stage.w_cps_in[8]
.sym 66442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 66443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 66460 fft_block.reg_stage.w_cps_in[7]
.sym 66464 fft_block.reg_stage.w_cps_in[7]
.sym 66480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 66483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 66507 fft_block.reg_stage.w_cps_in[8]
.sym 66508 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 66509 CLK$SB_IO_IN_$glb_clk
.sym 66511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 66513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 66515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 66516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 66518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 66527 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 66530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 66534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 66535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 66542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 66552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 66554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 66556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 66558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 66563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 66564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 66567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 66569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 66571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 66575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 66578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 66583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 66585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 66587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 66591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 66594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 66597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 66599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 66603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 66606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 66609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 66610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 66615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 66616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 66618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 66622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 66624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 66628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 66629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 66630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 66631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66632 CLK$SB_IO_IN_$glb_clk
.sym 66633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 66635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 66636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 66637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 66648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 66654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 66655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 66677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 66679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 66681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 66688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 66689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 66708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 66728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 66732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 66744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 66754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 66755 CLK$SB_IO_IN_$glb_clk
.sym 66757 fft_block.reg_stage.w_cms_reg[25]
.sym 66758 fft_block.reg_stage.w_cps_reg[26]
.sym 66759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66760 fft_block.reg_stage.w_cps_reg[25]
.sym 66762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66764 fft_block.reg_stage.w_cms_reg[18]
.sym 66775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 66780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 66781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 66786 fft_block.reg_stage.w_cms_reg[10]
.sym 66789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 66791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 66792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 66800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 66806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 66810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 66811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 66812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 66861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 66862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 66863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 66869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 66870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 66877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 66878 CLK$SB_IO_IN_$glb_clk
.sym 66879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 66883 fft_block.reg_stage.w_cms_reg[20]
.sym 66893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 66897 fft_block.reg_stage.w_cms_reg[18]
.sym 66898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 66900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 66901 fft_block.reg_stage.w_cps_reg[26]
.sym 66902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 66903 fft_block.reg_stage.w_cps_in[7]
.sym 66907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 66912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 66923 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 66929 fft_block.reg_stage.w_cms_in[7]
.sym 66933 fft_block.reg_stage.w_cms_in[2]
.sym 66950 fft_block.reg_stage.w_cms_in[0]
.sym 66956 fft_block.reg_stage.w_cms_in[0]
.sym 66967 fft_block.reg_stage.w_cms_in[7]
.sym 66998 fft_block.reg_stage.w_cms_in[2]
.sym 67000 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 67001 CLK$SB_IO_IN_$glb_clk
.sym 67003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 67006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 67007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 67008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 67009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 67010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 67015 fft_block.reg_stage.w_cms_in[7]
.sym 67033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 67034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 67044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 67048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 67049 fft_block.reg_stage.w_cps_reg[10]
.sym 67050 fft_block.reg_stage.w_cps_reg[11]
.sym 67051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 67057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 67058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 67060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 67062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 67064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 67065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 67068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 67079 fft_block.reg_stage.w_cps_reg[11]
.sym 67080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 67089 fft_block.reg_stage.w_cps_reg[11]
.sym 67090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 67091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 67101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 67102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 67103 fft_block.reg_stage.w_cps_reg[11]
.sym 67107 fft_block.reg_stage.w_cps_reg[10]
.sym 67109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 67110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 67114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 67115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 67116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 67120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 67121 fft_block.reg_stage.w_cps_reg[10]
.sym 67123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 67124 CLK$SB_IO_IN_$glb_clk
.sym 67126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 67131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 67132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 67133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 67145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 67183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 67189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 67194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 67231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 67232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 67233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 67246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 67247 CLK$SB_IO_IN_$glb_clk
.sym 67248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 67272 PIN_21$SB_IO_OUT
.sym 68137 PIN_21$SB_IO_OUT
.sym 68646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68672 CLK$SB_IO_IN
.sym 68676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68704 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 68705 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 68706 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68707 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 68708 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 68709 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 68718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 68720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 68724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 68730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 68836 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68870 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68881 $PACKER_VCC_NET
.sym 68884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 68890 fft_block.reg_stage.w_input_regs[38]
.sym 68990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 68994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 68999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 69003 spi_out.spi_master.master_ready
.sym 69007 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 69011 spi_out.w_tx_ready
.sym 69016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 69019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 69032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 69034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 69035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 69036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 69040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 69043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 69045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 69048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 69050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 69051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69055 fft_block.reg_stage.w_input_regs[38]
.sym 69057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 69060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 69063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 69064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 69070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 69072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 69076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 69078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 69081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 69083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 69087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 69088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 69089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 69090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 69093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 69094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 69095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 69096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 69099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 69100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 69105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 69107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 69108 fft_block.reg_stage.w_input_regs[38]
.sym 69109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69110 CLK$SB_IO_IN_$glb_clk
.sym 69111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 69114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 69116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 69118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 69119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 69128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 69158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 69162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 69164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 69165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 69166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 69168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 69170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 69172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 69174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 69176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 69177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 69178 fft_block.reg_stage.w_input_regs[38]
.sym 69180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 69181 fft_block.reg_stage.w_input_regs[39]
.sym 69182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 69184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 69187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 69188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 69189 fft_block.reg_stage.w_input_regs[39]
.sym 69192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 69193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 69194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 69198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 69199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 69204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 69206 fft_block.reg_stage.w_input_regs[39]
.sym 69207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 69210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 69211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 69212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 69216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 69218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 69219 fft_block.reg_stage.w_input_regs[38]
.sym 69224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 69225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 69232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 69233 CLK$SB_IO_IN_$glb_clk
.sym 69234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 69236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 69237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 69238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 69240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 69242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 69245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 69246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 69249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 69253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 69261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 69276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 69280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 69283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 69285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 69286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 69294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 69296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 69302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 69304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 69306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 69307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[7]
.sym 69309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 69311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 69312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 69321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[7]
.sym 69322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 69327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 69328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 69329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 69333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 69336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 69339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 69340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 69342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[7]
.sym 69348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 69352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 69353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 69354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 69355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 69356 CLK$SB_IO_IN_$glb_clk
.sym 69358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 69360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 69361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 69363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 69364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 69365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 69372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 69382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 69386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 69389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 69400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 69406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 69414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 69419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 69422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 69423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 69427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 69433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 69440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 69462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 69464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 69469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 69477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 69478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 69479 CLK$SB_IO_IN_$glb_clk
.sym 69481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 69482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 69483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 69485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 69487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 69505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 69507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 69511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 69513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 69514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 69515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 69525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 69526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 69529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 69531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 69533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 69537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 69538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 69540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 69544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 69548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 69551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 69557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 69561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 69562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 69563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 69568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 69574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 69575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 69576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 69581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 69588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 69591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 69592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 69593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 69601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69602 CLK$SB_IO_IN_$glb_clk
.sym 69604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 69605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 69606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_3_O[1]
.sym 69608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 69609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 69611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 69620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 69630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 69637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 69651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 69657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 69659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 69663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 69664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 69670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 69671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 69672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 69674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 69676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 69678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 69679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 69680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 69681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 69685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 69693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 69698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 69708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 69709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 69710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 69711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 69717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 69720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 69724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 69725 CLK$SB_IO_IN_$glb_clk
.sym 69727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 69728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 69729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 69731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 69732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 69733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 69734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 69742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 69747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 69751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 69755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 69757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 69758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 69761 fft_block.start_calc
.sym 69762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 69769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 69770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 69772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 69773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 69774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 69775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 69776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 69777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 69778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 69780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 69782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 69783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 69784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 69786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 69787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 69791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 69792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 69794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 69795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 69796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 69798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 69802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 69803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 69804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 69807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 69808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 69809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 69810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 69813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 69815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 69816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 69819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 69821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 69822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 69826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 69827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 69828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 69831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 69832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 69833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 69834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 69837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 69838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 69839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 69840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 69843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 69844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 69845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 69848 CLK$SB_IO_IN_$glb_clk
.sym 69851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 69852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 69853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 69855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 69861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 69864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 69865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 69867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 69869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 69870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 69876 spi_out.send_data[6]
.sym 69877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 69879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 69880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 69881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 69882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 69883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 69891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 69892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 69896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 69900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 69907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 69908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 69910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 69912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 69915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 69917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69921 fft_block.start_calc
.sym 69922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 69925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 69927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 69932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 69933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 69938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 69942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 69944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 69949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 69951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 69954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 69956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 69957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 69963 fft_block.start_calc
.sym 69966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 69967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 69969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 69970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69971 CLK$SB_IO_IN_$glb_clk
.sym 69972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 69975 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69976 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 69977 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 69978 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69979 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 69980 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 69987 spi_out.w_tx_ready
.sym 69988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 69997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 70000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 70004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 70005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 70018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 70021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 70022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 70025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 70026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 70031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 70032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 70033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 70038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 70041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 70042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 70045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 70047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 70048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 70050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 70056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 70059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 70060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 70062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 70065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 70066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 70068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 70080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 70084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 70085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 70086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 70089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 70090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 70093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 70094 CLK$SB_IO_IN_$glb_clk
.sym 70096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 70097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 70099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 70100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 70101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 70102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 70103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70108 spi_out.send_data[2]
.sym 70121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 70129 spi_out.send_data[5]
.sym 70130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 70145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 70152 fft_block.reg_stage.w_cps_reg[17]
.sym 70156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 70157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 70158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 70164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 70165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 70170 fft_block.reg_stage.w_cps_reg[17]
.sym 70171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 70172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 70176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 70178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 70182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 70184 fft_block.reg_stage.w_cps_reg[17]
.sym 70185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 70188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 70189 fft_block.reg_stage.w_cps_reg[17]
.sym 70191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 70200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 70201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 70212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 70213 fft_block.reg_stage.w_cps_reg[17]
.sym 70215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 70216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70217 CLK$SB_IO_IN_$glb_clk
.sym 70219 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 70220 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 70221 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 70222 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 70223 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 70224 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 70225 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70226 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 70232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 70233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70235 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 70239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 70240 fft_block.reg_stage.w_cps_reg[17]
.sym 70245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 70247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 70251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 70253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 70260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 70263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 70264 $PACKER_VCC_NET
.sym 70265 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 70271 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70272 $PACKER_VCC_NET
.sym 70280 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 70281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70284 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 70285 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 70286 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 70287 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 70289 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 70292 $nextpnr_ICESTORM_LC_4$O
.sym 70295 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 70298 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 70300 $PACKER_VCC_NET
.sym 70301 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 70304 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 70306 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 70307 $PACKER_VCC_NET
.sym 70308 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 70310 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 70312 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 70313 $PACKER_VCC_NET
.sym 70314 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 70316 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 70318 $PACKER_VCC_NET
.sym 70319 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 70320 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 70323 $PACKER_VCC_NET
.sym 70325 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 70326 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 70329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 70330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 70339 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70340 CLK$SB_IO_IN_$glb_clk
.sym 70341 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 70342 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 70344 spi_out.state_SB_DFFESR_Q_E
.sym 70345 spi_out.state_SB_DFFESR_Q_R
.sym 70346 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 70347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70349 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 70360 $PACKER_VCC_NET
.sym 70368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 70375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 70377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 70388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 70390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 70393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 70394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 70396 spi_out.addr[4]
.sym 70397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 70399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 70403 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 70405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 70406 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 70407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 70409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 70410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 70416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 70417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 70418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 70419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 70422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 70425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 70429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 70430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 70434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 70435 spi_out.addr[4]
.sym 70436 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 70437 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 70441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 70442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 70446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 70449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 70458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 70459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 70460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 70462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70463 CLK$SB_IO_IN_$glb_clk
.sym 70464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 70466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 70469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 70470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 70479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 70482 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 70488 spi_out.w_tx_ready
.sym 70491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 70494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 70496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 70497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 70516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 70517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 70520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 70521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 70523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 70524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 70526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 70531 fft_block.start_calc
.sym 70532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 70540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 70541 fft_block.start_calc
.sym 70548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 70552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 70557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 70563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 70571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 70572 fft_block.start_calc
.sym 70575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 70582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 70585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 70586 CLK$SB_IO_IN_$glb_clk
.sym 70587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 70590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 70591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 70593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 70594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 70603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 70613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 70615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 70618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 70621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 70632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 70635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 70636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 70640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 70641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 70642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 70647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 70658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 70659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 70660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 70662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 70663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 70664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 70669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 70671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 70676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 70681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 70683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 70688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 70689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 70692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 70693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 70695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 70700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 70704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 70705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 70706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 70707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 70708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70709 CLK$SB_IO_IN_$glb_clk
.sym 70710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 70711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 70713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 70714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 70715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 70716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 70717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 70718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 70729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 70731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 70733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 70734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 70735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 70739 fft_block.reg_stage.w_cms_in[0]
.sym 70742 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 70743 fft_block.start_calc
.sym 70760 fft_block.reg_stage.w_cms_reg[25]
.sym 70761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 70764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 70767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 70770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 70773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 70775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 70780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 70792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 70793 fft_block.reg_stage.w_cms_reg[25]
.sym 70798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 70803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 70806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 70831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 70832 CLK$SB_IO_IN_$glb_clk
.sym 70834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 70835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 70836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 70837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 70840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 70841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 70846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 70859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 70860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 70861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 70864 fft_block.reg_stage.w_cms_reg[18]
.sym 70869 fft_block.reg_stage.w_cms_reg[20]
.sym 70880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 70881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 70887 fft_block.reg_stage.w_cps_in[7]
.sym 70891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 70893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 70894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70896 fft_block.reg_stage.w_cps_in[8]
.sym 70899 fft_block.reg_stage.w_cms_in[0]
.sym 70902 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 70903 fft_block.reg_stage.w_cms_in[7]
.sym 70904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70909 fft_block.reg_stage.w_cms_in[7]
.sym 70916 fft_block.reg_stage.w_cps_in[8]
.sym 70920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 70921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 70922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70928 fft_block.reg_stage.w_cps_in[7]
.sym 70938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 70939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 70941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 70950 fft_block.reg_stage.w_cms_in[0]
.sym 70954 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 70955 CLK$SB_IO_IN_$glb_clk
.sym 70960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 70970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 70980 fft_block.reg_stage.w_cps_reg[18]
.sym 70982 fft_block.reg_stage.w_cps_in[8]
.sym 70988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 71013 fft_block.reg_stage.w_cms_in[2]
.sym 71016 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 71050 fft_block.reg_stage.w_cms_in[2]
.sym 71077 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 71078 CLK$SB_IO_IN_$glb_clk
.sym 71080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 71100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 71125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 71132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 71133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 71134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 71137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 71144 fft_block.reg_stage.w_cms_reg[11]
.sym 71145 fft_block.reg_stage.w_cms_reg[10]
.sym 71148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 71151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 71152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 71154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 71155 fft_block.reg_stage.w_cms_reg[10]
.sym 71156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 71172 fft_block.reg_stage.w_cms_reg[11]
.sym 71174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 71175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 71178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 71179 fft_block.reg_stage.w_cms_reg[11]
.sym 71180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 71184 fft_block.reg_stage.w_cms_reg[10]
.sym 71185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 71187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 71190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 71191 fft_block.reg_stage.w_cms_reg[11]
.sym 71192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 71196 fft_block.reg_stage.w_cms_reg[10]
.sym 71198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 71199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 71200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 71201 CLK$SB_IO_IN_$glb_clk
.sym 71203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 71205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 71208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 71217 fft_block.reg_stage.w_cms_reg[10]
.sym 71244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 71246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 71248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 71252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 71254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 71256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 71257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 71260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 71266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 71267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 71273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 71277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 71279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 71280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 71284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 71285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 71292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 71295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 71296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 71297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 71298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 71301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 71302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 71303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 71304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 71307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 71308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 71309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 71315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 71316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 71321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 71322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 71323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 71324 CLK$SB_IO_IN_$glb_clk
.sym 71325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 71334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 71337 PIN_21$SB_IO_OUT
.sym 72578 PIN_21$SB_IO_OUT
.sym 72723 CLK$SB_IO_IN
.sym 72745 CLK$SB_IO_IN
.sym 72783 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 72784 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 72785 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 72824 spi_out.w_tx_ready
.sym 72828 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 72830 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 72834 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 72839 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 72845 $PACKER_VCC_NET
.sym 72847 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 72848 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 72852 $nextpnr_ICESTORM_LC_11$O
.sym 72854 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 72858 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 72860 $PACKER_VCC_NET
.sym 72861 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 72864 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 72866 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 72867 $PACKER_VCC_NET
.sym 72868 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 72870 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 72872 $PACKER_VCC_NET
.sym 72873 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 72874 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 72878 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 72879 $PACKER_VCC_NET
.sym 72880 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 72885 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 72892 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 72895 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 72899 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 72900 CLK$SB_IO_IN_$glb_clk
.sym 72901 spi_out.w_tx_ready
.sym 72906 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 72907 spi_out.spi_master.master_ready
.sym 72909 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 72928 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 72934 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 72961 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 72984 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 72985 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 72987 $PACKER_VCC_NET
.sym 72996 spi_out.w_tx_ready
.sym 73005 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 73052 $PACKER_VCC_NET
.sym 73053 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 73054 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 73062 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 73063 CLK$SB_IO_IN_$glb_clk
.sym 73064 spi_out.w_tx_ready
.sym 73067 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73069 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73084 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 73108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 73114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 73115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 73118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 73122 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 73124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 73131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 73134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 73145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 73146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 73147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 73148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 73169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 73170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 73171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 73172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 73185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 73186 CLK$SB_IO_IN_$glb_clk
.sym 73189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 73190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 73192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 73193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 73194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 73195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 73204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 73208 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 73211 $PACKER_VCC_NET
.sym 73214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 73216 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 73238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 73247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 73248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 73251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 73252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 73256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 73257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 73258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 73263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 73268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 73269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 73270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 73275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 73287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 73289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 73293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 73294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 73295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 73300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 73301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 73306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 73307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73309 CLK$SB_IO_IN_$glb_clk
.sym 73310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 73312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 73314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 73315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 73317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 73321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 73326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 73331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 73336 fft_block.start_calc
.sym 73341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 73342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 73345 fft_block.start_calc
.sym 73356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 73359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73360 fft_block.start_calc
.sym 73361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 73363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 73367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 73375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 73376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 73377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 73379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 73391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 73397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 73404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 73405 fft_block.start_calc
.sym 73415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 73418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 73424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 73430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 73431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 73432 CLK$SB_IO_IN_$glb_clk
.sym 73434 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 73435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 73436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 73438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 73440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I3[3]
.sym 73441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 73462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 73475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 73477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 73478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 73480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 73483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 73484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 73485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 73486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 73488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 73492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 73493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 73494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 73497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 73498 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 73500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 73501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 73502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 73504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 73505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 73509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 73510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 73511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 73515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 73516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 73517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 73520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 73521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 73522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 73523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 73526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 73527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 73528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 73529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 73538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 73539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 73540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 73541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 73544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 73545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 73546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 73547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 73550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 73551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 73552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73555 CLK$SB_IO_IN_$glb_clk
.sym 73556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 73559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 73560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 73561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 73563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 73564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 73584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 73585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 73587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 73590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 73591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 73598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 73601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 73604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 73605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 73609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 73610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 73612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 73616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 73617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 73618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 73620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 73621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 73623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 73626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 73628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 73629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 73631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 73632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 73633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 73634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 73637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 73638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 73640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 73644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 73651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 73652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 73655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 73656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 73657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 73658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 73667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 73668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 73669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 73670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 73677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 73678 CLK$SB_IO_IN_$glb_clk
.sym 73681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 73682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 73685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 73696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 73704 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73706 spi_out.spi_master.master_ready
.sym 73709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 73710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 73712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 73714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 73723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_3_O[1]
.sym 73725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 73727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 73728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 73730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 73733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 73734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 73736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 73738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 73739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 73741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 73742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 73744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 73746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_3_O[0]
.sym 73747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 73748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 73750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 73752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 73754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 73755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 73756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 73757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 73760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 73761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 73766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 73769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 73772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 73773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 73774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 73778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 73779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 73780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 73781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 73784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 73785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 73790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 73791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_3_O[1]
.sym 73792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_3_O[0]
.sym 73793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 73797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 73799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 73800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73801 CLK$SB_IO_IN_$glb_clk
.sym 73802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 73805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 73806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 73807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 73810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 73814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 73829 fft_block.start_calc
.sym 73830 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73835 fft_block.start_calc
.sym 73836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 73838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 73846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 73849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 73850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 73851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 73853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 73854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 73856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 73858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 73860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 73861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 73862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 73863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 73867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 73869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 73871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 73873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 73878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 73880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 73884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 73886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 73889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 73890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 73892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 73902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 73903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 73904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 73907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 73908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 73910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 73913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 73914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 73915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 73916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 73919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 73921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 73922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 73923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73924 CLK$SB_IO_IN_$glb_clk
.sym 73925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73926 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73928 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 73929 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 73931 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 73932 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 73936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 73942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 73944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 73946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 73947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 73949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 73951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 73952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 73953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 73959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 73960 spi_out.send_data[7]
.sym 73968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 73969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 73973 fft_block.start_calc
.sym 73975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 73977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 73981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 73982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 73984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 73985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 73989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 73990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 73992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 73995 fft_block.start_calc
.sym 73998 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 74007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 74008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 74013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 74020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 74021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 74024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 74026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 74030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 74031 fft_block.start_calc
.sym 74032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 74033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 74038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 74039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 74042 fft_block.start_calc
.sym 74043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 74046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 74047 CLK$SB_IO_IN_$glb_clk
.sym 74049 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 74050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 74052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 74054 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 74055 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 74056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 74063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74064 spi_out.send_data[3]
.sym 74065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 74074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 74075 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 74078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 74094 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 74095 spi_out.send_data[2]
.sym 74097 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 74100 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 74101 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 74104 spi_out.send_data[6]
.sym 74110 spi_out.send_data[1]
.sym 74111 spi_out.send_data[5]
.sym 74112 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 74117 spi_out.w_tx_ready
.sym 74136 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 74137 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 74138 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 74142 spi_out.send_data[1]
.sym 74150 spi_out.send_data[2]
.sym 74153 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 74154 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 74156 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 74160 spi_out.send_data[6]
.sym 74167 spi_out.send_data[5]
.sym 74169 spi_out.w_tx_ready
.sym 74170 CLK$SB_IO_IN_$glb_clk
.sym 74174 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 74175 spi_out.w_tx_ready
.sym 74176 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 74177 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 74178 spi_out.spi_master.r_SM_CS[1]
.sym 74179 spi_out.spi_master.r_SM_CS[0]
.sym 74191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 74196 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 74198 spi_out.spi_master.master_ready
.sym 74199 spi_out.addr_SB_DFFESR_Q_R
.sym 74213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 74214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 74216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 74217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 74224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 74227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 74228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 74229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 74231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 74237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 74238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 74242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 74243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 74247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 74248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 74254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 74258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 74259 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 74264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 74265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 74266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 74271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 74276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 74278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 74283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 74284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 74288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 74290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 74291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74293 CLK$SB_IO_IN_$glb_clk
.sym 74294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74301 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 74302 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 74313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74318 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 74319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 74320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 74324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 74325 spi_out.addr_SB_DFFESR_Q_R
.sym 74330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74338 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 74339 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 74340 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 74341 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 74342 spi_out.spi_master.r_SM_CS[1]
.sym 74343 spi_out.spi_master.r_SM_CS[0]
.sym 74344 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 74345 $PACKER_VCC_NET
.sym 74347 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74349 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 74353 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 74358 spi_out.spi_master.master_ready
.sym 74362 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 74366 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 74370 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 74371 $PACKER_VCC_NET
.sym 74372 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 74377 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 74382 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 74390 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 74396 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 74399 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 74405 spi_out.spi_master.r_SM_CS[1]
.sym 74406 spi_out.spi_master.r_SM_CS[0]
.sym 74407 spi_out.spi_master.master_ready
.sym 74408 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 74414 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 74415 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74416 CLK$SB_IO_IN_$glb_clk
.sym 74417 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 74419 spi_out.addr_SB_DFFESR_Q_R
.sym 74420 fft_block.fft_finish_SB_LUT4_I0_O[2]
.sym 74423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 74438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 74444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 74449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 74452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 74453 fft_block.reg_stage.w_cps_reg[10]
.sym 74460 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74461 spi_out.state_SB_DFFESR_Q_E
.sym 74462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 74463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 74470 fft_block.fft_finish_SB_LUT4_I0_O[1]
.sym 74471 spi_out.w_tx_ready
.sym 74472 spi_out.state_SB_DFFESR_Q_R
.sym 74474 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74479 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74485 fft_block.fft_finish_SB_LUT4_I0_O[2]
.sym 74487 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74493 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74494 fft_block.fft_finish_SB_LUT4_I0_O[1]
.sym 74495 fft_block.fft_finish_SB_LUT4_I0_O[2]
.sym 74504 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74505 spi_out.w_tx_ready
.sym 74506 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74507 fft_block.fft_finish_SB_LUT4_I0_O[2]
.sym 74512 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74513 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74516 fft_block.fft_finish_SB_LUT4_I0_O[1]
.sym 74522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 74524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 74535 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 74537 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74538 spi_out.state_SB_DFFESR_Q_E
.sym 74539 CLK$SB_IO_IN_$glb_clk
.sym 74540 spi_out.state_SB_DFFESR_Q_R
.sym 74541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 74545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74546 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 74547 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 74549 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74560 spi_out.state_SB_DFFESR_Q_R
.sym 74561 spi_out.state_SB_DFFESR_Q_R
.sym 74563 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 74571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 74586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 74594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 74595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 74599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 74606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 74608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 74623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 74633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 74639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 74640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 74645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 74647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 74661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74662 CLK$SB_IO_IN_$glb_clk
.sym 74663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 74665 fft_block.reg_stage.w_cps_reg[18]
.sym 74667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 74669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 74670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 74671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 74705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 74716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 74724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74725 fft_block.start_calc
.sym 74728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 74731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 74732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 74750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 74751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 74753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 74757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 74764 fft_block.start_calc
.sym 74765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 74771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 74775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 74777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 74781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 74784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74785 CLK$SB_IO_IN_$glb_clk
.sym 74786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 74788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 74790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 74791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 74792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 74793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 74794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 74803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 74811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 74818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 74820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 74830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 74837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 74838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 74841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 74846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 74848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 74850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 74851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 74853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 74854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 74856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 74857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 74858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 74864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 74867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 74870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 74873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 74875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 74879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 74880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 74881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 74882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 74886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 74888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 74891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 74892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 74893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 74899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 74900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 74905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 74906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 74907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 74908 CLK$SB_IO_IN_$glb_clk
.sym 74909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 74910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 74916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 74936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 74941 fft_block.reg_stage.w_cps_reg[20]
.sym 74945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 74951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 74952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 74953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 74954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 74955 fft_block.reg_stage.w_cps_reg[18]
.sym 74959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 74960 fft_block.reg_stage.w_cps_reg[26]
.sym 74962 fft_block.reg_stage.w_cps_reg[25]
.sym 74963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 74964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 74965 fft_block.reg_stage.w_cps_reg[20]
.sym 74966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 74968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 74969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 74973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 74979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 74982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 74985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 74986 fft_block.reg_stage.w_cps_reg[18]
.sym 74987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 74990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 74991 fft_block.reg_stage.w_cps_reg[18]
.sym 74992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 74996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 74997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 74999 fft_block.reg_stage.w_cps_reg[20]
.sym 75002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 75004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 75005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 75011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 75014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 75016 fft_block.reg_stage.w_cps_reg[20]
.sym 75017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 75020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 75022 fft_block.reg_stage.w_cps_reg[26]
.sym 75023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 75027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 75028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 75029 fft_block.reg_stage.w_cps_reg[25]
.sym 75030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 75031 CLK$SB_IO_IN_$glb_clk
.sym 75034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 75035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 75045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 75056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 75061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 75079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 75085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 75091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 75101 fft_block.reg_stage.w_cps_reg[20]
.sym 75125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 75127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 75128 fft_block.reg_stage.w_cps_reg[20]
.sym 75153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 75154 CLK$SB_IO_IN_$glb_clk
.sym 75159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 75161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 75162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 75163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 75204 fft_block.reg_stage.w_cms_reg[10]
.sym 75208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 75226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 75233 fft_block.reg_stage.w_cms_reg[10]
.sym 75276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 75277 CLK$SB_IO_IN_$glb_clk
.sym 75278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 75296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 75297 fft_block.reg_stage.w_cms_reg[20]
.sym 75300 fft_block.reg_stage.w_cms_reg[18]
.sym 75312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 75320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 75323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 75329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 75337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 75341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 75342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 75346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 75354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 75356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 75359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 75360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 75362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 75368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 75371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 75372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 75373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 75384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 75385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 75399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 75400 CLK$SB_IO_IN_$glb_clk
.sym 75401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 76855 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 76857 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 76865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 76868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 76870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 76877 spi_out.spi_master.master_ready
.sym 76898 spi_out.w_tx_ready
.sym 76903 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 76904 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 76910 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 76912 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 76917 $PACKER_VCC_NET
.sym 76923 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 76927 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 76929 $nextpnr_ICESTORM_LC_9$O
.sym 76931 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 76935 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[1]
.sym 76938 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 76941 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[2]
.sym 76944 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 76947 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[3]
.sym 76949 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 76953 $nextpnr_ICESTORM_LC_10$I3
.sym 76956 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 76959 $nextpnr_ICESTORM_LC_10$COUT
.sym 76961 $PACKER_VCC_NET
.sym 76963 $nextpnr_ICESTORM_LC_10$I3
.sym 76967 spi_out.w_tx_ready
.sym 76969 $nextpnr_ICESTORM_LC_10$COUT
.sym 76974 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 76985 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 76986 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 76987 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 76988 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 76989 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 76990 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 76994 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77011 $PACKER_VCC_NET
.sym 77013 spi_out.spi_master.master_ready
.sym 77035 spi_out.w_tx_ready
.sym 77039 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77041 spi_out.w_tx_ready
.sym 77048 spi_out.spi_master.master_ready
.sym 77068 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 77073 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 77079 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 77081 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 77089 spi_out.w_tx_ready
.sym 77091 spi_out.w_tx_ready
.sym 77093 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 77094 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 77095 spi_out.w_tx_ready
.sym 77096 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 77100 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 77111 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 77140 CLK$SB_IO_IN_$glb_clk
.sym 77141 spi_out.w_tx_ready
.sym 77145 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77149 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 77155 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 77159 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 77163 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 77170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 77175 spi_out.w_tx_ready
.sym 77185 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77187 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77194 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77195 $PACKER_VCC_NET
.sym 77196 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 77213 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77215 $nextpnr_ICESTORM_LC_15$O
.sym 77217 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77221 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 77223 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77224 $PACKER_VCC_NET
.sym 77228 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 77229 $PACKER_VCC_NET
.sym 77231 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 77240 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 77241 $PACKER_VCC_NET
.sym 77243 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77262 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77263 CLK$SB_IO_IN_$glb_clk
.sym 77264 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 77266 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 77271 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77291 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77294 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 77299 spi_out.spi_master.master_ready
.sym 77300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 77307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 77308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 77309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 77312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 77313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 77320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 77324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 77325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 77326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 77331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 77333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 77334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 77345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 77354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 77363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 77364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 77365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 77366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 77369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 77370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 77371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 77372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 77375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 77383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 77385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 77386 CLK$SB_IO_IN_$glb_clk
.sym 77388 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 77390 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77409 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 77420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 77431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 77432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 77438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 77439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 77440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 77441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 77442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 77443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 77444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 77447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 77450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 77463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 77465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 77469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 77480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 77481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 77482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 77483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 77486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 77487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 77488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 77489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 77500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 77508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_DFFE_Q_E
.sym 77509 CLK$SB_IO_IN_$glb_clk
.sym 77512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 77513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 77514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 77515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 77516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 77538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 77553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 77554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 77556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 77560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 77563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 77566 fft_block.start_calc
.sym 77567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 77568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 77569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 77570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 77573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 77576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 77577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 77578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 77579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 77580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 77581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 77582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I3[3]
.sym 77585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 77586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 77587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 77588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 77591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 77594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 77597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 77598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 77599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 77600 fft_block.start_calc
.sym 77603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 77604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 77605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I3[3]
.sym 77606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 77610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 77612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 77621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 77622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 77623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 77624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 77627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 77630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 77631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77632 CLK$SB_IO_IN_$glb_clk
.sym 77633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 77644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 77665 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 77666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 77676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 77681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 77686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 77689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 77691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 77693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 77694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 77695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 77699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 77707 $nextpnr_ICESTORM_LC_24$O
.sym 77709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 77713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 77715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 77717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 77719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 77722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 77723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 77725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 77728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 77729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 77734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 77735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 77745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 77750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 77752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 77754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 77755 CLK$SB_IO_IN_$glb_clk
.sym 77756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 77760 PIN_15$SB_IO_OUT
.sym 77785 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 77787 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 77791 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 77799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 77801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 77802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 77811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 77813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 77826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 77837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 77839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 77840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 77845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 77849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 77850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 77861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 77862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 77863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 77875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 77877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77878 CLK$SB_IO_IN_$glb_clk
.sym 77879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 77881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 77882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 77883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 77884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 77886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 77891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 77905 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 77909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 77912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 77924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 77932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 77936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 77946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 77947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 77949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 77953 $nextpnr_ICESTORM_LC_34$O
.sym 77956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 77959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 77961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 77963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 77965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 77967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 77969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 77971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 77974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 77975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 77979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 77981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 77997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 78000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 78001 CLK$SB_IO_IN_$glb_clk
.sym 78002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 78005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 78006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 78007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 78024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 78026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 78034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78045 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 78046 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 78047 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 78049 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 78050 spi_out.send_data[3]
.sym 78053 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 78059 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 78062 spi_out.w_tx_ready
.sym 78067 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 78068 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 78070 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 78071 spi_out.send_data[7]
.sym 78073 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 78077 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 78078 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 78080 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 78089 spi_out.send_data[7]
.sym 78096 spi_out.send_data[3]
.sym 78107 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 78108 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 78109 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 78110 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 78113 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 78114 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 78115 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 78116 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 78123 spi_out.w_tx_ready
.sym 78124 CLK$SB_IO_IN_$glb_clk
.sym 78126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 78131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 78152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 78167 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 78171 spi_out.send_data[0]
.sym 78178 spi_out.w_tx_ready
.sym 78180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 78181 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 78183 spi_out.send_data[4]
.sym 78185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 78187 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 78190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 78193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 78196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 78200 spi_out.send_data[0]
.sym 78207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 78209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 78219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 78231 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 78232 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 78233 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 78236 spi_out.send_data[4]
.sym 78242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 78244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 78246 spi_out.w_tx_ready
.sym 78247 CLK$SB_IO_IN_$glb_clk
.sym 78251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 78261 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 78265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 78271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 78274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 78284 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 78294 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 78302 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 78306 spi_out.w_tx_ready
.sym 78317 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 78320 spi_out.spi_master.r_SM_CS[1]
.sym 78321 spi_out.spi_master.r_SM_CS[0]
.sym 78336 spi_out.spi_master.r_SM_CS[1]
.sym 78342 spi_out.w_tx_ready
.sym 78347 spi_out.spi_master.r_SM_CS[0]
.sym 78348 spi_out.spi_master.r_SM_CS[1]
.sym 78353 spi_out.spi_master.r_SM_CS[1]
.sym 78354 spi_out.spi_master.r_SM_CS[0]
.sym 78360 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 78365 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 78369 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 78370 CLK$SB_IO_IN_$glb_clk
.sym 78371 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 78372 spi_out.w_tx_ready
.sym 78373 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 78374 PIN_16_SB_LUT4_O_I3[0]
.sym 78375 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 78376 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 78379 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 78404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 78406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78417 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 78420 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 78421 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 78423 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 78424 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 78426 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 78436 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 78445 $nextpnr_ICESTORM_LC_5$O
.sym 78447 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 78451 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 78454 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 78457 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 78459 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 78463 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 78465 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 78469 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 78472 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 78475 $nextpnr_ICESTORM_LC_6$I3
.sym 78477 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 78485 $nextpnr_ICESTORM_LC_6$I3
.sym 78490 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 78498 spi_out.start_tx_SB_DFFE_Q_E
.sym 78500 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 78501 PIN_16_SB_LUT4_O_I3[1]
.sym 78524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 78530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78540 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 78541 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 78551 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 78560 PIN_21$SB_IO_OUT
.sym 78563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 78564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 78576 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 78578 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 78581 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 78582 PIN_21$SB_IO_OUT
.sym 78583 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 78584 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 78601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 78615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 78616 CLK$SB_IO_IN_$glb_clk
.sym 78617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 78620 spi_out.count_spi[2]
.sym 78621 spi_out.count_spi[3]
.sym 78622 spi_out.count_spi[4]
.sym 78623 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 78624 spi_out.count_spi[1]
.sym 78625 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 78646 PIN_21$SB_IO_OUT
.sym 78650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 78662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78665 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 78670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 78674 fft_block.reg_stage.w_cps_reg[10]
.sym 78681 spi_out.count_spi[1]
.sym 78682 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 78684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 78685 spi_out.count_spi[2]
.sym 78686 spi_out.count_spi[3]
.sym 78687 spi_out.count_spi[4]
.sym 78688 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 78692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 78693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 78694 fft_block.reg_stage.w_cps_reg[10]
.sym 78717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78722 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 78723 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 78725 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 78728 spi_out.count_spi[1]
.sym 78729 spi_out.count_spi[2]
.sym 78730 spi_out.count_spi[3]
.sym 78731 spi_out.count_spi[4]
.sym 78738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78739 CLK$SB_IO_IN_$glb_clk
.sym 78746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78754 spi_out.addr_SB_DFFESR_Q_R
.sym 78756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 78766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 78771 fft_block.reg_stage.w_cps_reg[26]
.sym 78772 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 78775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78787 fft_block.reg_stage.w_cps_reg[18]
.sym 78788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 78793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 78795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 78796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 78799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 78803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 78804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 78810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 78811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 78818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 78823 fft_block.reg_stage.w_cps_reg[18]
.sym 78833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 78836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 78840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 78841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 78845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 78848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 78851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 78852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 78853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 78854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 78857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 78858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 78861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 78862 CLK$SB_IO_IN_$glb_clk
.sym 78863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 78867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 78881 fft_block.start_calc
.sym 78898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 78906 fft_block.reg_stage.w_cps_reg[18]
.sym 78911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 78913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 78915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 78916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 78923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 78926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 78927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 78929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 78930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 78931 fft_block.reg_stage.w_cps_reg[26]
.sym 78932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 78936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 78938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 78939 fft_block.reg_stage.w_cps_reg[26]
.sym 78941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 78944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 78945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 78946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 78947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 78950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 78951 fft_block.reg_stage.w_cps_reg[26]
.sym 78952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 78957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 78958 fft_block.reg_stage.w_cps_reg[26]
.sym 78959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 78962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 78963 fft_block.reg_stage.w_cps_reg[26]
.sym 78964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 78969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 78970 fft_block.reg_stage.w_cps_reg[18]
.sym 78971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 78975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 78976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 78977 fft_block.reg_stage.w_cps_reg[26]
.sym 78980 fft_block.reg_stage.w_cps_reg[26]
.sym 78982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 78983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 78984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 78985 CLK$SB_IO_IN_$glb_clk
.sym 78991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 79002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 79012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 79017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 79018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 79029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 79032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 79037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 79041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 79043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 79044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 79048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 79054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 79055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 79061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 79062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 79063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 79075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 79097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 79098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 79099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 79105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 79107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 79108 CLK$SB_IO_IN_$glb_clk
.sym 79109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 79110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 79112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 79131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 79142 PIN_21$SB_IO_OUT
.sym 79154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 79159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 79164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 79170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 79173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 79176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 79177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 79180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 79190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 79193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 79196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 79198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 79199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 79216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 79230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 79231 CLK$SB_IO_IN_$glb_clk
.sym 79232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 79233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 79236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 79237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 79238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 79239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 79247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 79254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 79276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 79280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 79282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 79283 fft_block.reg_stage.w_cms_reg[20]
.sym 79284 fft_block.reg_stage.w_cms_reg[18]
.sym 79287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 79295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 79305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 79325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 79326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 79328 fft_block.reg_stage.w_cms_reg[20]
.sym 79337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 79339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 79340 fft_block.reg_stage.w_cms_reg[20]
.sym 79343 fft_block.reg_stage.w_cms_reg[20]
.sym 79345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 79346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 79349 fft_block.reg_stage.w_cms_reg[18]
.sym 79351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 79352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 79353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 79354 CLK$SB_IO_IN_$glb_clk
.sym 79368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 80946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 80978 spi_out.w_tx_ready
.sym 80990 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 80992 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 81001 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 81007 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 81021 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 81053 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 81054 CLK$SB_IO_IN_$glb_clk
.sym 81055 spi_out.w_tx_ready
.sym 81064 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 81071 spi_out.w_tx_ready
.sym 81093 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 81139 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 81141 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 81147 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 81158 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 81159 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 81164 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 81169 $nextpnr_ICESTORM_LC_7$O
.sym 81171 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 81175 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 81177 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 81183 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 81185 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 81189 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 81190 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 81196 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 81202 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 81206 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 81207 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 81209 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 81212 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 81213 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 81215 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 81216 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 81217 CLK$SB_IO_IN_$glb_clk
.sym 81218 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 81264 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 81266 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 81269 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 81279 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 81312 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 81337 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 81338 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 81340 CLK$SB_IO_IN_$glb_clk
.sym 81341 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 81368 spi_out.spi_master.master_ready
.sym 81375 spi_out.w_tx_ready
.sym 81386 spi_out.spi_master.master_ready
.sym 81389 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 81393 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81394 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 81396 spi_out.spi_master.master_ready
.sym 81422 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81424 spi_out.spi_master.master_ready
.sym 81453 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81454 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 81462 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 81463 CLK$SB_IO_IN_$glb_clk
.sym 81464 spi_out.spi_master.master_ready
.sym 81484 spi_out.spi_master.master_ready
.sym 81485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 81512 spi_out.spi_master.master_ready
.sym 81520 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 81530 spi_out.w_tx_ready
.sym 81532 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81540 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81541 spi_out.spi_master.master_ready
.sym 81542 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 81552 spi_out.w_tx_ready
.sym 81586 CLK$SB_IO_IN_$glb_clk
.sym 81600 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 81613 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 81633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 81638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 81642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 81647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 81655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 81658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 81661 $nextpnr_ICESTORM_LC_20$O
.sym 81664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 81667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 81669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 81671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 81673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 81675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 81677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 81679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 81682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 81683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 81688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 81689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 81693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 81708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 81709 CLK$SB_IO_IN_$glb_clk
.sym 81710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 81746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 81859 spi_out.w_tx_ready
.sym 81865 spi_out.spi_master.master_ready
.sym 81883 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81886 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 81896 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 81902 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 81904 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81926 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 81927 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 81928 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 81929 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 81954 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 81955 CLK$SB_IO_IN_$glb_clk
.sym 81967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 81984 PIN_15$SB_IO_OUT
.sym 81985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 81990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 81999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 82011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 82020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 82024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 82025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 82030 $nextpnr_ICESTORM_LC_32$O
.sym 82033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 82036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 82039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 82040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 82042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 82044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 82046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 82048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 82050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 82052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 82055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 82058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 82069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 82077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82078 CLK$SB_IO_IN_$glb_clk
.sym 82079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82104 fft_block.reg_stage.w_cps_reg[17]
.sym 82115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 82131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 82134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 82139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 82141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 82150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 82166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 82167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 82168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 82169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 82172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 82174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 82175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 82178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 82181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 82200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 82201 CLK$SB_IO_IN_$glb_clk
.sym 82202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 82238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 82249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 82254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 82255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 82264 fft_block.reg_stage.w_cps_reg[17]
.sym 82278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 82279 fft_block.reg_stage.w_cps_reg[17]
.sym 82280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 82307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 82308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 82310 fft_block.reg_stage.w_cps_reg[17]
.sym 82323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82324 CLK$SB_IO_IN_$glb_clk
.sym 82330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 82341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 82355 spi_out.w_tx_ready
.sym 82358 spi_out.spi_master.master_ready
.sym 82385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 82393 fft_block.reg_stage.w_cps_reg[17]
.sym 82394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 82413 fft_block.reg_stage.w_cps_reg[17]
.sym 82414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 82415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 82446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82447 CLK$SB_IO_IN_$glb_clk
.sym 82452 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 82477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82496 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 82497 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 82504 PIN_16_SB_LUT4_O_I3[1]
.sym 82507 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 82508 PIN_16_SB_LUT4_O_I3[0]
.sym 82510 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 82512 spi_out.spi_master.r_SM_CS[1]
.sym 82513 spi_out.spi_master.r_SM_CS[0]
.sym 82517 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 82518 spi_out.spi_master.master_ready
.sym 82521 spi_out.spi_master.r_SM_CS[0]
.sym 82523 spi_out.spi_master.r_SM_CS[1]
.sym 82524 spi_out.spi_master.master_ready
.sym 82525 spi_out.spi_master.r_SM_CS[0]
.sym 82526 PIN_16_SB_LUT4_O_I3[1]
.sym 82529 spi_out.spi_master.master_ready
.sym 82530 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 82531 spi_out.spi_master.r_SM_CS[0]
.sym 82532 spi_out.spi_master.r_SM_CS[1]
.sym 82537 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 82541 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 82542 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 82543 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 82548 PIN_16_SB_LUT4_O_I3[1]
.sym 82549 PIN_16_SB_LUT4_O_I3[0]
.sym 82565 spi_out.spi_master.r_SM_CS[0]
.sym 82568 spi_out.spi_master.r_SM_CS[1]
.sym 82569 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 82570 CLK$SB_IO_IN_$glb_clk
.sym 82597 PIN_16_SB_LUT4_O_I3[0]
.sym 82621 spi_out.w_tx_ready
.sym 82625 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 82629 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 82635 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 82637 PIN_21$SB_IO_OUT
.sym 82640 spi_out.start_tx_SB_DFFE_Q_E
.sym 82642 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 82664 PIN_21$SB_IO_OUT
.sym 82665 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 82666 spi_out.w_tx_ready
.sym 82667 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 82676 spi_out.w_tx_ready
.sym 82677 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 82678 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 82679 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 82684 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 82692 spi_out.start_tx_SB_DFFE_Q_E
.sym 82693 CLK$SB_IO_IN_$glb_clk
.sym 82719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 82725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82738 spi_out.count_spi[2]
.sym 82739 spi_out.count_spi[3]
.sym 82740 spi_out.addr_SB_DFFESR_Q_R
.sym 82742 spi_out.count_spi[1]
.sym 82748 spi_out.count_spi[4]
.sym 82749 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 82751 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 82763 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 82768 $nextpnr_ICESTORM_LC_2$O
.sym 82771 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 82774 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 82776 spi_out.count_spi[1]
.sym 82780 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 82783 spi_out.count_spi[2]
.sym 82784 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 82786 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 82789 spi_out.count_spi[3]
.sym 82790 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 82792 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 82794 spi_out.count_spi[4]
.sym 82796 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 82800 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 82802 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 82805 spi_out.count_spi[1]
.sym 82807 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 82812 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 82815 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 82816 CLK$SB_IO_IN_$glb_clk
.sym 82817 spi_out.addr_SB_DFFESR_Q_R
.sym 82846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 82865 fft_block.start_calc
.sym 82879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 82923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 82925 fft_block.start_calc
.sym 82972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 82993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 82995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 83007 fft_block.reg_stage.w_cps_reg[18]
.sym 83009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 83022 fft_block.reg_stage.w_cps_reg[18]
.sym 83034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 83046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 83061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_E
.sym 83062 CLK$SB_IO_IN_$glb_clk
.sym 83063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 83091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 83107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 83111 fft_block.reg_stage.w_cms_reg[18]
.sym 83118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 83128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 83162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 83164 fft_block.reg_stage.w_cms_reg[18]
.sym 83165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 83184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 83185 CLK$SB_IO_IN_$glb_clk
.sym 83187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 83207 fft_block.reg_stage.w_cms_reg[18]
.sym 83230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 83242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 83252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 83254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 83258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 83262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 83264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 83274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 83276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 83298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 83300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 83307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 83308 CLK$SB_IO_IN_$glb_clk
.sym 83309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 83314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 83351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 83353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 83354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 83355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 83356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 83364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 83366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 83375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 83379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 83384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 83387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 83390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 83391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 83392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 83393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 83396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 83398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 83402 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 83403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 83408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 83409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 83410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 83411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 83414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 83417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 83420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 83421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 83422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 83430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 83431 CLK$SB_IO_IN_$glb_clk
.sym 83432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O_$glb_sr
.sym 83453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 85241 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 85242 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 85274 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 85293 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 85294 CLK$SB_IO_IN_$glb_clk
.sym 85318 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 85927 PIN_15$SB_IO_OUT
.sym 86304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 86333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 86381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_DFFE_Q_E
.sym 86401 CLK$SB_IO_IN_$glb_clk
.sym 86427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 86456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 86504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 86554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 86574 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 86618 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 86796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 87030 PIN_16_SB_LUT4_O_I3[0]
.sym 87046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 87171 fft_block.reg_stage.w_cms_reg[18]
.sym 87288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 87318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 87323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 87331 fft_block.reg_stage.w_cms_reg[18]
.sym 87339 fft_block.reg_stage.w_cms_reg[18]
.sym 87384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 87385 CLK$SB_IO_IN_$glb_clk
.sym 87386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 87436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 87439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 87446 fft_block.reg_stage.w_cms_reg[18]
.sym 87448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 87485 fft_block.reg_stage.w_cms_reg[18]
.sym 87487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 87488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 87507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 87508 CLK$SB_IO_IN_$glb_clk
.sym 88881 PIN_21$SB_IO_OUT
.sym 90862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 90872 spi_out.state_SB_DFFESR_Q_R
.sym 90980 fft_block.start_calc
.sym 93295 PIN_14$SB_IO_OUT
.sym 97466 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 97505 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 97525 CLK$SB_IO_IN_$glb_clk
.sym 97549 PIN_14$SB_IO_OUT
.sym 101242 PIN_21$SB_IO_OUT
.sym 102085 PIN_15$SB_IO_OUT
.sym 103001 PIN_16_SB_LUT4_O_I3[0]
.sym 104669 PIN_21$SB_IO_OUT
.sym 104687 PIN_21$SB_IO_OUT
.sym 106502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 113180 PIN_14$SB_IO_OUT
.sym 114540 PIN_16_SB_LUT4_O_I3[0]
.sym 114643 PIN_16$SB_IO_OUT
.sym 117874 PIN_15$SB_IO_OUT
.sym 118741 PIN_16$SB_IO_OUT
.sym 118769 PIN_16_SB_LUT4_O_I3[0]
.sym 118820 PIN_16_SB_LUT4_O_I3[0]
.sym 122813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 123178 PIN_16$SB_IO_OUT
.sym 126874 fft_block.start_calc
.sym 129480 PIN_14$SB_IO_OUT
.sym 131403 fft_block.start_calc
.sym 131465 fft_block.start_calc
.sym 134262 PIN_14$SB_IO_OUT
.sym 134275 PIN_14$SB_IO_OUT
.sym 134320 PIN_15$SB_IO_OUT
.sym 134382 PIN_15$SB_IO_OUT
.sym 134406 PIN_15$SB_IO_OUT
.sym 134648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 134681 fft_block.start_calc
.sym 134696 fft_block.start_calc
.sym 134711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 134712 PIN_16$SB_IO_OUT
.sym 134726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 134732 PIN_16$SB_IO_OUT
.sym 135242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 135243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 135244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 135245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 135247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 135249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 135252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 135253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 135254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 135255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[1]
.sym 135256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[0]
.sym 135257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 135259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 135261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[2]
.sym 135271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 135273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 135275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 135276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 135277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[3]
.sym 135279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 135281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 135291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 135293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[4]
.sym 135295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 135297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[3]
.sym 135300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 135301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[3]
.sym 135303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 135309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 135313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 135316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 135317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 135320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 135321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 135324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 135325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 135328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 135329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 135332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 135333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 135334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 135335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 135336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 135337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 135339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 135341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[7]
.sym 135342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 135346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 135347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 135348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 135349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 135355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 135357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[7]
.sym 135358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 135362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 135367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 135368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 135369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 135370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 135371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 135372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 135375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 135376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 135377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 135379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 135380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 135381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 135383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 135384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 135385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 135387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 135388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 135389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 135391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 135392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 135393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 135395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 135396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 135397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 135398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 135402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 135403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 135404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[2]
.sym 135405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 135406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 135410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 135411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 135412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 135414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 135415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[1]
.sym 135416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[2]
.sym 135417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 135418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 135419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 135420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 135422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 135426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 135431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 135437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 135441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 135445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 135449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 135451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 135452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 135453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 135456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 135457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[4]
.sym 135461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 135488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 135489 fft_block.start_calc
.sym 135491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 135492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 135493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O_SB_LUT4_O_1_I3[2]
.sym 135495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 135497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 135499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 135501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 135503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 135505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 135506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 135507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 135508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 135509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 135511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[0]
.sym 135512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 135513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_O[2]
.sym 135515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 135517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 135523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 135525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 135527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 135529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 135531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 135533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 135534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 135535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 135536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 135537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 135539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 135541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 135543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 135545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 135548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 135549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 135551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 135553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[2]
.sym 135555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 135557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[6]
.sym 135559 fft_block.reg_stage.w_cps_reg[2]
.sym 135560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 135561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 135563 fft_block.reg_stage.w_cps_reg[0]
.sym 135564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 135565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 135567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[3]
.sym 135569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[3]
.sym 135571 fft_block.reg_stage.w_cps_reg[0]
.sym 135572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 135573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 135575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 135577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[5]
.sym 135579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 135580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 135581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[4]
.sym 135583 fft_block.reg_stage.w_cps_reg[2]
.sym 135584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[2]
.sym 135585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 135586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[1]
.sym 135587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[1]
.sym 135588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[0]
.sym 135589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[0]
.sym 135594 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 135599 fft_block.stage[0]
.sym 135600 fft_block.stage[1]
.sym 135601 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 135604 fft_block.state[0]
.sym 135605 fft_block.state[1]
.sym 135612 fft_block.state[1]
.sym 135613 fft_block.state[0]
.sym 135616 fft_block.state[0]
.sym 135617 fft_block.state[1]
.sym 135620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 135621 fft_block.start_calc
.sym 135623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 135636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 135640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 135645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 135651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 135655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 135656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135658 fft_block.reg_stage.w_cps_reg[0]
.sym 135662 fft_block.reg_stage.w_cps_reg[2]
.sym 135666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 135667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 135668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 135669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 135670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_I0[0]
.sym 135671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 135673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[4]
.sym 135674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 135675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 135676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[2]
.sym 135682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 135683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 135684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 135685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 135694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 135719 count[0]
.sym 135724 count[1]
.sym 135728 count[2]
.sym 135729 count_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 135732 count[3]
.sym 135733 count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 135736 count[4]
.sym 135737 count_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 135740 count[5]
.sym 135741 count_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 135744 count[6]
.sym 135745 count_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 135748 count[7]
.sym 135749 count_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 135752 count[8]
.sym 135753 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 135756 count[9]
.sym 135757 count_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 135760 count[10]
.sym 135761 count_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 135764 count[11]
.sym 135765 count_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 135768 count[12]
.sym 135769 count_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 135772 count[13]
.sym 135773 count_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 135776 count[14]
.sym 135777 count_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 135780 count[15]
.sym 135781 count_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 135784 count[16]
.sym 135785 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 135788 count[17]
.sym 135789 count_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 135792 count[18]
.sym 135793 count_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 135796 count[19]
.sym 135797 count_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 135800 count[20]
.sym 135801 count_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 135806 count[18]
.sym 135807 count[19]
.sym 135808 count[20]
.sym 135809 count[2]
.sym 135810 count[14]
.sym 135811 count[15]
.sym 135812 count[16]
.sym 135813 count[17]
.sym 136230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[0]
.sym 136231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 136233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 136234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[1]
.sym 136235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 136268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 136269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 136271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136272 fft_block.reg_stage.w_input_regs[4]
.sym 136273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 136284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 136285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 136287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136288 fft_block.reg_stage.w_input_regs[4]
.sym 136289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 136294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[2]
.sym 136295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 136297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 136300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 136301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 136302 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[4]
.sym 136303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 136305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 136307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 136308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 136309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[1]
.sym 136311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 136312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 136314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[3]
.sym 136315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 136319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 136320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[2]
.sym 136321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 136325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[4]
.sym 136327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 136329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 136332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 136333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[5]
.sym 136335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 136337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[5]
.sym 136339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 136340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[5]
.sym 136345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 136347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136348 fft_block.reg_stage.w_input_regs[12]
.sym 136349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 136353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 136357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 136359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 136360 fft_block.reg_stage.w_input_regs[15]
.sym 136361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 136363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 136364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[6]
.sym 136367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 136368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.input2[6]
.sym 136371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 136372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 136375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136376 fft_block.reg_stage.w_input_regs[14]
.sym 136377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 136379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136380 fft_block.reg_stage.w_input_regs[13]
.sym 136381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 136383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 136384 fft_block.reg_stage.w_input_regs[15]
.sym 136385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 136387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[5]
.sym 136388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 136393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 136397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 136398 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 136402 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 136409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 136410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 136415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136416 fft_block.reg_stage.w_input_regs[14]
.sym 136417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 136421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 136422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 136423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[1]
.sym 136424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_1_I1[2]
.sym 136425 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 136426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 136427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 136428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 136429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 136430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 136431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 136432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 136433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 136437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 136441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 136442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 136443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 136444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 136445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 136446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 136447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 136448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 136449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 136450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 136451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 136452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 136453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 136455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 136460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 136461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 136464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 136465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 136468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 136469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 136472 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 136473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 136475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_I1[0]
.sym 136476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 136477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 136478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 136479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 136480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 136481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 136484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[4]
.sym 136485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 136487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 136489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 136491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 136493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 136495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 136497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 136499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 136501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 136503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 136505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 136507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 136509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 136515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 136517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 136521 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 136524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 136525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[14]
.sym 136527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 136529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 136533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 136539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 136540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 136541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 136546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[14]
.sym 136551 fft_block.reg_stage.w_cps_reg[7]
.sym 136552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[6]
.sym 136553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 136555 fft_block.reg_stage.w_cps_reg[8]
.sym 136556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[8]
.sym 136557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 136559 fft_block.reg_stage.w_cps_reg[8]
.sym 136560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[7]
.sym 136561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 136563 fft_block.reg_stage.w_cps_reg[8]
.sym 136564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[12]
.sym 136565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 136567 fft_block.reg_stage.w_cps_reg[8]
.sym 136568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[9]
.sym 136569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 136571 fft_block.reg_stage.w_cps_reg[8]
.sym 136572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[11]
.sym 136573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 136575 fft_block.reg_stage.w_cps_reg[8]
.sym 136576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[10]
.sym 136577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 136579 fft_block.reg_stage.w_cps_reg[8]
.sym 136580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[13]
.sym 136581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 136591 fft_block.reg_stage.w_cps_reg[0]
.sym 136592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[4]
.sym 136593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 136601 fft_block.stage[0]
.sym 136603 fft_block.reg_stage.w_cps_reg[2]
.sym 136604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.t[5]
.sym 136605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 136609 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 136614 fft_block.state[1]
.sym 136615 fft_block.state_SB_DFFESR_Q_R[1]
.sym 136616 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 136617 fft_block.state_SB_DFFESR_Q_R[0]
.sym 136621 fft_block.state[0]
.sym 136623 fft_block.state_SB_DFFESR_Q_R[0]
.sym 136624 fft_block.state_SB_DFFESR_Q_R[1]
.sym 136625 fft_block.state_SB_DFFESR_Q_R[2]
.sym 136628 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 136629 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 136631 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 136632 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 136633 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 136634 fft_block.reg_stage.w_cps_reg[0]
.sym 136639 fft_block.state[0]
.sym 136640 fft_block.state[1]
.sym 136641 insert_data
.sym 136642 fft_block.stage[0]
.sym 136643 fft_block.stage[1]
.sym 136644 fft_block.state[1]
.sym 136645 fft_block.state_SB_DFFESR_Q_R[1]
.sym 136646 fft_block.stage_SB_DFFESR_Q_R
.sym 136654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 136655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 136656 fft_block.start_calc
.sym 136657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 136664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 136665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 136672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 136673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 136682 fft_block.reg_stage.w_cps_in[7]
.sym 136688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[3]
.sym 136689 fft_block.start_calc
.sym 136690 fft_block.reg_stage.w_c_in[7]
.sym 136694 fft_block.reg_stage.w_c_in[2]
.sym 136698 fft_block.reg_stage.w_c_in[1]
.sym 136702 fft_block.reg_stage.w_c_in[0]
.sym 136706 fft_block.reg_stage.w_cps_in[8]
.sym 136718 fft_block.reg_stage.c_data.cosinus[0][1]
.sym 136722 fft_block.reg_stage.c_data.cosinus[0][7]
.sym 136728 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 136729 fft_block.w_calc_finish
.sym 136730 fft_block.reg_stage.c_data.cosinus[0][3]
.sym 136745 count[0]
.sym 136752 count[1]
.sym 136753 count[0]
.sym 136758 insert_data
.sym 136759 count[0]
.sym 136760 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 136761 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 136762 count[1]
.sym 136763 count[3]
.sym 136764 count[4]
.sym 136765 count[5]
.sym 136767 addr_count_SB_DFFESR_Q_R[2]
.sym 136768 insert_data
.sym 136769 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 136778 count[6]
.sym 136779 count[7]
.sym 136780 count[8]
.sym 136781 count[9]
.sym 136794 count[10]
.sym 136795 count[11]
.sym 136796 count[12]
.sym 136797 count[13]
.sym 136798 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 136799 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 136800 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 136801 insert_data_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 136814 fft_block.reg_stage.w_c_map_addr[0]
.sym 136815 fft_block.reg_stage.w_c_map_addr[1]
.sym 136816 fft_block.fill_regs
.sym 136817 fft_block.reg_stage.c_map.state[0]
.sym 136830 fft_block.reg_stage.w_c_map_addr[0]
.sym 136831 fft_block.reg_stage.w_c_map_addr[1]
.sym 136832 fft_block.fill_regs
.sym 136833 fft_block.reg_stage.c_map.state[0]
.sym 136834 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 136855 fft_block.reg_stage.w_c_map_addr[1]
.sym 136856 fft_block.stage[0]
.sym 136857 fft_block.reg_stage.w_c_map_addr[0]
.sym 137255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 137268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 137269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 137272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 137273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 137276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 137277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 137280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 137281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 137282 fft_block.reg_stage.w_input_regs[71]
.sym 137285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 137291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137292 fft_block.reg_stage.w_input_regs[2]
.sym 137293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 137295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137296 fft_block.reg_stage.w_input_regs[2]
.sym 137297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 137305 fft_block.reg_stage.w_input_regs[65]
.sym 137309 fft_block.reg_stage.w_input_regs[64]
.sym 137311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137312 fft_block.reg_stage.w_input_regs[3]
.sym 137313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 137315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137316 fft_block.reg_stage.w_input_regs[3]
.sym 137317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 137319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137320 fft_block.reg_stage.w_input_regs[5]
.sym 137321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 137323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137324 fft_block.reg_stage.w_input_regs[6]
.sym 137325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 137326 fft_block.w_fft_in[0]
.sym 137336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 137337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 137343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137344 fft_block.reg_stage.w_input_regs[6]
.sym 137345 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 137347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137348 fft_block.reg_stage.w_input_regs[5]
.sym 137349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 137351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137352 fft_block.reg_stage.w_input_regs[12]
.sym 137353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 137355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137356 fft_block.reg_stage.w_input_regs[13]
.sym 137357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 137358 fft_block.reg_stage.w_input_regs[72]
.sym 137359 fft_block.reg_stage.w_input_regs[8]
.sym 137360 fft_block.reg_stage.w_input_regs[9]
.sym 137361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 137363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137364 fft_block.reg_stage.w_input_regs[11]
.sym 137365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 137367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137368 fft_block.reg_stage.w_input_regs[7]
.sym 137369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 137371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137372 fft_block.reg_stage.w_input_regs[76]
.sym 137373 fft_block.reg_stage.w_input_regs[12]
.sym 137375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137376 fft_block.reg_stage.w_input_regs[11]
.sym 137377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 137379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137380 fft_block.reg_stage.w_input_regs[7]
.sym 137381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 137383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 137393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 137396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 137397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 137400 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 137401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 137404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 137405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 137408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 137409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 137410 fft_block.reg_stage.w_input_regs[79]
.sym 137413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 137426 fft_block.w_fft_in[11]
.sym 137433 fft_block.reg_stage.w_input_regs[74]
.sym 137437 fft_block.reg_stage.w_input_regs[75]
.sym 137442 fft_block.w_fft_in[10]
.sym 137447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 137449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 137451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 137453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 137455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 137457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 137459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137460 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 137461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 137463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[6]
.sym 137465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[6]
.sym 137467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[11]
.sym 137469 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 137475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[7]
.sym 137477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 137483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 137485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 137487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 137489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 137491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[0]
.sym 137492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 137493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_2_O[2]
.sym 137495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[8]
.sym 137497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 137499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 137501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 137503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[10]
.sym 137505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 137507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[9]
.sym 137509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 137510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 137516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 137517 fft_block.start_calc
.sym 137528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[0]
.sym 137529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_DFFE_Q_E[1]
.sym 137540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_4_I1[3]
.sym 137541 fft_block.start_calc
.sym 137543 insert_data
.sym 137548 insert_data
.sym 137551 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 137552 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 137553 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[3]
.sym 137555 addr_count[2]
.sym 137556 addr_count[1]
.sym 137557 insert_data
.sym 137559 fft_block.counter_N[2]
.sym 137560 addr_count[2]
.sym 137561 insert_data
.sym 137564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 137565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 137566 fft_block.counter_N[0]
.sym 137567 fft_block.counter_N[1]
.sym 137569 insert_data
.sym 137570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 137575 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 137580 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 137583 $PACKER_VCC_NET
.sym 137585 $nextpnr_ICESTORM_LC_14$I3
.sym 137586 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 137587 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 137588 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1]
.sym 137589 $nextpnr_ICESTORM_LC_14$COUT
.sym 137591 $PACKER_VCC_NET
.sym 137592 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 137593 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 137596 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 137597 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 137598 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 137599 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 137600 fft_block.stage[1]
.sym 137601 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 137602 fft_block.stage[0]
.sym 137603 fft_block.stage[1]
.sym 137604 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 137605 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 137607 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 137611 $PACKER_VCC_NET
.sym 137612 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 137617 $nextpnr_ICESTORM_LC_45$I3
.sym 137618 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 137625 fft_block.fill_regs_SB_DFFE_Q_D
.sym 137626 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 137637 fft_block.stage[0]
.sym 137639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 137641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 137643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 137645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[2]
.sym 137648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 137649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 137651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 137653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 137655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 137657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 137659 insert_data
.sym 137660 fft_block.state_SB_DFFESR_Q_R[0]
.sym 137661 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 137662 fft_block.counter_N[0]
.sym 137663 fft_block.counter_N[1]
.sym 137664 fft_block.counter_N[2]
.sym 137665 addr_count_SB_DFFESR_Q_R[2]
.sym 137666 fft_block.stage[0]
.sym 137667 fft_block.stage[1]
.sym 137668 fft_block.state_SB_DFFESR_Q_R[1]
.sym 137669 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 137671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 137677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 137681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 137684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 137685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 137688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 137689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 137693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 137696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 137697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 137699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 137701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2_SB_LUT4_O_I3[2]
.sym 137702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 137703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 137704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 137705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 137707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 137708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 137710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 137711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 137712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 137713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 137714 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 137718 fft_block.reg_stage.w_cps_reg[29]
.sym 137722 fft_block.reg_stage.w_cps_reg[27]
.sym 137727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 137728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 137729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 137730 fft_block.reg_stage.c_data.cosinus[3][1]
.sym 137737 fft_block.reg_stage.w_cps_in[7]
.sym 137738 fft_block.stage[0]
.sym 137739 fft_block.stage[1]
.sym 137740 fft_block.state_SB_DFFESR_Q_R[1]
.sym 137741 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 137744 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 137745 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 137749 fft_block.reg_stage.w_cps_in[7]
.sym 137750 fft_block.reg_stage.w_c_in[3]
.sym 137754 fft_block.reg_stage.w_c_in[1]
.sym 137758 fft_block.reg_stage.w_c_in[0]
.sym 137762 fft_block.reg_stage.w_c_in[2]
.sym 137778 fft_block.fill_regs_SB_DFFE_Q_D
.sym 137799 fft_block.reg_stage.w_c_map_addr[0]
.sym 137800 fft_block.reg_stage.w_c_map_addr[1]
.sym 137801 fft_block.reg_stage.w_we_c_map
.sym 137805 fft_block.reg_stage.w_cps_in[8]
.sym 137807 fft_block.reg_stage.w_c_map_addr[1]
.sym 137808 fft_block.reg_stage.w_c_map_addr[0]
.sym 137809 fft_block.reg_stage.w_we_c_map
.sym 137814 fft_block.reg_stage.w_c_in[3]
.sym 137823 fft_block.reg_stage.w_c_map_addr[0]
.sym 137824 fft_block.reg_stage.w_c_map_addr[1]
.sym 137825 fft_block.reg_stage.w_we_c_map
.sym 137826 fft_block.reg_stage.w_c_in[7]
.sym 137845 fft_block.reg_stage.c_map.state[0]
.sym 137848 fft_block.stage[1]
.sym 137849 fft_block.reg_stage.c_map.state[0]
.sym 137851 fft_block.reg_stage.w_c_map_addr[0]
.sym 137852 fft_block.reg_stage.w_c_map_addr[1]
.sym 137853 fft_block.reg_stage.w_we_c_map
.sym 137858 fft_block.fill_regs
.sym 137876 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 137877 fft_block.stage[0]
.sym 137880 fft_block.reg_stage.w_c_map_addr[0]
.sym 137881 fft_block.reg_stage.w_c_map_addr[1]
.sym 137885 fft_block.reg_stage.w_c_map_addr[0]
.sym 137890 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 138293 fft_block.reg_stage.w_input_regs[66]
.sym 138297 fft_block.reg_stage.w_input_regs[68]
.sym 138313 fft_block.reg_stage.w_input_regs[69]
.sym 138317 fft_block.reg_stage.w_input_regs[70]
.sym 138318 fft_block.w_fft_in[4]
.sym 138323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138324 fft_block.reg_stage.w_input_regs[1]
.sym 138325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 138327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138328 fft_block.reg_stage.w_input_regs[1]
.sym 138329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 138333 fft_block.reg_stage.w_input_regs[67]
.sym 138334 fft_block.w_fft_in[2]
.sym 138338 fft_block.w_fft_in[1]
.sym 138343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138344 fft_block.reg_stage.w_input_regs[65]
.sym 138345 fft_block.reg_stage.w_input_regs[1]
.sym 138346 fft_block.w_fft_in[1]
.sym 138351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138352 fft_block.reg_stage.w_input_regs[67]
.sym 138353 fft_block.reg_stage.w_input_regs[3]
.sym 138354 fft_block.w_fft_in[0]
.sym 138358 fft_block.w_fft_in[3]
.sym 138362 fft_block.w_fft_in[2]
.sym 138368 fft_block.reg_stage.w_input_regs[64]
.sym 138369 fft_block.reg_stage.w_input_regs[0]
.sym 138370 fft_block.w_fft_in[4]
.sym 138375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138376 fft_block.reg_stage.w_input_regs[66]
.sym 138377 fft_block.reg_stage.w_input_regs[2]
.sym 138378 fft_block.w_fft_in[8]
.sym 138385 fft_block.reg_stage.w_input_regs[72]
.sym 138386 fft_block.w_fft_in[13]
.sym 138391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138392 fft_block.reg_stage.w_input_regs[76]
.sym 138393 fft_block.reg_stage.w_input_regs[12]
.sym 138397 fft_block.reg_stage.w_input_regs[76]
.sym 138398 fft_block.w_fft_in[12]
.sym 138402 fft_block.reg_stage.w_input_regs[9]
.sym 138403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 138404 fft_block.reg_stage.w_input_regs[8]
.sym 138405 fft_block.reg_stage.w_input_regs[72]
.sym 138409 fft_block.reg_stage.w_input_regs[77]
.sym 138411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 138412 fft_block.reg_stage.w_input_regs[10]
.sym 138413 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 138414 fft_block.w_fft_in[8]
.sym 138421 fft_block.reg_stage.w_input_regs[73]
.sym 138422 fft_block.w_fft_in[12]
.sym 138426 fft_block.w_fft_in[11]
.sym 138431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 138432 fft_block.reg_stage.w_input_regs[10]
.sym 138433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 138434 fft_block.w_fft_in[9]
.sym 138439 fft_block.reg_stage.w_index_out[0]
.sym 138440 fft_block.reg_stage.w_index_out[2]
.sym 138441 fft_block.reg_stage.w_index_out[1]
.sym 138445 fft_block.reg_stage.w_input_regs[78]
.sym 138446 fft_block.w_fft_in[10]
.sym 138450 fft_block.w_fft_in[13]
.sym 138455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138456 fft_block.reg_stage.w_input_regs[75]
.sym 138457 fft_block.reg_stage.w_input_regs[11]
.sym 138458 fft_block.w_fft_in[14]
.sym 138470 fft_block.reg_stage.w_input_regs[73]
.sym 138471 fft_block.reg_stage.w_input_regs[9]
.sym 138472 fft_block.reg_stage.w_input_regs[72]
.sym 138473 fft_block.reg_stage.w_input_regs[8]
.sym 138475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138476 fft_block.reg_stage.w_input_regs[74]
.sym 138477 fft_block.reg_stage.w_input_regs[10]
.sym 138483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[12]
.sym 138485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 138491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138492 fft_block.reg_stage.w_input_regs[75]
.sym 138493 fft_block.reg_stage.w_input_regs[11]
.sym 138494 fft_block.reg_stage.w_input_regs[72]
.sym 138495 fft_block.reg_stage.w_input_regs[8]
.sym 138496 fft_block.reg_stage.w_input_regs[73]
.sym 138497 fft_block.reg_stage.w_input_regs[9]
.sym 138499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138500 fft_block.reg_stage.w_input_regs[74]
.sym 138501 fft_block.reg_stage.w_input_regs[10]
.sym 138502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 138503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 138507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 138508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 138509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 138515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 138519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 138520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 138521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 138529 fft_block.start_calc
.sym 138531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 138532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 138533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 138535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 138537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 138540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 138541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[14]
.sym 138545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 138546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 138547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 138548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 138549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 138551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 138553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 138559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 138561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 138563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 138565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 138567 addr_count[0]
.sym 138572 addr_count[1]
.sym 138576 addr_count[2]
.sym 138577 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 138581 addr_count[0]
.sym 138587 fft_block.start_calc
.sym 138588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_O[1]
.sym 138589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 138591 addr_count[1]
.sym 138592 addr_count[2]
.sym 138593 addr_count[0]
.sym 138596 addr_count[1]
.sym 138597 addr_count[0]
.sym 138598 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 138599 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 138600 fft_block.stage[1]
.sym 138601 fft_block.stage[0]
.sym 138603 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 138604 fft_block.stage[1]
.sym 138605 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 138606 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[0]
.sym 138607 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0[1]
.sym 138608 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 138609 fft_block.stage[1]
.sym 138611 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 138612 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 138613 fft_block.stage[0]
.sym 138615 fft_block.counter_N[0]
.sym 138616 addr_count[0]
.sym 138617 insert_data
.sym 138619 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 138620 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 138621 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 138622 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 138628 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I0_SB_LUT4_O_I2[10]
.sym 138629 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 138643 $PACKER_VCC_NET
.sym 138644 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 138645 fft_block.stage[0]
.sym 138648 fft_block.stage[1]
.sym 138649 fft_block.stage[0]
.sym 138650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 138657 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 138663 fft_block.counter_N[0]
.sym 138668 fft_block.counter_N[1]
.sym 138672 fft_block.counter_N[2]
.sym 138673 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 138676 fft_block.counter_N[1]
.sym 138677 fft_block.counter_N[0]
.sym 138680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 138681 fft_block.start_calc
.sym 138685 fft_block.counter_N[0]
.sym 138691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 138692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 138693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[3]
.sym 138695 fft_block.reg_stage.w_cms_reg[0]
.sym 138696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[2]
.sym 138697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 138699 fft_block.reg_stage.w_cms_reg[2]
.sym 138700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[3]
.sym 138701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 138702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 138703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 138704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 138705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 138707 fft_block.reg_stage.w_cms_reg[2]
.sym 138708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 138709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 138710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 138711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[1]
.sym 138712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[2]
.sym 138713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[3]
.sym 138715 fft_block.reg_stage.w_cms_reg[0]
.sym 138716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 138717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 138720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 138721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[4]
.sym 138730 fft_block.reg_stage.w_c_in[2]
.sym 138734 fft_block.reg_stage.w_c_in[1]
.sym 138745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 138747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 138748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 138749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 138752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I1[2]
.sym 138753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 138754 fft_block.reg_stage.w_c_in[0]
.sym 138760 fft_block.reg_stage.w_cps_in[8]
.sym 138761 fft_block.reg_stage.c_map.stage_data[0]
.sym 138764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 138765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 138780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 138781 fft_block.start_calc
.sym 138786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 138791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 138792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 138793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 138798 fft_block.reg_stage.c_data.cosinus[2][1]
.sym 138805 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 138806 fft_block.reg_stage.w_cps_reg[18]
.sym 138812 fft_block.reg_stage.c_map.stage_data[0]
.sym 138813 fft_block.reg_stage.w_cps_in[8]
.sym 138823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 138824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 138825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 138827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 138828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 138829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 138830 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 138834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[0]
.sym 138835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 138836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 138837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 138838 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 138842 fft_block.reg_stage.w_cps_reg[20]
.sym 138850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 138851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_2_O[1]
.sym 138852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 138853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 138870 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 138906 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 139343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 139345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 139347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 139349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 139352 fft_block.reg_stage.w_input_regs[112]
.sym 139353 fft_block.reg_stage.w_input_regs[48]
.sym 139359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139360 fft_block.reg_stage.w_input_regs[113]
.sym 139361 fft_block.reg_stage.w_input_regs[49]
.sym 139363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139364 fft_block.reg_stage.w_input_regs[68]
.sym 139365 fft_block.reg_stage.w_input_regs[4]
.sym 139366 fft_block.w_fft_in[2]
.sym 139371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139372 fft_block.reg_stage.w_input_regs[49]
.sym 139373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 139374 fft_block.w_fft_in[1]
.sym 139378 fft_block.w_fft_in[0]
.sym 139383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139384 fft_block.reg_stage.w_input_regs[50]
.sym 139385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 139387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139388 fft_block.reg_stage.w_input_regs[49]
.sym 139389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 139390 fft_block.w_fft_in[4]
.sym 139395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139396 fft_block.reg_stage.w_input_regs[50]
.sym 139397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 139399 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139400 fft_block.reg_stage.w_input_regs[68]
.sym 139401 fft_block.reg_stage.w_input_regs[4]
.sym 139403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139404 fft_block.reg_stage.w_input_regs[116]
.sym 139405 fft_block.reg_stage.w_input_regs[52]
.sym 139407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139408 fft_block.reg_stage.w_input_regs[67]
.sym 139409 fft_block.reg_stage.w_input_regs[3]
.sym 139411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139412 fft_block.reg_stage.w_input_regs[113]
.sym 139413 fft_block.reg_stage.w_input_regs[49]
.sym 139415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139416 fft_block.reg_stage.w_input_regs[66]
.sym 139417 fft_block.reg_stage.w_input_regs[2]
.sym 139419 fft_block.reg_stage.w_index_out[2]
.sym 139420 fft_block.reg_stage.w_index_out[0]
.sym 139421 fft_block.reg_stage.w_index_out[1]
.sym 139423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139424 fft_block.reg_stage.w_input_regs[65]
.sym 139425 fft_block.reg_stage.w_input_regs[1]
.sym 139427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139428 fft_block.reg_stage.w_input_regs[77]
.sym 139429 fft_block.reg_stage.w_input_regs[13]
.sym 139431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139432 fft_block.reg_stage.w_input_regs[52]
.sym 139433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 139434 fft_block.w_fft_in[8]
.sym 139440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 139441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 139442 fft_block.reg_stage.w_input_regs[120]
.sym 139443 fft_block.reg_stage.w_input_regs[56]
.sym 139444 fft_block.reg_stage.w_input_regs[57]
.sym 139445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 139446 fft_block.w_fft_in[9]
.sym 139451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139452 fft_block.reg_stage.w_input_regs[77]
.sym 139453 fft_block.reg_stage.w_input_regs[13]
.sym 139455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139456 fft_block.reg_stage.w_input_regs[55]
.sym 139457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 139458 fft_block.reg_stage.w_input_regs[57]
.sym 139459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 139460 fft_block.reg_stage.w_input_regs[56]
.sym 139461 fft_block.reg_stage.w_input_regs[120]
.sym 139467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 139468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 139469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 139472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 139473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[1]
.sym 139475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 139476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[3]
.sym 139477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 139480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 139484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 139485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[3]
.sym 139486 fft_block.w_fft_in[11]
.sym 139493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 139495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139496 fft_block.reg_stage.w_input_regs[63]
.sym 139497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 139504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 139505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[14]
.sym 139507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 139508 fft_block.reg_stage.w_input_regs[63]
.sym 139509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 139510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 139511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 139512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 139513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 139515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 139516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.t[13]
.sym 139517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 139520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 139521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[2]
.sym 139523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 139524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 139525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 139526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 139530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 139536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 139537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[5]
.sym 139539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 139540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[5]
.sym 139542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 139547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 139549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 139551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[8]
.sym 139553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 139554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 139558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 139562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 139566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 139567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 139568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 139569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 139571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 139573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 139574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 139575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 139576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 139577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 139578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 139579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 139580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 139581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 139582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 139586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 139591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[11]
.sym 139593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 139595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 139597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 139601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 139613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 139615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 139617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 139618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 139619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 139620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 139621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 139622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 139623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 139624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 139625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I3[3]
.sym 139626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 139627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 139628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 139629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 139630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[10]
.sym 139634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[9]
.sym 139642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[11]
.sym 139646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[7]
.sym 139650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[12]
.sym 139655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 139660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 139661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 139664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 139665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 139668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 139669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 139672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 139673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 139676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 139677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 139681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 139682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 139683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 139684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 139685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[4]
.sym 139686 fft_block.reg_stage.w_cms_reg[0]
.sym 139696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 139697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 139703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 139705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 139707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 139709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 139714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 139715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 139716 fft_block.start_calc
.sym 139717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 139719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 139721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 139723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 139725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 139727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 139729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[4]
.sym 139730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 139731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 139732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[1]
.sym 139733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[1]
.sym 139735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 139737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[6]
.sym 139739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 139741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 139743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 139745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[5]
.sym 139748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[0]
.sym 139749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[0]
.sym 139756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 139757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 139759 fft_block.reg_stage.w_cms_reg[0]
.sym 139760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[5]
.sym 139761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 139763 fft_block.reg_stage.w_cms_reg[2]
.sym 139764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[4]
.sym 139765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 139771 fft_block.reg_stage.w_cms_reg[7]
.sym 139772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[6]
.sym 139773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.state[0]
.sym 139776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 139777 fft_block.start_calc
.sym 139780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 139781 fft_block.start_calc
.sym 139782 fft_block.reg_stage.w_cms_in[2]
.sym 139790 fft_block.reg_stage.w_cms_in[7]
.sym 139797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 139800 fft_block.reg_stage.w_cps_in[8]
.sym 139801 fft_block.reg_stage.c_map.stage_data[0]
.sym 139805 fft_block.reg_stage.c_map.stage_data[0]
.sym 139806 fft_block.reg_stage.w_cms_in[0]
.sym 139810 fft_block.reg_stage.w_c_in[3]
.sym 139815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 139820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 139821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 139824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 139825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 139828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 139829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 139832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 139833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 139835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 139836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 139837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 139838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 139839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 139840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 139841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 139845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 139846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 139847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 139848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 139849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 139852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 139853 fft_block.start_calc
.sym 139854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[0]
.sym 139855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[1]
.sym 139856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 139857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O[3]
.sym 139861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 139864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 139865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[1]
.sym 139866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 139867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[4]
.sym 139868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 139869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 139872 fft_block.reg_stage.w_cps_in[8]
.sym 139873 fft_block.reg_stage.c_map.stage_data[0]
.sym 139874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 139884 fft_block.reg_stage.w_cps_in[8]
.sym 139885 fft_block.reg_stage.c_map.stage_data[0]
.sym 139894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 139926 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 140350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 140351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 140352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 140353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 140361 fft_block.reg_stage.w_input_regs[116]
.sym 140362 fft_block.w_fft_in[0]
.sym 140369 fft_block.reg_stage.w_input_regs[112]
.sym 140370 fft_block.w_fft_in[1]
.sym 140377 fft_block.reg_stage.w_input_regs[113]
.sym 140382 fft_block.w_fft_in[4]
.sym 140389 fft_block.reg_stage.w_input_regs[117]
.sym 140391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140418 fft_block.reg_stage.w_input_regs[119]
.sym 140421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140424 fft_block.reg_stage.w_input_regs[52]
.sym 140425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 140427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140428 fft_block.reg_stage.w_input_regs[51]
.sym 140429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 140431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140432 fft_block.reg_stage.w_input_regs[53]
.sym 140433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 140435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140436 fft_block.reg_stage.w_input_regs[53]
.sym 140437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 140438 fft_block.w_fft_in[8]
.sym 140443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140444 fft_block.reg_stage.w_input_regs[54]
.sym 140445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 140447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140448 fft_block.reg_stage.w_input_regs[55]
.sym 140449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 140451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140452 fft_block.reg_stage.w_input_regs[51]
.sym 140453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 140455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140482 fft_block.reg_stage.w_input_regs[127]
.sym 140485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140488 fft_block.reg_stage.w_input_regs[62]
.sym 140489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 140491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140492 fft_block.reg_stage.w_input_regs[62]
.sym 140493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 140497 fft_block.reg_stage.w_input_regs[123]
.sym 140499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140500 fft_block.reg_stage.w_input_regs[58]
.sym 140501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 140503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140504 fft_block.reg_stage.w_input_regs[61]
.sym 140505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 140508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 140509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 140511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140512 fft_block.reg_stage.w_input_regs[61]
.sym 140513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 140515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140516 fft_block.reg_stage.w_input_regs[58]
.sym 140517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 140519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 140532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 140536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 140537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 140540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 140541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 140544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 140548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 140550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 140551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 140557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 140561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140564 fft_block.reg_stage.w_input_regs[54]
.sym 140565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 140567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 140568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[6]
.sym 140571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 140573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[7]
.sym 140575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 140577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[7]
.sym 140579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 140580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 140581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[6]
.sym 140584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 140585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 140587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 140588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 140589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 140591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 140593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 140595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 140596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 140597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 140598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[0]
.sym 140599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O[1]
.sym 140600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 140601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 140603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 140604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[9]
.sym 140605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 140606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_3_O[0]
.sym 140607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_3_O[1]
.sym 140608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 140609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 140610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 140611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 140612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 140613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 140615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 140620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 140621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 140624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 140625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 140628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 140629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 140632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 140633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 140637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 140638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 140639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 140640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 140641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 140645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 140649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 140651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 140652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 140653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 140654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[12]
.sym 140658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[10]
.sym 140662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[7]
.sym 140666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[9]
.sym 140671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 140672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 140673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[2]
.sym 140674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[14]
.sym 140678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 140682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 140688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 140689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 140693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 140695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 140697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 140699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 140701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 140702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 140711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[8]
.sym 140713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 140714 fft_block.reg_stage.w_c_in[0]
.sym 140718 fft_block.reg_stage.w_c_in[1]
.sym 140726 fft_block.reg_stage.w_c_in[2]
.sym 140742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 140744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 140745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 140747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 140749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 140751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 140752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 140753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 140754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 140755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 140756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 140757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 140759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 140760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 140761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 140763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 140764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 140765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[2]
.sym 140768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 140769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 140771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 140773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 140788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[14]
.sym 140789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[14]
.sym 140799 fft_block.reg_stage.w_cps_reg[27]
.sym 140800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 140801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 140807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 140812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 140813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 140816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 140817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 140820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 140821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 140824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 140825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 140827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 140828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 140829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 140831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 140832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 140833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 140837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 140839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 140840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 140841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 140842 fft_block.reg_stage.w_c_in[3]
.sym 140846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_2_I0[0]
.sym 140847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[10]
.sym 140848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 140849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[4]
.sym 140851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 140852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I1_O[1]
.sym 140853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 140854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[0]
.sym 140855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[1]
.sym 140856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 140857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 140858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[2]
.sym 140859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp[3]
.sym 140860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 140861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 140862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[0]
.sym 140863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[1]
.sym 140864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_O[2]
.sym 140865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 140866 fft_block.reg_stage.w_c_in[7]
.sym 140870 fft_block.reg_stage.c_data.cosinus[1][7]
.sym 140874 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 140882 fft_block.reg_stage.w_cps_reg[10]
.sym 140889 fft_block.reg_stage.w_c_in[7]
.sym 140890 fft_block.reg_stage.c_data.cosinus[1][1]
.sym 140894 fft_block.reg_stage.w_cps_reg[11]
.sym 140914 fft_block.reg_stage.w_c_in[7]
.sym 141366 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 141367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 141368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 141369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 141379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 141381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 141383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141384 fft_block.reg_stage.w_input_regs[114]
.sym 141385 fft_block.reg_stage.w_input_regs[50]
.sym 141386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[1]
.sym 141387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[1]
.sym 141388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[0]
.sym 141389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[0]
.sym 141390 fft_block.w_fft_in[5]
.sym 141397 fft_block.reg_stage.w_input_regs[114]
.sym 141399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141400 fft_block.reg_stage.w_input_regs[118]
.sym 141401 fft_block.reg_stage.w_input_regs[54]
.sym 141403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141404 fft_block.reg_stage.w_input_regs[117]
.sym 141405 fft_block.reg_stage.w_input_regs[53]
.sym 141406 fft_block.w_fft_in[2]
.sym 141410 fft_block.w_fft_in[3]
.sym 141415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 141416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 141419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141420 fft_block.reg_stage.w_input_regs[116]
.sym 141421 fft_block.reg_stage.w_input_regs[52]
.sym 141425 fft_block.reg_stage.w_input_regs[115]
.sym 141427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 141428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 141429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 141431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 141432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[7]
.sym 141433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 141434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 141435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 141436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 141437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 141438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 141439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 141445 fft_block.reg_stage.w_input_regs[118]
.sym 141446 fft_block.w_fft_in[10]
.sym 141454 fft_block.w_fft_in[12]
.sym 141461 fft_block.reg_stage.w_input_regs[122]
.sym 141463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141464 fft_block.reg_stage.w_input_regs[115]
.sym 141465 fft_block.reg_stage.w_input_regs[51]
.sym 141470 fft_block.w_fft_in[9]
.sym 141477 fft_block.reg_stage.w_input_regs[121]
.sym 141481 fft_block.reg_stage.w_input_regs[124]
.sym 141485 fft_block.reg_stage.w_input_regs[120]
.sym 141486 fft_block.w_fft_in[3]
.sym 141490 fft_block.w_fft_in[10]
.sym 141494 fft_block.reg_stage.w_input_regs[121]
.sym 141495 fft_block.reg_stage.w_input_regs[57]
.sym 141496 fft_block.reg_stage.w_input_regs[120]
.sym 141497 fft_block.reg_stage.w_input_regs[56]
.sym 141498 fft_block.w_fft_in[5]
.sym 141505 fft_block.reg_stage.w_input_regs[126]
.sym 141506 fft_block.w_fft_in[11]
.sym 141511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141512 fft_block.reg_stage.w_input_regs[119]
.sym 141513 fft_block.reg_stage.w_input_regs[55]
.sym 141515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141516 fft_block.reg_stage.w_input_regs[60]
.sym 141517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 141519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141520 fft_block.reg_stage.w_input_regs[60]
.sym 141521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 141522 fft_block.reg_stage.w_input_regs[120]
.sym 141523 fft_block.reg_stage.w_input_regs[56]
.sym 141524 fft_block.reg_stage.w_input_regs[121]
.sym 141525 fft_block.reg_stage.w_input_regs[57]
.sym 141527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141528 fft_block.reg_stage.w_input_regs[59]
.sym 141529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 141531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141532 fft_block.reg_stage.w_input_regs[115]
.sym 141533 fft_block.reg_stage.w_input_regs[51]
.sym 141535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141536 fft_block.reg_stage.w_input_regs[119]
.sym 141537 fft_block.reg_stage.w_input_regs[55]
.sym 141539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141540 fft_block.reg_stage.w_input_regs[59]
.sym 141541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 141543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141544 fft_block.reg_stage.w_input_regs[78]
.sym 141545 fft_block.reg_stage.w_input_regs[14]
.sym 141549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 141552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 141553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.input2[4]
.sym 141555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141556 fft_block.reg_stage.w_input_regs[122]
.sym 141557 fft_block.reg_stage.w_input_regs[58]
.sym 141561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 141563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141564 fft_block.reg_stage.w_input_regs[122]
.sym 141565 fft_block.reg_stage.w_input_regs[58]
.sym 141567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141568 fft_block.reg_stage.w_input_regs[79]
.sym 141569 fft_block.reg_stage.w_input_regs[15]
.sym 141571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141572 fft_block.reg_stage.w_input_regs[78]
.sym 141573 fft_block.reg_stage.w_input_regs[14]
.sym 141577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 141582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 141586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 141597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[2]
.sym 141601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[2]
.sym 141605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 141608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 141609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 141610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[13]
.sym 141614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p[8]
.sym 141627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 141628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 141629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 141631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 141632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 141633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 141635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 141636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[4]
.sym 141637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 141639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 141644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 141648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 141652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 141656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 141657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 141660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 141664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 141666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 141667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 141668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 141669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[8]
.sym 141677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 141681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 141685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 141686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[11]
.sym 141693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 141697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 141698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p[13]
.sym 141702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 141703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 141704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 141705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 141707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 141709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 141711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 141713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 141714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 141715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 141716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 141717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 141719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 141721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 141723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 141724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 141725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 141727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 141729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 141731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 141732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 141733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 141734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[7]
.sym 141738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 141750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 141758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[13]
.sym 141762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 141766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[11]
.sym 141768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 141769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[12]
.sym 141770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[7]
.sym 141774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[8]
.sym 141778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 141783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 141784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[1]
.sym 141785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[2]
.sym 141786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 141787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 141788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 141789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 141790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 141791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[9]
.sym 141792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[9]
.sym 141793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p[10]
.sym 141794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[10]
.sym 141798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[13]
.sym 141804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 141805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 141806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[12]
.sym 141811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[0]
.sym 141812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 141813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E[2]
.sym 141814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.t[11]
.sym 141820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[0]
.sym 141821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFESR_Q_E[1]
.sym 141824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[0]
.sym 141825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 141828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 141829 fft_block.start_calc
.sym 141831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 141833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 141835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 141837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 141839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 141841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 141843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 141845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[2]
.sym 141847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 141849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 141851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[4]
.sym 141853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[4]
.sym 141855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 141857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[5]
.sym 141859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 141861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[3]
.sym 141876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 141877 fft_block.start_calc
.sym 141878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 141879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 141880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 141881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 141886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 141887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 141888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 141889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[1]
.sym 141892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 141893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[0]
.sym 141922 fft_block.reg_stage.w_cps_reg[27]
.sym 141927 fft_block.reg_stage.w_cps_reg[27]
.sym 141928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[0]
.sym 141929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 141935 fft_block.reg_stage.w_cps_reg[29]
.sym 141936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[5]
.sym 141937 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 141939 fft_block.reg_stage.w_cps_reg[27]
.sym 141940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[3]
.sym 141941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 141947 fft_block.reg_stage.w_cps_reg[29]
.sym 141948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[2]
.sym 141949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 141951 fft_block.reg_stage.w_cps_reg[29]
.sym 141952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[1]
.sym 141953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 142400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 142401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 142407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142408 fft_block.reg_stage.w_input_regs[118]
.sym 142409 fft_block.reg_stage.w_input_regs[54]
.sym 142411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142412 fft_block.reg_stage.w_input_regs[71]
.sym 142413 fft_block.reg_stage.w_input_regs[7]
.sym 142415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142416 fft_block.reg_stage.w_input_regs[114]
.sym 142417 fft_block.reg_stage.w_input_regs[50]
.sym 142419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142420 fft_block.reg_stage.w_input_regs[71]
.sym 142421 fft_block.reg_stage.w_input_regs[7]
.sym 142423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142424 fft_block.reg_stage.w_input_regs[70]
.sym 142425 fft_block.reg_stage.w_input_regs[6]
.sym 142427 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142428 fft_block.reg_stage.w_input_regs[69]
.sym 142429 fft_block.reg_stage.w_input_regs[5]
.sym 142431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142432 fft_block.reg_stage.w_input_regs[117]
.sym 142433 fft_block.reg_stage.w_input_regs[53]
.sym 142435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142436 fft_block.reg_stage.w_input_regs[69]
.sym 142437 fft_block.reg_stage.w_input_regs[5]
.sym 142442 fft_block.w_fft_in[15]
.sym 142446 fft_block.w_fft_in[7]
.sym 142454 fft_block.w_fft_in[5]
.sym 142458 fft_block.w_fft_in[6]
.sym 142463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142464 fft_block.reg_stage.w_input_regs[70]
.sym 142465 fft_block.reg_stage.w_input_regs[6]
.sym 142479 fft_block.reg_stage.w_index_out[0]
.sym 142480 fft_block.reg_stage.w_index_out[1]
.sym 142481 fft_block.reg_stage.w_index_out[2]
.sym 142483 fft_block.reg_stage.w_index_out[0]
.sym 142484 fft_block.reg_stage.w_index_out[2]
.sym 142485 fft_block.reg_stage.w_index_out[1]
.sym 142486 fft_block.w_fft_in[6]
.sym 142490 fft_block.w_fft_in[13]
.sym 142498 fft_block.w_fft_in[7]
.sym 142502 fft_block.w_fft_in[9]
.sym 142513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 142514 w_fft_out[18]
.sym 142515 w_fft_out[2]
.sym 142516 fft_block.counter_N[1]
.sym 142517 fft_block.counter_N[0]
.sym 142519 w_fft_out[37]
.sym 142520 w_fft_out[53]
.sym 142521 fft_block.counter_N[0]
.sym 142525 fft_block.reg_stage.w_input_regs[125]
.sym 142526 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]
.sym 142527 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]
.sym 142528 fft_block.counter_N[2]
.sym 142529 fft_block.counter_N[1]
.sym 142530 fft_block.w_fft_in[15]
.sym 142534 fft_block.w_fft_in[15]
.sym 142538 fft_block.w_fft_in[6]
.sym 142542 fft_block.w_fft_in[13]
.sym 142546 fft_block.w_fft_in[7]
.sym 142550 fft_block.w_fft_in[14]
.sym 142555 w_fft_out[21]
.sym 142556 w_fft_out[5]
.sym 142557 fft_block.counter_N[0]
.sym 142558 fft_block.w_fft_in[12]
.sym 142563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142564 fft_block.reg_stage.w_input_regs[126]
.sym 142565 fft_block.reg_stage.w_input_regs[62]
.sym 142567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142568 fft_block.reg_stage.w_input_regs[125]
.sym 142569 fft_block.reg_stage.w_input_regs[61]
.sym 142571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142572 fft_block.reg_stage.w_input_regs[124]
.sym 142573 fft_block.reg_stage.w_input_regs[60]
.sym 142575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142576 fft_block.reg_stage.w_input_regs[123]
.sym 142577 fft_block.reg_stage.w_input_regs[59]
.sym 142579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142580 fft_block.reg_stage.w_input_regs[123]
.sym 142581 fft_block.reg_stage.w_input_regs[59]
.sym 142583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142584 fft_block.reg_stage.w_input_regs[126]
.sym 142585 fft_block.reg_stage.w_input_regs[62]
.sym 142587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142588 fft_block.reg_stage.w_input_regs[124]
.sym 142589 fft_block.reg_stage.w_input_regs[60]
.sym 142591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142592 fft_block.reg_stage.w_input_regs[79]
.sym 142593 fft_block.reg_stage.w_input_regs[15]
.sym 142595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142596 fft_block.reg_stage.w_input_regs[125]
.sym 142597 fft_block.reg_stage.w_input_regs[61]
.sym 142600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 142601 w_fft_out[5]
.sym 142602 w_fft_out[61]
.sym 142603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 142604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 142605 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 142606 w_fft_out[7]
.sym 142607 w_fft_out[23]
.sym 142608 fft_block.counter_N[1]
.sym 142609 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 142610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 142611 w_fft_out[50]
.sym 142612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 142613 w_fft_out[2]
.sym 142615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 142616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 142617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 142619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I0_2_I2[1]
.sym 142620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 142621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 142622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 142623 w_fft_out[21]
.sym 142624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 142625 w_fft_out[53]
.sym 142626 w_fft_out[39]
.sym 142627 w_fft_out[55]
.sym 142628 fft_block.counter_N[1]
.sym 142629 fft_block.counter_N[0]
.sym 142631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[5]
.sym 142633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[5]
.sym 142643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[3]
.sym 142645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[3]
.sym 142647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[6]
.sym 142649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[6]
.sym 142663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 142664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 142665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 142667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[12]
.sym 142669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 142671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[4]
.sym 142673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[4]
.sym 142675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 142676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[13]
.sym 142677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 142678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 142679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 142680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 142681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[1]
.sym 142683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.t[10]
.sym 142685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 142687 addr_count[2]
.sym 142688 addr_count[1]
.sym 142689 addr_count[0]
.sym 142691 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I1[0]
.sym 142692 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I1[1]
.sym 142693 fft_block.sel_in
.sym 142719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 142720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 142721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 142726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[0]
.sym 142727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[1]
.sym 142728 fft_block.start_calc
.sym 142729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 142731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 142733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 142736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[0]
.sym 142737 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 142738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[14]
.sym 142744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[0]
.sym 142745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 142747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 142749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 142752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 142753 fft_block.start_calc
.sym 142758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 142759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 142760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 142761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 142762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[10]
.sym 142766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[12]
.sym 142770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[11]
.sym 142774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[8]
.sym 142778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[7]
.sym 142782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[9]
.sym 142786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p[13]
.sym 142790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 142791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 142792 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 142793 fft_block.counter_N[0]
.sym 142794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 142810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 142814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 142818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 142819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 142820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 142821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 142822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 142829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 142833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 142837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 142841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 142845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 142849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 142853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 142867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 142869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 142871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 142873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 142875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 142877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[6]
.sym 142883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 142885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 142886 fft_block.reg_stage.w_cms_in[2]
.sym 142890 fft_block.reg_stage.w_cps_in[8]
.sym 142906 fft_block.reg_stage.w_cms_in[7]
.sym 142910 fft_block.reg_stage.w_cms_in[0]
.sym 142919 fft_block.reg_stage.w_cms_reg[34]
.sym 142920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 142921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 142947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 142949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 142978 fft_block.reg_stage.w_cms_reg[27]
.sym 143418 fft_block.w_fft_in[5]
.sym 143431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143432 fft_block.reg_stage.w_input_regs[101]
.sym 143433 fft_block.reg_stage.w_input_regs[37]
.sym 143435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143436 fft_block.reg_stage.w_input_regs[111]
.sym 143437 fft_block.reg_stage.w_input_regs[47]
.sym 143443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143444 fft_block.reg_stage.w_input_regs[111]
.sym 143445 fft_block.reg_stage.w_input_regs[47]
.sym 143447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143448 fft_block.reg_stage.w_input_regs[103]
.sym 143449 fft_block.reg_stage.w_input_regs[39]
.sym 143451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143452 fft_block.reg_stage.w_input_regs[103]
.sym 143453 fft_block.reg_stage.w_input_regs[39]
.sym 143470 fft_block.w_fft_in[5]
.sym 143478 fft_block.w_fft_in[6]
.sym 143486 fft_block.w_fft_in[3]
.sym 143490 fft_block.w_fft_in[7]
.sym 143494 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]
.sym 143495 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]
.sym 143496 fft_block.counter_N[2]
.sym 143497 fft_block.counter_N[1]
.sym 143499 w_fft_out[20]
.sym 143500 w_fft_out[4]
.sym 143501 fft_block.counter_N[0]
.sym 143502 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[0]
.sym 143503 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[1]
.sym 143504 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0[2]
.sym 143505 fft_block.sel_in
.sym 143507 w_fft_out[36]
.sym 143508 w_fft_out[52]
.sym 143509 fft_block.counter_N[0]
.sym 143510 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 143511 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 143512 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 143513 fft_block.sel_in
.sym 143516 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2[0]
.sym 143517 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2[1]
.sym 143518 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 143519 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 143520 addr_count[1]
.sym 143521 fft_block.sel_in
.sym 143522 fft_block.w_fft_in[6]
.sym 143527 w_fft_out[19]
.sym 143528 w_fft_out[3]
.sym 143529 fft_block.counter_N[0]
.sym 143530 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[0]
.sym 143531 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[1]
.sym 143532 fft_block.sel_in
.sym 143533 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 143534 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[0]
.sym 143535 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I0[1]
.sym 143536 fft_block.counter_N[2]
.sym 143537 fft_block.sel_in
.sym 143538 fft_block.w_fft_in[15]
.sym 143542 fft_block.w_fft_in[7]
.sym 143547 w_fft_out[35]
.sym 143548 w_fft_out[51]
.sym 143549 fft_block.counter_N[0]
.sym 143550 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]
.sym 143551 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]
.sym 143552 fft_block.counter_N[2]
.sym 143553 fft_block.counter_N[1]
.sym 143554 fft_block.w_fft_in[14]
.sym 143559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143560 fft_block.reg_stage.w_input_regs[85]
.sym 143561 fft_block.reg_stage.w_input_regs[21]
.sym 143562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 143563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 143564 fft_block.counter_N[2]
.sym 143565 fft_block.sel_in
.sym 143566 fft_block.w_fft_in[14]
.sym 143570 w_fft_out[34]
.sym 143571 w_fft_out[50]
.sym 143572 fft_block.counter_N[0]
.sym 143573 fft_block.counter_N[1]
.sym 143574 w_fft_out[47]
.sym 143575 w_fft_out[63]
.sym 143576 fft_block.counter_N[0]
.sym 143577 fft_block.counter_N[1]
.sym 143578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 143579 w_fft_out[20]
.sym 143580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 143581 w_fft_out[36]
.sym 143582 w_fft_out[51]
.sym 143583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 143584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 143585 w_fft_out[11]
.sym 143586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 143587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 143588 fft_block.counter_N[2]
.sym 143589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 143590 w_fft_out[15]
.sym 143591 w_fft_out[31]
.sym 143592 fft_block.counter_N[1]
.sym 143593 fft_block.counter_N[0]
.sym 143595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143596 fft_block.reg_stage.w_input_regs[127]
.sym 143597 fft_block.reg_stage.w_input_regs[63]
.sym 143599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143600 fft_block.reg_stage.w_input_regs[86]
.sym 143601 fft_block.reg_stage.w_input_regs[22]
.sym 143603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143604 fft_block.reg_stage.w_input_regs[127]
.sym 143605 fft_block.reg_stage.w_input_regs[63]
.sym 143606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 143607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 143608 fft_block.counter_N[1]
.sym 143609 fft_block.counter_N[0]
.sym 143611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143612 fft_block.reg_stage.w_input_regs[86]
.sym 143613 fft_block.reg_stage.w_input_regs[22]
.sym 143615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143616 fft_block.reg_stage.w_input_regs[85]
.sym 143617 fft_block.reg_stage.w_input_regs[21]
.sym 143618 w_fft_out[46]
.sym 143619 w_fft_out[62]
.sym 143620 fft_block.counter_N[0]
.sym 143621 fft_block.counter_N[1]
.sym 143623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143624 fft_block.reg_stage.w_input_regs[87]
.sym 143625 fft_block.reg_stage.w_input_regs[23]
.sym 143627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143628 fft_block.reg_stage.w_input_regs[87]
.sym 143629 fft_block.reg_stage.w_input_regs[23]
.sym 143632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 143633 w_fft_out[4]
.sym 143634 w_fft_out[7]
.sym 143635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 143636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 143637 w_fft_out[39]
.sym 143638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 143639 w_fft_out[23]
.sym 143640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 143641 w_fft_out[47]
.sym 143642 w_fft_out[55]
.sym 143643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 143644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 143645 w_fft_out[63]
.sym 143646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 143647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 143648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 143649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 143650 w_fft_out[15]
.sym 143651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 143652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 143653 w_fft_out[31]
.sym 143654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 143655 w_fft_out[22]
.sym 143656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 143657 w_fft_out[38]
.sym 143659 addr_count[1]
.sym 143660 addr_count[2]
.sym 143661 addr_count[0]
.sym 143662 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]
.sym 143663 fft_block.mux_data_in.data_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]
.sym 143664 fft_block.counter_N[2]
.sym 143665 fft_block.counter_N[1]
.sym 143667 addr_count[2]
.sym 143668 addr_count[0]
.sym 143669 addr_count[1]
.sym 143670 w_fft_out[6]
.sym 143671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 143672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 143673 w_fft_out[62]
.sym 143675 w_fft_out[38]
.sym 143676 w_fft_out[54]
.sym 143677 fft_block.counter_N[0]
.sym 143679 w_fft_out[22]
.sym 143680 w_fft_out[6]
.sym 143681 fft_block.counter_N[0]
.sym 143682 addr_count[0]
.sym 143683 addr_count[1]
.sym 143684 fft_block.sel_in
.sym 143685 addr_count[2]
.sym 143686 fft_block.sel_in
.sym 143687 addr_count[2]
.sym 143688 addr_count[1]
.sym 143689 addr_count[0]
.sym 143691 fft_block.sel_in
.sym 143692 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2[1]
.sym 143693 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0[3]
.sym 143694 addr_count[2]
.sym 143695 addr_count[1]
.sym 143696 fft_block.sel_in
.sym 143697 addr_count[0]
.sym 143698 w_fft_out[1]
.sym 143699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 143700 fft_block.counter_N[0]
.sym 143701 fft_block.counter_N[2]
.sym 143702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 143703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[1]
.sym 143704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 143705 fft_block.counter_N[1]
.sym 143707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 143709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[6]
.sym 143710 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 143711 fft_block.counter_N[2]
.sym 143712 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 143713 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[3]
.sym 143714 w_fft_out[0]
.sym 143715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 143716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 143717 fft_block.counter_N[2]
.sym 143719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 143721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 143723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 143725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[3]
.sym 143727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 143729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 143730 w_fft_out[48]
.sym 143731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 143732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 143733 fft_block.counter_N[2]
.sym 143735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[11]
.sym 143737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[4]
.sym 143738 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]
.sym 143739 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]
.sym 143740 fft_block.counter_N[2]
.sym 143741 fft_block.sel_in
.sym 143743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 143744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 143745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 143747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 143748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 143749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 143756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 143757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 143759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 143760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 143761 fft_block.counter_N[2]
.sym 143763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 143764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 143765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 143766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 143768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 143769 fft_block.counter_N[1]
.sym 143770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 143774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 143775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 143776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 143777 fft_block.counter_N[0]
.sym 143778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 143780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 143781 fft_block.counter_N[1]
.sym 143782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 143784 fft_block.counter_N[1]
.sym 143785 fft_block.counter_N[0]
.sym 143786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 143787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 143788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 143789 fft_block.counter_N[0]
.sym 143790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 143794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 143795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 143796 fft_block.counter_N[1]
.sym 143797 fft_block.counter_N[2]
.sym 143799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 143801 fft_block.counter_N[0]
.sym 143802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 143803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 143804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 143805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 143808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 143809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 143811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 143812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 143813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 143815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 143817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 143819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 143820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 143821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 143822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 143826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 143830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[7]
.sym 143834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 143835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 143836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 143837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 143838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 143842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 143847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 143848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 143849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 143851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 143853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 143854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 143855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 143856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 143857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 143859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 143861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[8]
.sym 143863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 143865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 143867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 143868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 143869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[2]
.sym 143870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 143871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 143872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 143873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[1]
.sym 143875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 143877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[3]
.sym 143879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 143884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 143888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 143889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 143892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 143893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 143896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 143897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 143900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 143901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 143904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 143905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 143906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 143907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 143908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 143909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 143916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 143917 fft_block.start_calc
.sym 143929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 143930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 143938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 143943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 143945 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 143947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 143949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 143951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143952 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[8]
.sym 143953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[8]
.sym 143955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[6]
.sym 143957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[6]
.sym 143958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 143959 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 143960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 143961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 143964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 143965 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 143967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[7]
.sym 143969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[7]
.sym 143970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 143971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[0]
.sym 143972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 143973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[1]
.sym 143975 fft_block.reg_stage.w_cms_reg[29]
.sym 143976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 143977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 143979 fft_block.reg_stage.w_cms_reg[29]
.sym 143980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[1]
.sym 143981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 143983 fft_block.reg_stage.w_cms_reg[27]
.sym 143984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 143985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 143987 fft_block.reg_stage.w_cms_reg[29]
.sym 143988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 143989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 143995 fft_block.reg_stage.w_cms_reg[27]
.sym 143996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[0]
.sym 143997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 143999 fft_block.reg_stage.w_cms_reg[27]
.sym 144000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 144001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I2_O[3]
.sym 144422 fft_block.w_fft_in[5]
.sym 144459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144460 fft_block.reg_stage.w_input_regs[102]
.sym 144461 fft_block.reg_stage.w_input_regs[38]
.sym 144462 fft_block.w_fft_in[6]
.sym 144469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 144470 fft_block.w_fft_in[5]
.sym 144483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144484 fft_block.reg_stage.w_input_regs[101]
.sym 144485 fft_block.reg_stage.w_input_regs[37]
.sym 144493 fft_block.reg_stage.w_input_regs[85]
.sym 144494 fft_block.w_fft_in[4]
.sym 144502 fft_block.w_fft_in[7]
.sym 144506 fft_block.w_fft_in[15]
.sym 144510 fft_block.w_fft_in[6]
.sym 144514 fft_block.w_fft_in[5]
.sym 144518 fft_block.w_fft_in[0]
.sym 144522 fft_block.w_fft_in[7]
.sym 144529 fft_block.reg_stage.w_input_regs[80]
.sym 144533 fft_block.reg_stage.w_input_regs[82]
.sym 144534 fft_block.w_fft_in[3]
.sym 144541 fft_block.reg_stage.w_input_regs[86]
.sym 144542 fft_block.w_fft_in[4]
.sym 144549 fft_block.reg_stage.w_input_regs[84]
.sym 144551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144552 fft_block.reg_stage.w_input_regs[84]
.sym 144553 fft_block.reg_stage.w_input_regs[20]
.sym 144554 fft_block.w_fft_in[4]
.sym 144559 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144560 fft_block.reg_stage.w_input_regs[83]
.sym 144561 fft_block.reg_stage.w_input_regs[19]
.sym 144562 fft_block.w_fft_in[7]
.sym 144567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144568 fft_block.reg_stage.w_input_regs[82]
.sym 144569 fft_block.reg_stage.w_input_regs[18]
.sym 144570 fft_block.w_fft_in[3]
.sym 144574 fft_block.w_fft_in[6]
.sym 144578 fft_block.w_fft_in[2]
.sym 144582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 144583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 144584 fft_block.counter_N[2]
.sym 144585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 144586 fft_block.w_fft_in[15]
.sym 144590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 144591 w_fft_out[19]
.sym 144592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 144593 w_fft_out[43]
.sym 144594 w_fft_out[35]
.sym 144595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 144596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 144597 w_fft_out[27]
.sym 144598 w_fft_out[11]
.sym 144599 w_fft_out[27]
.sym 144600 fft_block.counter_N[1]
.sym 144601 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[3]
.sym 144602 w_fft_out[43]
.sym 144603 w_fft_out[59]
.sym 144604 fft_block.counter_N[1]
.sym 144605 fft_block.counter_N[0]
.sym 144606 fft_block.w_fft_in[14]
.sym 144610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 144611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 144612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 144613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 144616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144617 w_fft_out[60]
.sym 144618 w_fft_out[42]
.sym 144619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 144620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144621 w_fft_out[58]
.sym 144622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 144623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 144624 fft_block.counter_N[2]
.sym 144625 fft_block.sel_in
.sym 144626 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[0]
.sym 144627 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I0[1]
.sym 144628 fft_block.counter_N[2]
.sym 144629 fft_block.sel_in
.sym 144630 w_fft_out[3]
.sym 144631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 144632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144633 w_fft_out[59]
.sym 144634 fft_block.w_fft_in[15]
.sym 144638 w_fft_out[42]
.sym 144639 w_fft_out[58]
.sym 144640 fft_block.counter_N[1]
.sym 144641 fft_block.counter_N[0]
.sym 144642 w_fft_out[52]
.sym 144643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 144644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 144645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 144646 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]
.sym 144647 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]
.sym 144648 fft_block.counter_N[2]
.sym 144649 fft_block.sel_in
.sym 144650 w_fft_out[45]
.sym 144651 w_fft_out[61]
.sym 144652 fft_block.counter_N[0]
.sym 144653 fft_block.counter_N[1]
.sym 144654 w_fft_out[1]
.sym 144655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 144656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144657 w_fft_out[57]
.sym 144658 w_fft_out[13]
.sym 144659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 144661 w_fft_out[37]
.sym 144662 w_fft_out[29]
.sym 144663 w_fft_out[13]
.sym 144664 fft_block.counter_N[1]
.sym 144665 fft_block.counter_N[0]
.sym 144667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 144668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 144669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 144670 w_fft_out[14]
.sym 144671 w_fft_out[30]
.sym 144672 fft_block.counter_N[1]
.sym 144673 fft_block.counter_N[0]
.sym 144674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 144675 w_fft_out[45]
.sym 144676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 144677 w_fft_out[29]
.sym 144678 spi_out.addr[3]
.sym 144679 spi_out.addr[0]
.sym 144680 spi_out.addr[1]
.sym 144681 spi_out.addr[2]
.sym 144682 w_fft_out[33]
.sym 144683 w_fft_out[49]
.sym 144684 fft_block.counter_N[2]
.sym 144685 fft_block.counter_N[0]
.sym 144687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[0]
.sym 144688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[1]
.sym 144689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1[2]
.sym 144690 w_fft_out[54]
.sym 144691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 144692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 144693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 144695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144696 fft_block.reg_stage.w_input_regs[95]
.sym 144697 fft_block.reg_stage.w_input_regs[31]
.sym 144699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144700 fft_block.reg_stage.w_input_regs[95]
.sym 144701 fft_block.reg_stage.w_input_regs[31]
.sym 144704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 144705 w_fft_out[30]
.sym 144706 w_fft_out[14]
.sym 144707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 144709 w_fft_out[46]
.sym 144710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 144712 fft_block.counter_N[2]
.sym 144713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 144715 w_fft_out[56]
.sym 144716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 144718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 144720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 144721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 144722 w_fft_out[48]
.sym 144723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 144724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I3_O[2]
.sym 144725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I3_O[3]
.sym 144726 spi_out.addr[3]
.sym 144727 spi_out.addr[2]
.sym 144728 spi_out.addr[0]
.sym 144729 spi_out.addr[1]
.sym 144730 w_fft_out[8]
.sym 144731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 144732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 144733 fft_block.counter_N[2]
.sym 144734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 144735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 144736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 144737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3]
.sym 144738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144740 fft_block.counter_N[1]
.sym 144741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144742 spi_out.addr[2]
.sym 144743 spi_out.addr[1]
.sym 144744 spi_out.addr[0]
.sym 144745 spi_out.addr[3]
.sym 144750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 144751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 144753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 144754 spi_out.addr[2]
.sym 144755 spi_out.addr[0]
.sym 144756 spi_out.addr[1]
.sym 144757 spi_out.addr[3]
.sym 144758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 144759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 144760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 144761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 144762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144764 fft_block.counter_N[1]
.sym 144765 fft_block.counter_N[0]
.sym 144767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 144769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.input2[5]
.sym 144770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144772 fft_block.counter_N[1]
.sym 144773 fft_block.counter_N[0]
.sym 144774 fft_block.counter_N[1]
.sym 144775 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[1]
.sym 144776 fft_block.mux_data_in.data_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I1[2]
.sym 144777 fft_block.counter_N[2]
.sym 144778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 144779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144780 fft_block.counter_N[1]
.sym 144781 fft_block.counter_N[0]
.sym 144782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 144783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 144785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 144789 fft_block.counter_N[0]
.sym 144790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144796 fft_block.counter_N[1]
.sym 144797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 144798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 144799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 144801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 144802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 144803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144804 spi_out.addr[2]
.sym 144805 spi_out.addr[0]
.sym 144806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 144807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 144808 fft_block.counter_N[0]
.sym 144809 fft_block.counter_N[1]
.sym 144811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144813 fft_block.counter_N[0]
.sym 144814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144817 spi_out.addr[1]
.sym 144818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 144821 spi_out.addr[2]
.sym 144823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 144824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 144825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 144826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 144827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 144828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 144829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 144832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 144833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 144834 fft_block.counter_N[0]
.sym 144835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 144836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 144837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 144838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 144839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144840 fft_block.counter_N[1]
.sym 144841 fft_block.counter_N[0]
.sym 144843 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 144845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 144847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 144849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 144851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 144852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 144853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 144855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 144857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[9]
.sym 144859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 144861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[10]
.sym 144863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 144865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 144867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 144869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 144871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 144873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 144875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 144877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 144879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[11]
.sym 144881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[4]
.sym 144883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 144884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 144885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 144887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 144889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 144891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 144893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 144894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 144895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 144896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 144897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 144899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 144900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 144901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 144903 fft_block.reg_stage.w_cps_reg[34]
.sym 144904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[6]
.sym 144905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 144907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 144909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 144911 fft_block.reg_stage.w_cps_reg[35]
.sym 144912 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[11]
.sym 144913 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 144915 fft_block.reg_stage.w_cps_reg[35]
.sym 144916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[10]
.sym 144917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 144919 fft_block.reg_stage.w_cps_reg[35]
.sym 144920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[7]
.sym 144921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 144924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[14]
.sym 144925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[14]
.sym 144927 fft_block.reg_stage.w_cps_reg[35]
.sym 144928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[9]
.sym 144929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 144931 fft_block.reg_stage.w_cps_reg[35]
.sym 144932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[8]
.sym 144933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 144939 fft_block.reg_stage.w_cps_reg[35]
.sym 144940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[12]
.sym 144941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 144955 fft_block.reg_stage.w_cps_reg[35]
.sym 144956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.t[13]
.sym 144957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 144967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 144969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 144971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 144973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 144975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 144977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 144983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 144985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 144987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144988 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 144989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 144991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 144993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 144995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 144997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[9]
.sym 144999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 145001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 145003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 145005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 145007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[3]
.sym 145009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[3]
.sym 145011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 145013 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 145015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 145017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 145019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[4]
.sym 145021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[4]
.sym 145023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[5]
.sym 145025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[5]
.sym 145027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[2]
.sym 145029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[2]
.sym 145447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145448 fft_block.reg_stage.w_input_regs[100]
.sym 145449 fft_block.reg_stage.w_input_regs[36]
.sym 145455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145456 fft_block.reg_stage.w_input_regs[99]
.sym 145457 fft_block.reg_stage.w_input_regs[35]
.sym 145459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145460 fft_block.reg_stage.w_input_regs[99]
.sym 145461 fft_block.reg_stage.w_input_regs[35]
.sym 145463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145464 fft_block.reg_stage.w_input_regs[98]
.sym 145465 fft_block.reg_stage.w_input_regs[34]
.sym 145471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145472 fft_block.reg_stage.w_input_regs[98]
.sym 145473 fft_block.reg_stage.w_input_regs[34]
.sym 145475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145476 fft_block.reg_stage.w_input_regs[102]
.sym 145477 fft_block.reg_stage.w_input_regs[38]
.sym 145478 fft_block.w_fft_in[3]
.sym 145489 fft_block.reg_stage.w_input_regs[101]
.sym 145495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145496 fft_block.reg_stage.w_input_regs[100]
.sym 145497 fft_block.reg_stage.w_input_regs[36]
.sym 145498 fft_block.w_fft_in[2]
.sym 145502 fft_block.w_fft_in[4]
.sym 145506 fft_block.w_fft_in[0]
.sym 145511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145512 fft_block.reg_stage.w_input_regs[110]
.sym 145513 fft_block.reg_stage.w_input_regs[46]
.sym 145514 fft_block.w_fft_in[3]
.sym 145519 fft_block.reg_stage.w_index_out[0]
.sym 145520 fft_block.reg_stage.w_index_out[2]
.sym 145521 fft_block.reg_stage.w_index_out[1]
.sym 145522 fft_block.w_fft_in[0]
.sym 145529 fft_block.reg_stage.w_input_regs[83]
.sym 145530 fft_block.w_fft_in[2]
.sym 145534 fft_block.w_fft_in[14]
.sym 145539 fft_block.reg_stage.w_index_out[0]
.sym 145540 fft_block.reg_stage.w_index_out[2]
.sym 145541 fft_block.reg_stage.w_index_out[1]
.sym 145543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 145556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 145557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 145560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 145561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 145564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 145565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 145568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 145569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 145570 fft_block.reg_stage.w_input_regs[87]
.sym 145573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 145577 fft_block.reg_stage.w_input_regs[81]
.sym 145579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145580 fft_block.reg_stage.w_input_regs[108]
.sym 145581 fft_block.reg_stage.w_input_regs[44]
.sym 145583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145584 fft_block.reg_stage.w_input_regs[83]
.sym 145585 fft_block.reg_stage.w_input_regs[19]
.sym 145587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145588 fft_block.reg_stage.w_input_regs[110]
.sym 145589 fft_block.reg_stage.w_input_regs[46]
.sym 145591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145592 fft_block.reg_stage.w_input_regs[82]
.sym 145593 fft_block.reg_stage.w_input_regs[18]
.sym 145595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145596 fft_block.reg_stage.w_input_regs[109]
.sym 145597 fft_block.reg_stage.w_input_regs[45]
.sym 145599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145600 fft_block.reg_stage.w_input_regs[84]
.sym 145601 fft_block.reg_stage.w_input_regs[20]
.sym 145603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145604 fft_block.reg_stage.w_input_regs[109]
.sym 145605 fft_block.reg_stage.w_input_regs[45]
.sym 145606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 145607 w_fft_out[18]
.sym 145608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 145609 w_fft_out[34]
.sym 145610 fft_block.w_fft_in[15]
.sym 145614 fft_block.w_fft_in[14]
.sym 145620 fft_block.reg_stage.w_input_regs[80]
.sym 145621 fft_block.reg_stage.w_input_regs[16]
.sym 145623 fft_block.reg_stage.w_index_out[2]
.sym 145624 fft_block.reg_stage.w_index_out[1]
.sym 145625 fft_block.reg_stage.w_index_out[0]
.sym 145626 fft_block.w_fft_in[1]
.sym 145631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145632 fft_block.reg_stage.w_input_regs[81]
.sym 145633 fft_block.reg_stage.w_input_regs[17]
.sym 145634 fft_block.w_fft_in[2]
.sym 145638 fft_block.w_fft_in[0]
.sym 145642 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 145643 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 145644 fft_block.counter_N[2]
.sym 145645 fft_block.sel_in
.sym 145646 w_fft_out[44]
.sym 145647 w_fft_out[60]
.sym 145648 fft_block.counter_N[1]
.sym 145649 fft_block.counter_N[0]
.sym 145651 fft_block.reg_stage.w_index_out[1]
.sym 145652 fft_block.reg_stage.w_index_out[2]
.sym 145653 fft_block.reg_stage.w_index_out[0]
.sym 145654 fft_block.w_fft_in[14]
.sym 145658 fft_block.w_fft_in[12]
.sym 145662 w_fft_out[12]
.sym 145663 w_fft_out[28]
.sym 145664 fft_block.counter_N[1]
.sym 145665 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 145669 fft_block.reg_stage.w_input_regs[94]
.sym 145670 w_fft_out[9]
.sym 145671 w_fft_out[25]
.sym 145672 fft_block.counter_N[1]
.sym 145673 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0_SB_LUT4_O_I3[3]
.sym 145674 fft_block.w_fft_in[11]
.sym 145678 w_fft_out[41]
.sym 145679 w_fft_out[57]
.sym 145680 fft_block.counter_N[1]
.sym 145681 fft_block.counter_N[0]
.sym 145684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145685 w_fft_out[9]
.sym 145686 w_fft_out[33]
.sym 145687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 145688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 145689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]
.sym 145690 w_fft_out[44]
.sym 145691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 145692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 145693 w_fft_out[28]
.sym 145696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 145697 w_fft_out[41]
.sym 145698 w_fft_out[12]
.sym 145699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 145701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 145702 w_fft_out[10]
.sym 145703 w_fft_out[26]
.sym 145704 fft_block.counter_N[1]
.sym 145705 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 145706 spi_out.addr[2]
.sym 145707 spi_out.addr[3]
.sym 145708 spi_out.addr[1]
.sym 145709 spi_out.addr[0]
.sym 145711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145712 fft_block.reg_stage.w_input_regs[94]
.sym 145713 fft_block.reg_stage.w_input_regs[30]
.sym 145714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 145717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145718 w_fft_out[10]
.sym 145719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 145721 w_fft_out[26]
.sym 145722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 145723 w_fft_out[17]
.sym 145724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 145725 w_fft_out[49]
.sym 145727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145728 fft_block.reg_stage.w_input_regs[94]
.sym 145729 fft_block.reg_stage.w_input_regs[30]
.sym 145730 w_fft_out[25]
.sym 145731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 145732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 145733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 145734 w_fft_out[56]
.sym 145735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 145736 fft_block.counter_N[2]
.sym 145737 fft_block.counter_N[0]
.sym 145738 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[0]
.sym 145739 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0[1]
.sym 145740 fft_block.counter_N[1]
.sym 145741 fft_block.sel_in
.sym 145743 fft_block.counter_N[0]
.sym 145744 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I2[1]
.sym 145745 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_I2[2]
.sym 145746 w_fft_out[17]
.sym 145747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 145748 fft_block.counter_N[2]
.sym 145749 fft_block.counter_N[0]
.sym 145752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 145753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145754 spi_out.addr[3]
.sym 145755 spi_out.addr[0]
.sym 145756 spi_out.addr[2]
.sym 145757 spi_out.addr[1]
.sym 145758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 145759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 145760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 145761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[3]
.sym 145763 fft_block.counter_N[0]
.sym 145764 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[1]
.sym 145765 fft_block.mux_data_in.data_out_SB_LUT4_O_9_I0_SB_LUT4_O_1_I2[2]
.sym 145766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 145767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 145771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 145772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 145773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[3]
.sym 145774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]
.sym 145777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I1_O[3]
.sym 145780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145782 spi_out.addr[0]
.sym 145783 spi_out.addr[3]
.sym 145784 spi_out.addr[2]
.sym 145785 spi_out.addr[1]
.sym 145786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 145787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 145788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 145789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 145790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145792 fft_block.counter_N[1]
.sym 145793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145796 fft_block.counter_N[0]
.sym 145797 fft_block.counter_N[1]
.sym 145800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 145802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 145803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 145804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[2]
.sym 145805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[3]
.sym 145806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 145808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 145809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 145812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 145813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]
.sym 145816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]
.sym 145817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 145818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 145821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 145822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 145823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]
.sym 145825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]
.sym 145826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 145827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145828 fft_block.counter_N[1]
.sym 145829 fft_block.counter_N[0]
.sym 145830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_I2[2]
.sym 145831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 145833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 145836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 145838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0[1]
.sym 145839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 145840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 145841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 145843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 145844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[2]
.sym 145848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 145849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 145850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 145851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[2]
.sym 145853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[3]
.sym 145854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 145855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]
.sym 145856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[2]
.sym 145857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]
.sym 145859 spi_out.addr[3]
.sym 145860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 145861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_I2[2]
.sym 145863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 145865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 145871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 145872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 145873 fft_block.counter_N[2]
.sym 145874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 145876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 145877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145884 fft_block.counter_N[1]
.sym 145885 fft_block.counter_N[0]
.sym 145887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 145888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 145889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 145891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 145892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 145893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 145894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[12]
.sym 145898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145900 fft_block.counter_N[0]
.sym 145901 fft_block.counter_N[1]
.sym 145903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145905 fft_block.counter_N[0]
.sym 145907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 145909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 145910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[13]
.sym 145914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p[11]
.sym 145918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 145919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 145920 fft_block.counter_N[0]
.sym 145921 fft_block.counter_N[1]
.sym 145923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 145925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 145927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 145929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[5]
.sym 145931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 145933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.input2[6]
.sym 145935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 145937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 145939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 145941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 145943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[11]
.sym 145945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[4]
.sym 145946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145948 fft_block.counter_N[0]
.sym 145949 fft_block.counter_N[1]
.sym 145950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[10]
.sym 145955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 145957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[5]
.sym 145958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[11]
.sym 145970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 145978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 145991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145992 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 145993 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[12]
.sym 145998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[10]
.sym 146002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[11]
.sym 146006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[12]
.sym 146010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 146014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[9]
.sym 146043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 146045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 146046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[13]
.sym 146048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[13]
.sym 146049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p[14]
.sym 146053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.t[14]
.sym 146475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146476 fft_block.reg_stage.w_input_regs[97]
.sym 146477 fft_block.reg_stage.w_input_regs[33]
.sym 146491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146492 fft_block.reg_stage.w_input_regs[97]
.sym 146493 fft_block.reg_stage.w_input_regs[33]
.sym 146502 fft_block.w_fft_in[12]
.sym 146509 fft_block.reg_stage.w_input_regs[100]
.sym 146513 fft_block.reg_stage.w_input_regs[96]
.sym 146514 fft_block.w_fft_in[1]
.sym 146521 fft_block.reg_stage.w_input_regs[102]
.sym 146525 fft_block.reg_stage.w_input_regs[98]
.sym 146529 fft_block.reg_stage.w_input_regs[99]
.sym 146532 fft_block.reg_stage.w_input_regs[96]
.sym 146533 fft_block.reg_stage.w_input_regs[32]
.sym 146545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 146546 fft_block.w_fft_in[12]
.sym 146554 fft_block.w_fft_in[1]
.sym 146561 fft_block.reg_stage.w_input_regs[109]
.sym 146570 fft_block.w_fft_in[10]
.sym 146574 fft_block.w_fft_in[13]
.sym 146581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 146582 fft_block.w_fft_in[9]
.sym 146587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146588 fft_block.reg_stage.w_input_regs[18]
.sym 146589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 146591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146592 fft_block.reg_stage.w_input_regs[18]
.sym 146593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 146594 fft_block.w_fft_in[8]
.sym 146599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 146600 fft_block.reg_stage.w_input_regs[19]
.sym 146601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 146603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146604 fft_block.reg_stage.w_input_regs[17]
.sym 146605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 146607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146608 fft_block.reg_stage.w_input_regs[107]
.sym 146609 fft_block.reg_stage.w_input_regs[43]
.sym 146611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146612 fft_block.reg_stage.w_input_regs[17]
.sym 146613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 146615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146616 fft_block.reg_stage.w_input_regs[107]
.sym 146617 fft_block.reg_stage.w_input_regs[43]
.sym 146619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146620 fft_block.reg_stage.w_input_regs[108]
.sym 146621 fft_block.reg_stage.w_input_regs[44]
.sym 146623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146624 fft_block.reg_stage.w_input_regs[106]
.sym 146625 fft_block.reg_stage.w_input_regs[42]
.sym 146627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146628 fft_block.reg_stage.w_input_regs[106]
.sym 146629 fft_block.reg_stage.w_input_regs[42]
.sym 146630 fft_block.reg_stage.w_input_regs[89]
.sym 146631 fft_block.reg_stage.w_input_regs[25]
.sym 146632 fft_block.reg_stage.w_input_regs[88]
.sym 146633 fft_block.reg_stage.w_input_regs[24]
.sym 146634 fft_block.w_fft_in[9]
.sym 146640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 146641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 146645 fft_block.reg_stage.w_input_regs[89]
.sym 146646 fft_block.reg_stage.w_input_regs[88]
.sym 146647 fft_block.reg_stage.w_input_regs[24]
.sym 146648 fft_block.reg_stage.w_input_regs[25]
.sym 146649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 146650 fft_block.reg_stage.w_input_regs[25]
.sym 146651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 146652 fft_block.reg_stage.w_input_regs[24]
.sym 146653 fft_block.reg_stage.w_input_regs[88]
.sym 146657 fft_block.reg_stage.w_input_regs[88]
.sym 146658 fft_block.w_fft_in[8]
.sym 146663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 146676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 146680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 146684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 146688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 146690 fft_block.reg_stage.w_input_regs[95]
.sym 146693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146697 fft_block.reg_stage.w_input_regs[93]
.sym 146701 fft_block.reg_stage.w_input_regs[92]
.sym 146702 fft_block.w_fft_in[13]
.sym 146706 fft_block.w_fft_in[12]
.sym 146710 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 146711 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 146712 fft_block.counter_N[2]
.sym 146713 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[3]
.sym 146717 fft_block.reg_stage.w_input_regs[91]
.sym 146718 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[0]
.sym 146719 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I0[1]
.sym 146720 fft_block.counter_N[2]
.sym 146721 fft_block.sel_in
.sym 146723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146724 fft_block.reg_stage.w_input_regs[92]
.sym 146725 fft_block.reg_stage.w_input_regs[28]
.sym 146726 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 146727 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[1]
.sym 146728 fft_block.counter_N[2]
.sym 146729 fft_block.sel_in
.sym 146731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146732 fft_block.reg_stage.w_input_regs[93]
.sym 146733 fft_block.reg_stage.w_input_regs[29]
.sym 146734 spi_out.addr[2]
.sym 146735 spi_out.addr[3]
.sym 146736 spi_out.addr[0]
.sym 146737 spi_out.addr[1]
.sym 146739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146740 fft_block.reg_stage.w_input_regs[91]
.sym 146741 fft_block.reg_stage.w_input_regs[27]
.sym 146743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146744 fft_block.reg_stage.w_input_regs[91]
.sym 146745 fft_block.reg_stage.w_input_regs[27]
.sym 146746 w_fft_out[0]
.sym 146747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I2[1]
.sym 146748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 146749 w_fft_out[40]
.sym 146751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146752 fft_block.reg_stage.w_input_regs[93]
.sym 146753 fft_block.reg_stage.w_input_regs[29]
.sym 146754 spi_out.addr[3]
.sym 146755 spi_out.addr[1]
.sym 146756 spi_out.addr[0]
.sym 146757 spi_out.addr[2]
.sym 146758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 146759 w_fft_out[32]
.sym 146760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 146761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 146763 w_fft_out[8]
.sym 146764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 146766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146770 spi_out.addr[2]
.sym 146771 spi_out.addr[3]
.sym 146772 spi_out.addr[0]
.sym 146773 spi_out.addr[1]
.sym 146774 w_fft_out[24]
.sym 146775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 146776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[2]
.sym 146777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[3]
.sym 146778 w_fft_out[24]
.sym 146779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146780 fft_block.counter_N[2]
.sym 146781 fft_block.counter_N[0]
.sym 146782 w_fft_out[40]
.sym 146783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 146784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 146785 fft_block.counter_N[2]
.sym 146786 w_fft_out[16]
.sym 146787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 146788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146792 fft_block.counter_N[1]
.sym 146793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 146795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 146796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 146797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 146798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146800 fft_block.counter_N[1]
.sym 146801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 146802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 146806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 146808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 146809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 146810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 146813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146814 w_fft_out[32]
.sym 146815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 146816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 146817 fft_block.counter_N[2]
.sym 146822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 146824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 146825 fft_block.counter_N[0]
.sym 146826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[1]
.sym 146828 fft_block.counter_N[1]
.sym 146829 fft_block.counter_N[0]
.sym 146831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 146832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 146833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 146835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 146837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 146838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 146840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 146841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 146843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 146845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[2]
.sym 146846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146848 fft_block.counter_N[1]
.sym 146849 fft_block.counter_N[0]
.sym 146852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 146853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[1]
.sym 146855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 146856 fft_block.counter_N[1]
.sym 146857 fft_block.counter_N[0]
.sym 146858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 146859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 146860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 146861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 146862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 146863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 146864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 146865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 146866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 146867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 146868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 146869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 146873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 146874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 146875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 146877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 146878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 146880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 146882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 146883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 146885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 146886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 146890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 146895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 146897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 146899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 146901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 146902 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 146904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 146905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 146906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 146907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 146908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 146909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 146910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 146912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 146913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I2_I3[0]
.sym 146914 fft_block.counter_N[0]
.sym 146915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 146917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 146921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 146922 fft_block.reg_stage.w_cps_in[7]
.sym 146929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 146931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 146933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 146935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 146937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 146940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 146945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 146947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 146949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 146951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 146960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 146964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 146968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 146972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 146976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 146978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 146980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 146981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 146985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 146987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 146989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 146991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 146993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 146995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 146997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[6]
.sym 146998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 147007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 147008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 147009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[2]
.sym 147011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 147013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[3]
.sym 147517 fft_block.reg_stage.w_input_regs[97]
.sym 147527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 147540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 147541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 147544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 147545 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 147548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 147549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 147552 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 147553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 147554 fft_block.reg_stage.w_input_regs[103]
.sym 147557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 147561 fft_block.reg_stage.w_input_regs[106]
.sym 147564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 147565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 147569 fft_block.reg_stage.w_input_regs[108]
.sym 147571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147572 fft_block.reg_stage.w_input_regs[33]
.sym 147573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 147574 fft_block.w_fft_in[11]
.sym 147579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147580 fft_block.reg_stage.w_input_regs[33]
.sym 147581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 147585 fft_block.reg_stage.w_input_regs[104]
.sym 147589 fft_block.reg_stage.w_input_regs[105]
.sym 147591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147592 fft_block.reg_stage.w_input_regs[43]
.sym 147593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 147594 fft_block.reg_stage.w_input_regs[41]
.sym 147595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 147596 fft_block.reg_stage.w_input_regs[40]
.sym 147597 fft_block.reg_stage.w_input_regs[104]
.sym 147598 fft_block.w_fft_in[8]
.sym 147603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147604 fft_block.reg_stage.w_input_regs[42]
.sym 147605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 147606 fft_block.reg_stage.w_input_regs[104]
.sym 147607 fft_block.reg_stage.w_input_regs[40]
.sym 147608 fft_block.reg_stage.w_input_regs[41]
.sym 147609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 147610 fft_block.w_fft_in[10]
.sym 147615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147616 fft_block.reg_stage.w_input_regs[44]
.sym 147617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 147618 fft_block.w_fft_in[9]
.sym 147623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147624 fft_block.reg_stage.w_input_regs[21]
.sym 147625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 147627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147628 fft_block.reg_stage.w_input_regs[21]
.sym 147629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 147631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147632 fft_block.reg_stage.w_input_regs[20]
.sym 147633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 147634 fft_block.w_fft_in[11]
.sym 147639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147640 fft_block.reg_stage.w_input_regs[19]
.sym 147641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 147642 fft_block.w_fft_in[13]
.sym 147647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 147648 fft_block.reg_stage.w_input_regs[20]
.sym 147649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 147650 fft_block.reg_stage.w_input_regs[105]
.sym 147651 fft_block.reg_stage.w_input_regs[41]
.sym 147652 fft_block.reg_stage.w_input_regs[104]
.sym 147653 fft_block.reg_stage.w_input_regs[40]
.sym 147655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147656 fft_block.reg_stage.w_input_regs[26]
.sym 147657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 147661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 147662 fft_block.w_fft_in[8]
.sym 147666 fft_block.w_fft_in[1]
.sym 147670 fft_block.w_fft_in[10]
.sym 147675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 147676 fft_block.reg_stage.w_input_regs[26]
.sym 147677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 147678 fft_block.w_fft_in[9]
.sym 147682 fft_block.w_fft_in[11]
.sym 147687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147688 fft_block.reg_stage.w_input_regs[90]
.sym 147689 fft_block.reg_stage.w_input_regs[26]
.sym 147691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147692 fft_block.reg_stage.w_input_regs[92]
.sym 147693 fft_block.reg_stage.w_input_regs[28]
.sym 147695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147696 fft_block.reg_stage.w_input_regs[81]
.sym 147697 fft_block.reg_stage.w_input_regs[17]
.sym 147699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147700 fft_block.reg_stage.w_input_regs[28]
.sym 147701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 147702 fft_block.reg_stage.w_input_regs[88]
.sym 147703 fft_block.reg_stage.w_input_regs[24]
.sym 147704 fft_block.reg_stage.w_input_regs[89]
.sym 147705 fft_block.reg_stage.w_input_regs[25]
.sym 147706 fft_block.reg_stage.w_input_regs[104]
.sym 147707 fft_block.reg_stage.w_input_regs[40]
.sym 147708 fft_block.reg_stage.w_input_regs[105]
.sym 147709 fft_block.reg_stage.w_input_regs[41]
.sym 147711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147712 fft_block.reg_stage.w_input_regs[27]
.sym 147713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 147715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147716 fft_block.reg_stage.w_input_regs[27]
.sym 147717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 147719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147720 fft_block.reg_stage.w_input_regs[28]
.sym 147721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 147725 fft_block.reg_stage.w_input_regs[90]
.sym 147726 fft_block.w_fft_in[13]
.sym 147731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147732 fft_block.reg_stage.w_input_regs[29]
.sym 147733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 147735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147736 fft_block.reg_stage.w_input_regs[30]
.sym 147737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 147739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147740 fft_block.reg_stage.w_input_regs[29]
.sym 147741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 147743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 147744 fft_block.reg_stage.w_input_regs[30]
.sym 147745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 147747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 147748 fft_block.reg_stage.w_input_regs[90]
.sym 147749 fft_block.reg_stage.w_input_regs[26]
.sym 147761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 147762 spi_out.addr[2]
.sym 147763 spi_out.addr[3]
.sym 147764 spi_out.addr[0]
.sym 147765 spi_out.addr[1]
.sym 147766 fft_block.w_fft_in[10]
.sym 147790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 147795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 147796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 147797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I0_O[0]
.sym 147799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 147800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 147801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 147806 w_fft_out[16]
.sym 147807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 147808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 147809 fft_block.counter_N[2]
.sym 147810 spi_out.addr[2]
.sym 147811 spi_out.addr[0]
.sym 147812 spi_out.addr[3]
.sym 147813 spi_out.addr[1]
.sym 147814 spi_out.addr[1]
.sym 147815 spi_out.addr[3]
.sym 147816 spi_out.addr[0]
.sym 147817 spi_out.addr[2]
.sym 147818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 147819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 147820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 147821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 147828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 147829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 147830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 147834 spi_out.addr[0]
.sym 147835 spi_out.addr[1]
.sym 147836 spi_out.addr[2]
.sym 147837 spi_out.addr[3]
.sym 147838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 147842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 147847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 147849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[4]
.sym 147853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 147855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 147857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 147859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 147860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 147861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[3]
.sym 147863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 147865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 147866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 147867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[1]
.sym 147868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 147869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 147871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 147873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[6]
.sym 147875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 147877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.input2[5]
.sym 147879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 147884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 147888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 147889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 147892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 147893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 147896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 147897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 147900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 147901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 147904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 147905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 147906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 147908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 147909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 147911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 147913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 147915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 147917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 147919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 147921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 147923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 147925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 147926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 147931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 147933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 147935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 147937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 147941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 147943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 147944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 147945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 147946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 147947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 147948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 147949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 147950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 147955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 147956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 147957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 147958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 147962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 147967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 147969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 147970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 147971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 147972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 147973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 147977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 147981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 147982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 147986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 147987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.input2[1]
.sym 147988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 147989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 147990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 147997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 147998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 148005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 148007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 148009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 148011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 148013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 148019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 148021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 148023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 148025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[10]
.sym 148031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 148033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 148038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 148042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 148051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 148053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[11]
.sym 148075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 148077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 148087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 148089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 148099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 148101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[12]
.sym 148116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[14]
.sym 148117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[14]
.sym 148123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 148125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 148130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 148132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[13]
.sym 148133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148523 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148524 fft_block.reg_stage.w_input_regs[36]
.sym 148525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 148553 fft_block.reg_stage.w_input_regs[107]
.sym 148555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148556 fft_block.reg_stage.w_input_regs[36]
.sym 148557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 148559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 148560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 148561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 148563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148564 fft_block.reg_stage.w_input_regs[34]
.sym 148565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 148567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148568 fft_block.reg_stage.w_input_regs[35]
.sym 148569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 148571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148572 fft_block.reg_stage.w_input_regs[34]
.sym 148573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 148577 fft_block.reg_stage.w_input_regs[110]
.sym 148579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148580 fft_block.reg_stage.w_input_regs[35]
.sym 148581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 148583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148610 fft_block.reg_stage.w_input_regs[111]
.sym 148613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 148615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 148616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 148617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148620 fft_block.reg_stage.w_input_regs[45]
.sym 148621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 148623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 148624 fft_block.reg_stage.w_input_regs[42]
.sym 148625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 148627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148628 fft_block.reg_stage.w_input_regs[43]
.sym 148629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 148631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148632 fft_block.reg_stage.w_input_regs[44]
.sym 148633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 148637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 148639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148640 fft_block.reg_stage.w_input_regs[45]
.sym 148641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 148642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 148643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 148644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 148647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 148648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 148649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 148652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 148653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 148654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 148655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 148656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 148657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 148658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[1]
.sym 148659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[1]
.sym 148660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[0]
.sym 148661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[0]
.sym 148664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 148665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 148667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 148669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 148671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 148673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 148675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 148676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 148677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[13]
.sym 148679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 148680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 148681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 148683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 148684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 148685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 148688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 148689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 148692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 148693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 148695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 148697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 148699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148700 fft_block.reg_stage.w_input_regs[22]
.sym 148701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 148703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 148704 fft_block.reg_stage.w_input_regs[22]
.sym 148705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 148707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 148708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[2]
.sym 148711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 148747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 148749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 148752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[14]
.sym 148753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[14]
.sym 148755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 148756 fft_block.reg_stage.w_input_regs[31]
.sym 148757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 148761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 148765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 148767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 148768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 148769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 148771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 148772 fft_block.reg_stage.w_input_regs[31]
.sym 148773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 148790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 148797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148802 spi_out.addr[2]
.sym 148803 spi_out.addr[3]
.sym 148804 spi_out.addr[0]
.sym 148805 spi_out.addr[1]
.sym 148806 spi_out.addr[2]
.sym 148807 spi_out.addr[3]
.sym 148808 spi_out.addr[0]
.sym 148809 spi_out.addr[1]
.sym 148813 spi_out.addr[3]
.sym 148821 spi_out.addr[3]
.sym 148825 spi_out.addr[2]
.sym 148830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 148838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 148842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 148849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 148854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 148858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 148862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 148866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 148870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 148874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 148875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 148876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 148877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 148878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 148882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[12]
.sym 148886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 148890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 148894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 148898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 148899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 148900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 148901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 148903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 148904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 148905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 148907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 148908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 148909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 148913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 148917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 148921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 148925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 148926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 148930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 148935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 148937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 148943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 148945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 148958 fft_block.reg_stage.w_cps_reg[10]
.sym 148966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 148967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 148968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 148969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 148973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148974 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 148978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 148986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 148996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 148997 fft_block.start_calc
.sym 148998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 149002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 149010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 149014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 149022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 149026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 149042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[9]
.sym 149046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 149054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[10]
.sym 149079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[8]
.sym 149081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 149082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[11]
.sym 149090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 149119 fft_block.reg_stage.w_cms_reg[16]
.sym 149120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 149121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 149126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[12]
.sym 149154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[13]
.sym 149575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 149576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 149579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 149580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 149581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 149585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[1]
.sym 149587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149588 fft_block.reg_stage.w_input_regs[37]
.sym 149589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 149592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 149593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[2]
.sym 149595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149596 fft_block.reg_stage.w_input_regs[37]
.sym 149597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 149598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 149599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 149600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 149602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 149603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 149604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 149605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 149607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 149617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 149620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 149621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 149624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 149625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 149628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 149629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 149632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 149633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 149636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 149637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 149638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 149639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 149640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 149641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 149645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 149647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149648 fft_block.reg_stage.w_input_regs[46]
.sym 149649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 149650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 149655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 149656 fft_block.reg_stage.w_input_regs[47]
.sym 149657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 149665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 149667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 149668 fft_block.reg_stage.w_input_regs[47]
.sym 149669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 149671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 149672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 149673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 149677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[2]
.sym 149683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149684 fft_block.reg_stage.w_input_regs[46]
.sym 149685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 149687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 149688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 149689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 149692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 149693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 149697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[1]
.sym 149699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 149700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 149701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 149705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[4]
.sym 149706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 149712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 149713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[3]
.sym 149714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 149719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149720 fft_block.reg_stage.w_input_regs[23]
.sym 149721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 149722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 149730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 149735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 149737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[11]
.sym 149739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 149740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[5]
.sym 149741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 149743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 149744 fft_block.reg_stage.w_input_regs[23]
.sym 149745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 149748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 149749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[5]
.sym 149751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 149752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 149753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 149760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[6]
.sym 149761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 149763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 149764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 149765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[6]
.sym 149767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 149768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 149769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 149772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[13]
.sym 149773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 149776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 149777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 149779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 149780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[12]
.sym 149781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 149784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 149785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 149788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 149789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 149792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[11]
.sym 149793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 149796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 149797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 149799 spi_out.addr[0]
.sym 149804 spi_out.addr[1]
.sym 149808 spi_out.addr[2]
.sym 149809 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 149812 spi_out.addr[3]
.sym 149813 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 149816 spi_out.addr[4]
.sym 149817 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 149821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.state_SB_DFFE_Q_D
.sym 149824 spi_out.addr[1]
.sym 149825 spi_out.addr[0]
.sym 149829 spi_out.addr[0]
.sym 149831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 149833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 149835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 149837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 149839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 149841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[11]
.sym 149844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 149845 fft_block.start_calc
.sym 149848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[14]
.sym 149849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[14]
.sym 149851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 149853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 149854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 149855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[13]
.sym 149856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[13]
.sym 149857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[14].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 149859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[12]
.sym 149861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[12]
.sym 149874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 149905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFE_Q_E
.sym 149907 fft_block.reg_stage.w_cps_reg[16]
.sym 149908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 149909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 149926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[9]
.sym 149930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[8]
.sym 149938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 149956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 149957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 149958 fft_block.reg_stage.w_cps_in[7]
.sym 149971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 149973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 149986 fft_block.reg_stage.w_cps_in[8]
.sym 149991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 149993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 149995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 149996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 149997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 149999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 150001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[9]
.sym 150003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 150005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 150007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 150009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[8]
.sym 150011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 150013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[11]
.sym 150015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 150017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[10]
.sym 150018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 150019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 150020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 150021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 150022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 150034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 150038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 150046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 150075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 150077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 150079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 150081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 150086 fft_block.reg_stage.w_cms_in[0]
.sym 150094 fft_block.reg_stage.w_cms_in[7]
.sym 150114 fft_block.reg_stage.w_cms_in[2]
.sym 150119 fft_block.reg_stage.w_cps_reg[11]
.sym 150120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 150121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 150127 fft_block.reg_stage.w_cps_reg[11]
.sym 150128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 150129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 150135 fft_block.reg_stage.w_cps_reg[11]
.sym 150136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 150137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 150139 fft_block.reg_stage.w_cps_reg[10]
.sym 150140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 150141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 150143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 150145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 150147 fft_block.reg_stage.w_cps_reg[10]
.sym 150148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 150149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 150171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[7]
.sym 150173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[7]
.sym 150600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 150601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 150604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 150605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[3]
.sym 150608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 150609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 150611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 150613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 150614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 150615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 150616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 150617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 150618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[1]
.sym 150619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[1]
.sym 150620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[0]
.sym 150621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[0]
.sym 150623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 150625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[2]
.sym 150627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 150628 fft_block.reg_stage.w_input_regs[38]
.sym 150629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 150631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 150632 fft_block.reg_stage.w_input_regs[39]
.sym 150633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 150635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 150636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[4]
.sym 150637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 150640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 150641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 150643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 150644 fft_block.reg_stage.w_input_regs[39]
.sym 150645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 150647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 150648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[5]
.sym 150649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 150651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 150652 fft_block.reg_stage.w_input_regs[38]
.sym 150653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 150656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 150657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 150663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 150664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 150665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 150671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 150673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[7]
.sym 150674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 150675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 150676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 150679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 150680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 150683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 150684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 150685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 150687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 150689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[7]
.sym 150691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 150692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.input2[6]
.sym 150693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 150697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 150701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 150705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 150709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 150715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 150717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[3]
.sym 150721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 150722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 150726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 150731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 150732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 150733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 150734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 150739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 150740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 150741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 150742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 150746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 150751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 150752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 150753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 150758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 150759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 150760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 150761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 150765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 150769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 150773 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 150778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 150779 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 150780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 150781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 150785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 150786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 150790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 150791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 150792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 150793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 150794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 150795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 150796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 150797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 150799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 150800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 150801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 150803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 150804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 150805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 150807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I2_O[0]
.sym 150808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 150809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.input2[7]
.sym 150810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 150811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 150812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 150813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 150814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 150815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 150816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 150817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 150819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 150821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 150823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 150825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 150827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 150829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 150831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 150833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 150835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 150837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 150839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[9]
.sym 150841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[9]
.sym 150843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[7]
.sym 150845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[7]
.sym 150848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 150849 fft_block.start_calc
.sym 150851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[8]
.sym 150853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[8]
.sym 150855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 150857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[10]
.sym 150860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 150861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 150863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 150864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 150865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 150867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 150868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[10]
.sym 150869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 150877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 150879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 150880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[11]
.sym 150881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 150884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 150885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_1_O[1]
.sym 150887 fft_block.reg_stage.w_cps_reg[17]
.sym 150888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 150889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 150891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 150893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 150895 fft_block.reg_stage.w_cps_reg[17]
.sym 150896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 150897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 150899 fft_block.reg_stage.w_cps_reg[17]
.sym 150900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 150901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 150907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 150909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 150915 fft_block.reg_stage.w_cps_reg[17]
.sym 150916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 150917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 150919 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 150923 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 150924 $PACKER_VCC_NET
.sym 150927 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 150928 $PACKER_VCC_NET
.sym 150929 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 150931 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 150932 $PACKER_VCC_NET
.sym 150933 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 150935 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 150936 $PACKER_VCC_NET
.sym 150937 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 150939 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 150940 $PACKER_VCC_NET
.sym 150941 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 150943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 150945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 150950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 150951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 150952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 150953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 150956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 150957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 150959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 150961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 150962 spi_out.addr[4]
.sym 150963 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 150964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[0]
.sym 150965 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 150967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 150968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 150969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[12]
.sym 150972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[14]
.sym 150973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[14]
.sym 150979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 150980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 150981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[13]
.sym 150984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 150985 fft_block.start_calc
.sym 150986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[10]
.sym 150990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[12]
.sym 150994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 150998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[8]
.sym 151004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 151005 fft_block.start_calc
.sym 151006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[11]
.sym 151010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[9]
.sym 151015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 151017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 151019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 151021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 151023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 151025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 151027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[3]
.sym 151029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[3]
.sym 151032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 151033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 151035 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[2]
.sym 151037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[2]
.sym 151039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 151041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[4]
.sym 151042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[0]
.sym 151043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[0]
.sym 151044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[1]
.sym 151045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[1]
.sym 151051 fft_block.reg_stage.w_cms_reg[25]
.sym 151052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 151053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 151057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 151059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 151061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 151078 fft_block.reg_stage.w_cms_in[7]
.sym 151082 fft_block.reg_stage.w_cps_in[8]
.sym 151087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 151089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[6]
.sym 151090 fft_block.reg_stage.w_cps_in[7]
.sym 151099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 151101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[5]
.sym 151106 fft_block.reg_stage.w_cms_in[0]
.sym 151122 fft_block.reg_stage.w_cms_in[2]
.sym 151143 fft_block.reg_stage.w_cms_reg[10]
.sym 151144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 151145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 151155 fft_block.reg_stage.w_cms_reg[11]
.sym 151156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 151157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 151159 fft_block.reg_stage.w_cms_reg[11]
.sym 151160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 151161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 151163 fft_block.reg_stage.w_cms_reg[10]
.sym 151164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 151165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 151167 fft_block.reg_stage.w_cms_reg[11]
.sym 151168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 151169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 151171 fft_block.reg_stage.w_cms_reg[10]
.sym 151172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 151173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state[0]
.sym 151175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 151177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 151179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 151181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 151183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 151185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 151186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 151187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 151188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 151189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 151190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 151191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 151192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[1]
.sym 151193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[1]
.sym 151195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[2]
.sym 151197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[2]
.sym 151199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[6]
.sym 151201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[6]
.sym 151203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[5]
.sym 151205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[5]
.sym 151559 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 151563 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 151564 $PACKER_VCC_NET
.sym 151567 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 151568 $PACKER_VCC_NET
.sym 151569 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 151571 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 151572 $PACKER_VCC_NET
.sym 151573 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 151575 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 151576 $PACKER_VCC_NET
.sym 151577 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 151581 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 151585 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 151589 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 151615 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 151616 $PACKER_VCC_NET
.sym 151617 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 151626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[2]
.sym 151627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 151628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 151629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 151642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 151643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 151644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 151645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 151655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 151657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 151659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 151661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 151663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[3]
.sym 151665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[3]
.sym 151671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 151673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 151675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 151677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 151679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[4]
.sym 151681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[4]
.sym 151683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[5]
.sym 151685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[5]
.sym 151690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 151694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 151700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 151701 fft_block.start_calc
.sym 151707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.t[6]
.sym 151709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p[6]
.sym 151710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 151714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 151719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 151721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 151722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[0]
.sym 151723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[4]
.sym 151724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 151725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 151726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[2]
.sym 151727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[6]
.sym 151728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 151729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 151730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[3]
.sym 151731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 151732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 151733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 151738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[1]
.sym 151739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[5]
.sym 151740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 151741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 151742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[0]
.sym 151743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[1]
.sym 151744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I0_O[2]
.sym 151745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 151747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[4]
.sym 151749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[4]
.sym 151750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[3]
.sym 151751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 151752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 151753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 151755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 151756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 151757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 151761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFESR_Q_E
.sym 151763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 151764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 151765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 151766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[2]
.sym 151767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 151768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 151769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.input_0_exp_SB_DFFE_Q_E_SB_LUT4_O_I2[1]
.sym 151774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 151775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 151776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 151777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 151782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[0]
.sym 151783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 151784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 151785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 151787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 151789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 151791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 151793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 151795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 151796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 151797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 151798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 151799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 151800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 151801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 151803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[7]
.sym 151805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[7]
.sym 151806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_3_O[0]
.sym 151807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_3_O[1]
.sym 151808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 151809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 151811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[9]
.sym 151813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[9]
.sym 151815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 151816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 151817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 151820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 151821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 151823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 151824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 151825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 151831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 151832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 151833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2_SB_LUT4_O_I3[2]
.sym 151835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 151836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 151837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 151838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp_SB_LUT4_I1_I0[0]
.sym 151839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.input_0_exp[10]
.sym 151840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 151841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 151843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[10]
.sym 151845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[10]
.sym 151852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_2_I2[0]
.sym 151853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 151854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 151859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[0]
.sym 151860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[1]
.sym 151861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 151864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 151865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 151866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 151867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[1]
.sym 151868 fft_block.start_calc
.sym 151869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 151872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[0]
.sym 151873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 151876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 151877 fft_block.start_calc
.sym 151887 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 151888 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 151889 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151890 spi_out.send_data[1]
.sym 151894 spi_out.send_data[2]
.sym 151899 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 151900 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 151901 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151902 spi_out.send_data[6]
.sym 151906 spi_out.send_data[5]
.sym 151911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[7]
.sym 151913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[7]
.sym 151915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 151917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 151919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[10]
.sym 151921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[10]
.sym 151923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[9]
.sym 151925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[9]
.sym 151927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[8]
.sym 151929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[8]
.sym 151931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 151933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 151935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 151937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 151939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 151941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[11]
.sym 151943 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 151944 $PACKER_VCC_NET
.sym 151945 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 151946 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 151953 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 151957 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 151961 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 151965 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 151966 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 151967 spi_out.spi_master.master_ready
.sym 151968 spi_out.spi_master.r_SM_CS[0]
.sym 151969 spi_out.spi_master.r_SM_CS[1]
.sym 151973 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 151975 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 151976 fft_block.fft_finish_SB_LUT4_I0_O[1]
.sym 151977 fft_block.fft_finish_SB_LUT4_I0_O[2]
.sym 151982 spi_out.w_tx_ready
.sym 151983 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 151984 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 151985 fft_block.fft_finish_SB_LUT4_I0_O[2]
.sym 151988 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 151989 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 151990 fft_block.fft_finish_SB_LUT4_I0_O[1]
.sym 151995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 151996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 151997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 152004 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152005 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 152013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 152021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 152023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[6]
.sym 152025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[6]
.sym 152027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[5]
.sym 152029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[5]
.sym 152047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 152049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 152051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 152053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 152056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 152057 fft_block.start_calc
.sym 152061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 152063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[9].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 152065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[9]
.sym 152067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 152069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[8]
.sym 152071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 152073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 152076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[14]
.sym 152077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[14]
.sym 152079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 152081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[7]
.sym 152082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 152083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 152084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 152085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 152087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 152089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 152091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 152093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 152095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 152097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[12]
.sym 152099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 152100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 152101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[13]
.sym 152103 fft_block.reg_stage.w_cps_reg[18]
.sym 152104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 152105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 152107 fft_block.reg_stage.w_cps_reg[18]
.sym 152108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 152109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 152111 fft_block.reg_stage.w_cps_reg[20]
.sym 152112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[5]
.sym 152113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 152115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[4]
.sym 152117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[4]
.sym 152119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 152121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 152123 fft_block.reg_stage.w_cps_reg[20]
.sym 152124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 152125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 152127 fft_block.reg_stage.w_cps_reg[26]
.sym 152128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[7]
.sym 152129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 152131 fft_block.reg_stage.w_cps_reg[25]
.sym 152132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[6]
.sym 152133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 152147 fft_block.reg_stage.w_cps_reg[20]
.sym 152148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 152149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 152166 fft_block.reg_stage.w_cms_reg[10]
.sym 152199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 152201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 152203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 152205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 152207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[3]
.sym 152209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[3]
.sym 152211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[4]
.sym 152213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[4]
.sym 152220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.t[0]
.sym 152221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p[0]
.sym 152583 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 152588 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 152592 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 152596 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 152600 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 152603 $PACKER_VCC_NET
.sym 152605 $nextpnr_ICESTORM_LC_10$I3
.sym 152608 spi_out.w_tx_ready
.sym 152609 $nextpnr_ICESTORM_LC_10$COUT
.sym 152613 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 152614 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 152615 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 152616 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 152617 spi_out.w_tx_ready
.sym 152618 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 152629 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 152647 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 152651 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 152652 $PACKER_VCC_NET
.sym 152655 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 152656 $PACKER_VCC_NET
.sym 152657 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 152663 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 152664 $PACKER_VCC_NET
.sym 152665 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 152682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 152686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 152694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[1]
.sym 152695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[5]
.sym 152696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 152697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 152698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[0]
.sym 152699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[4]
.sym 152700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 152701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_3_O[3]
.sym 152702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 152706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 152712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 152713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 152714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 152722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[3]
.sym 152723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 152724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 152725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 152726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[2]
.sym 152727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[6]
.sym 152728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 152729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_1_O[3]
.sym 152737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 152742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 152743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 152744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 152745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 152747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 152749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 152750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 152751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[1]
.sym 152752 fft_block.start_calc
.sym 152753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 152754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 152755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp[10]
.sym 152756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 152757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_I3[3]
.sym 152760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[0]
.sym 152761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 152766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[0]
.sym 152767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I0_O[1]
.sym 152768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 152769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 152772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 152773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 152775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 152780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 152781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 152784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 152785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 152789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 152792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[4]
.sym 152793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 152801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 152803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[5]
.sym 152805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[5]
.sym 152811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 152813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 152815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 152817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 152819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[6]
.sym 152821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[6]
.sym 152827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.Bit_adder.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.t[8]
.sym 152829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p[8]
.sym 152837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 152839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 152844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 152845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 152848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 152849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 152853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 152856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[4]
.sym 152857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 152869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 152871 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 152872 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 152873 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 152878 spi_out.send_data[7]
.sym 152882 spi_out.send_data[3]
.sym 152890 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 152891 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 152892 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 152893 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 152894 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 152895 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 152896 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 152897 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 152902 spi_out.send_data[0]
.sym 152908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.input_0_exp_SB_DFFE_Q_E[2]
.sym 152909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I2_O[1]
.sym 152917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 152923 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 152924 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 152925 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 152926 spi_out.send_data[4]
.sym 152931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[12].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 152932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 152933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[12]
.sym 152945 spi_out.spi_master.r_SM_CS[1]
.sym 152949 spi_out.w_tx_ready
.sym 152952 spi_out.spi_master.r_SM_CS[0]
.sym 152953 spi_out.spi_master.r_SM_CS[1]
.sym 152956 spi_out.spi_master.r_SM_CS[1]
.sym 152957 spi_out.spi_master.r_SM_CS[0]
.sym 152958 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 152962 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 152967 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 152972 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 152976 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 152980 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 152984 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 152988 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 152993 $nextpnr_ICESTORM_LC_6$I3
.sym 152997 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 153004 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 153005 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 153006 PIN_21$SB_IO_OUT
.sym 153007 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 153008 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 153009 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 153018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[13]
.sym 153031 fft_block.reg_stage.w_cps_reg[10]
.sym 153032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[4]
.sym 153033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 153049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 153051 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 153052 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 153053 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 153054 spi_out.count_spi[1]
.sym 153055 spi_out.count_spi[2]
.sym 153056 spi_out.count_spi[3]
.sym 153057 spi_out.count_spi[4]
.sym 153064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 153065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 153069 fft_block.reg_stage.w_cps_reg[18]
.sym 153075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 153077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 153079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 153081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 153083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[11].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 153085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[11]
.sym 153086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 153087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 153088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 153089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 153091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[10].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 153093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[10]
.sym 153095 fft_block.reg_stage.w_cps_reg[26]
.sym 153096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[8]
.sym 153097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 153098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[1]
.sym 153099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[1]
.sym 153100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 153101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[0]
.sym 153103 fft_block.reg_stage.w_cps_reg[26]
.sym 153104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[11]
.sym 153105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 153107 fft_block.reg_stage.w_cps_reg[26]
.sym 153108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[10]
.sym 153109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 153111 fft_block.reg_stage.w_cps_reg[26]
.sym 153112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[13]
.sym 153113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 153115 fft_block.reg_stage.w_cps_reg[18]
.sym 153116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[0]
.sym 153117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 153119 fft_block.reg_stage.w_cps_reg[26]
.sym 153120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[9]
.sym 153121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 153123 fft_block.reg_stage.w_cps_reg[26]
.sym 153124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[12]
.sym 153125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 153127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 153129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 153135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[7].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[7]
.sym 153137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[7]
.sym 153151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153152 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 153153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 153155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[6]
.sym 153157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[6]
.sym 153163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[3]
.sym 153165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[3]
.sym 153167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 153169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 153179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 153180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.t[2]
.sym 153181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p[2]
.sym 153203 fft_block.reg_stage.w_cms_reg[20]
.sym 153204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 153205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 153211 fft_block.reg_stage.w_cms_reg[20]
.sym 153212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 153213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 153215 fft_block.reg_stage.w_cms_reg[20]
.sym 153216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 153217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 153219 fft_block.reg_stage.w_cms_reg[18]
.sym 153220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 153221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 153606 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 153617 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 153639 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 153644 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 153648 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 153649 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 153652 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 153653 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 153657 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 153661 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 153663 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 153664 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 153665 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 153667 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 153668 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 153669 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 153682 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 153700 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 153701 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 153708 spi_out.spi_master.master_ready
.sym 153709 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 153728 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 153729 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 153735 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 153736 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 153737 spi_out.spi_master.master_ready
.sym 153742 spi_out.w_tx_ready
.sym 153767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 153772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 153773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 153776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 153777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 153780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 153781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 153784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[4]
.sym 153785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 153789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 153842 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 153843 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 153844 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 153845 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 153863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 153868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 153869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 153872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 153873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 153876 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 153877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 153880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[4]
.sym 153881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 153889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 153902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 153903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 153904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 153905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I3[3]
.sym 153907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.Bit_adder.generate_N_bit_Adder[14].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 153908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 153909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[13]
.sym 153912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p[14]
.sym 153913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[14]
.sym 153927 fft_block.reg_stage.w_cps_reg[17]
.sym 153928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[12]
.sym 153929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 153947 fft_block.reg_stage.w_cps_reg[17]
.sym 153948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[13]
.sym 153949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 153967 fft_block.reg_stage.w_cps_reg[17]
.sym 153968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.t[11]
.sym 153969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I2_O[3]
.sym 153990 spi_out.spi_master.r_SM_CS[1]
.sym 153991 spi_out.spi_master.master_ready
.sym 153992 spi_out.spi_master.r_SM_CS[0]
.sym 153993 PIN_16_SB_LUT4_O_I3[1]
.sym 153994 spi_out.spi_master.master_ready
.sym 153995 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 153996 spi_out.spi_master.r_SM_CS[1]
.sym 153997 spi_out.spi_master.r_SM_CS[0]
.sym 153998 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 154003 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 154004 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 154005 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 154008 PIN_16_SB_LUT4_O_I3[0]
.sym 154009 PIN_16_SB_LUT4_O_I3[1]
.sym 154020 spi_out.spi_master.r_SM_CS[1]
.sym 154021 spi_out.spi_master.r_SM_CS[0]
.sym 154034 spi_out.w_tx_ready
.sym 154035 PIN_21$SB_IO_OUT
.sym 154036 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 154037 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 154042 spi_out.w_tx_ready
.sym 154043 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 154044 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 154045 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 154046 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 154055 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 154060 spi_out.count_spi[1]
.sym 154064 spi_out.count_spi[2]
.sym 154065 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 154068 spi_out.count_spi[3]
.sym 154069 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 154072 spi_out.count_spi[4]
.sym 154073 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 154076 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 154077 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 154080 spi_out.count_spi[1]
.sym 154081 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 154085 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 154108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 154109 fft_block.start_calc
.sym 154122 fft_block.reg_stage.w_cps_reg[18]
.sym 154133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.input_0_exp_SB_LUT4_I1_O[3]
.sym 154141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.state_SB_LUT4_I3_O
.sym 154167 fft_block.reg_stage.w_cms_reg[18]
.sym 154168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 154169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 154183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 154185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 154191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[4]
.sym 154193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[4]
.sym 154207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[5]
.sym 154209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[5]
.sym 154215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 154217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 154218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 154219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 154220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 154221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 154223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[2]
.sym 154225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[2]
.sym 154228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 154229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 154230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 154231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[0]
.sym 154232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[1]
.sym 154233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[1]
.sym 154235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 154237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 154239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.Bit_adder.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 154240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[3]
.sym 154241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p[3]
.sym 154681 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 154966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state_SB_LUT4_I3_O
.sym 155001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 155029 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 155206 fft_block.reg_stage.w_cms_reg[18]
.sym 155255 fft_block.reg_stage.w_cms_reg[18]
.sym 155256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.t[0]
.sym 155257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.state[0]
.sym 157750 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 162269 PIN_16_SB_LUT4_O_I3[0]
.sym 165341 fft_block.start_calc
