$date
	Sat Oct 22 23:33:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#326068
b1001 !
1"
#326070
b1001 &
b1001 %
1$
#326071
0"
#326074
b11100 &
b11100 %
#326078
b1110 &
b1110 %
#326082
b111 &
b111 %
#326086
b10110 &
b10110 %
#326090
b1011 &
b1011 %
#326094
b100010 &
b100010 %
#326098
b10001 &
b10001 %
#326102
b110100 &
b110100 %
#326106
b11010 &
b11010 %
#326110
b1101 &
b1101 %
#326114
b101000 &
b101000 %
#326118
b10100 &
b10100 %
#326122
b1010 &
b1010 %
#326126
b101 &
b101 %
#326130
b10000 &
b10000 %
#326134
b1000 &
b1000 %
#326138
b100 &
b100 %
#326142
b10 &
b10 %
#326146
b1 &
b1 %
1#
#326150
b0 &
0#
b0 %
0$
#1317138
b11010 &
b11010 %
1$
b11010 !
1"
#1317139
0"
#1317142
b1101 &
b1101 %
#1317146
b101000 &
b101000 %
#1317150
b10100 &
b10100 %
#1317154
b1010 &
b1010 %
#1317158
b101 &
b101 %
#1317162
b10000 &
b10000 %
#1317166
b1000 &
b1000 %
#1317170
b100 &
b100 %
#1317174
b10 &
b10 %
#1317178
b1 &
b1 %
1#
#1317182
b0 &
0#
b0 %
0$
#2285159
b10000 !
1"
#2285162
b10000 &
b10000 %
1$
#2285163
0"
#2285166
b1000 &
b1000 %
#2285170
b100 &
b100 %
#2285174
b10 &
b10 %
#2285178
b1 &
b1 %
1#
#2285182
b0 &
0#
b0 %
0$
#4500012
