

================================================================
== Vitis HLS Report for 'runTrain'
================================================================
* Date:           Mon Oct 17 15:14:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline |
    |   min   |   max   |    min   |    max    | min |  max |   Type   |
    +---------+---------+----------+-----------+-----+------+----------+
    |       97|     1293|  1.746 us|  23.274 us|   88|  1206|  dataflow|
    +---------+---------+----------+-----------+-----+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.1>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty_29"   --->   Operation 4 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_9_in_c = alloca i64 1"   --->   Operation 5 'alloca' 'p_ZL9n_regions_9_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_8_in_c = alloca i64 1"   --->   Operation 6 'alloca' 'p_ZL9n_regions_8_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_7_in_c = alloca i64 1"   --->   Operation 7 'alloca' 'p_ZL9n_regions_7_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_63_in_c = alloca i64 1"   --->   Operation 8 'alloca' 'p_ZL9n_regions_63_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_62_in_c = alloca i64 1"   --->   Operation 9 'alloca' 'p_ZL9n_regions_62_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_61_in_c = alloca i64 1"   --->   Operation 10 'alloca' 'p_ZL9n_regions_61_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_60_in_c = alloca i64 1"   --->   Operation 11 'alloca' 'p_ZL9n_regions_60_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_6_in_c = alloca i64 1"   --->   Operation 12 'alloca' 'p_ZL9n_regions_6_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_59_in_c = alloca i64 1"   --->   Operation 13 'alloca' 'p_ZL9n_regions_59_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_58_in_c = alloca i64 1"   --->   Operation 14 'alloca' 'p_ZL9n_regions_58_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_57_in_c = alloca i64 1"   --->   Operation 15 'alloca' 'p_ZL9n_regions_57_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_56_in_c = alloca i64 1"   --->   Operation 16 'alloca' 'p_ZL9n_regions_56_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_55_in_c = alloca i64 1"   --->   Operation 17 'alloca' 'p_ZL9n_regions_55_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_54_in_c = alloca i64 1"   --->   Operation 18 'alloca' 'p_ZL9n_regions_54_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_53_in_c = alloca i64 1"   --->   Operation 19 'alloca' 'p_ZL9n_regions_53_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_52_in_c = alloca i64 1"   --->   Operation 20 'alloca' 'p_ZL9n_regions_52_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_51_in_c = alloca i64 1"   --->   Operation 21 'alloca' 'p_ZL9n_regions_51_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_50_in_c = alloca i64 1"   --->   Operation 22 'alloca' 'p_ZL9n_regions_50_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_5_in_c = alloca i64 1"   --->   Operation 23 'alloca' 'p_ZL9n_regions_5_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_49_in_c = alloca i64 1"   --->   Operation 24 'alloca' 'p_ZL9n_regions_49_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_48_in_c = alloca i64 1"   --->   Operation 25 'alloca' 'p_ZL9n_regions_48_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_47_in_c = alloca i64 1"   --->   Operation 26 'alloca' 'p_ZL9n_regions_47_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_46_in_c = alloca i64 1"   --->   Operation 27 'alloca' 'p_ZL9n_regions_46_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_45_in_c = alloca i64 1"   --->   Operation 28 'alloca' 'p_ZL9n_regions_45_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_44_in_c = alloca i64 1"   --->   Operation 29 'alloca' 'p_ZL9n_regions_44_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_43_in_c = alloca i64 1"   --->   Operation 30 'alloca' 'p_ZL9n_regions_43_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_42_in_c = alloca i64 1"   --->   Operation 31 'alloca' 'p_ZL9n_regions_42_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_41_in_c = alloca i64 1"   --->   Operation 32 'alloca' 'p_ZL9n_regions_41_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_40_in_c = alloca i64 1"   --->   Operation 33 'alloca' 'p_ZL9n_regions_40_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_4_in_c = alloca i64 1"   --->   Operation 34 'alloca' 'p_ZL9n_regions_4_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_39_in_c = alloca i64 1"   --->   Operation 35 'alloca' 'p_ZL9n_regions_39_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_38_in_c = alloca i64 1"   --->   Operation 36 'alloca' 'p_ZL9n_regions_38_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_37_in_c = alloca i64 1"   --->   Operation 37 'alloca' 'p_ZL9n_regions_37_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_36_in_c = alloca i64 1"   --->   Operation 38 'alloca' 'p_ZL9n_regions_36_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_35_in_c = alloca i64 1"   --->   Operation 39 'alloca' 'p_ZL9n_regions_35_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_34_in_c = alloca i64 1"   --->   Operation 40 'alloca' 'p_ZL9n_regions_34_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_33_in_c = alloca i64 1"   --->   Operation 41 'alloca' 'p_ZL9n_regions_33_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_32_in_c = alloca i64 1"   --->   Operation 42 'alloca' 'p_ZL9n_regions_32_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_31_in_c = alloca i64 1"   --->   Operation 43 'alloca' 'p_ZL9n_regions_31_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_30_in_c = alloca i64 1"   --->   Operation 44 'alloca' 'p_ZL9n_regions_30_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_3_in_c = alloca i64 1"   --->   Operation 45 'alloca' 'p_ZL9n_regions_3_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_29_in_c = alloca i64 1"   --->   Operation 46 'alloca' 'p_ZL9n_regions_29_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_28_in_c = alloca i64 1"   --->   Operation 47 'alloca' 'p_ZL9n_regions_28_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_27_in_c = alloca i64 1"   --->   Operation 48 'alloca' 'p_ZL9n_regions_27_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_26_in_c = alloca i64 1"   --->   Operation 49 'alloca' 'p_ZL9n_regions_26_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_25_in_c = alloca i64 1"   --->   Operation 50 'alloca' 'p_ZL9n_regions_25_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_24_in_c = alloca i64 1"   --->   Operation 51 'alloca' 'p_ZL9n_regions_24_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_23_in_c = alloca i64 1"   --->   Operation 52 'alloca' 'p_ZL9n_regions_23_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_22_in_c = alloca i64 1"   --->   Operation 53 'alloca' 'p_ZL9n_regions_22_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_21_in_c = alloca i64 1"   --->   Operation 54 'alloca' 'p_ZL9n_regions_21_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_20_in_c = alloca i64 1"   --->   Operation 55 'alloca' 'p_ZL9n_regions_20_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_2_in_c = alloca i64 1"   --->   Operation 56 'alloca' 'p_ZL9n_regions_2_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_19_in_c = alloca i64 1"   --->   Operation 57 'alloca' 'p_ZL9n_regions_19_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_18_in_c = alloca i64 1"   --->   Operation 58 'alloca' 'p_ZL9n_regions_18_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_17_in_c = alloca i64 1"   --->   Operation 59 'alloca' 'p_ZL9n_regions_17_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_16_in_c = alloca i64 1"   --->   Operation 60 'alloca' 'p_ZL9n_regions_16_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_15_in_c = alloca i64 1"   --->   Operation 61 'alloca' 'p_ZL9n_regions_15_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_14_in_c = alloca i64 1"   --->   Operation 62 'alloca' 'p_ZL9n_regions_14_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_13_in_c = alloca i64 1"   --->   Operation 63 'alloca' 'p_ZL9n_regions_13_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_12_in_c = alloca i64 1"   --->   Operation 64 'alloca' 'p_ZL9n_regions_12_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_11_in_c = alloca i64 1"   --->   Operation 65 'alloca' 'p_ZL9n_regions_11_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_10_in_c = alloca i64 1"   --->   Operation 66 'alloca' 'p_ZL9n_regions_10_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_1_in_c = alloca i64 1"   --->   Operation 67 'alloca' 'p_ZL9n_regions_1_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZL9n_regions_0_in_c = alloca i64 1"   --->   Operation 68 'alloca' 'p_ZL9n_regions_0_in_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%call_ln0 = call void @entry_proc, i8 %p_ZL9n_regions_0_in_c, i8 %p_ZL9n_regions_1_in_c, i8 %p_ZL9n_regions_10_in_c, i8 %p_ZL9n_regions_11_in_c, i8 %p_ZL9n_regions_12_in_c, i8 %p_ZL9n_regions_13_in_c, i8 %p_ZL9n_regions_14_in_c, i8 %p_ZL9n_regions_15_in_c, i8 %p_ZL9n_regions_16_in_c, i8 %p_ZL9n_regions_17_in_c, i8 %p_ZL9n_regions_18_in_c, i8 %p_ZL9n_regions_19_in_c, i8 %p_ZL9n_regions_2_in_c, i8 %p_ZL9n_regions_20_in_c, i8 %p_ZL9n_regions_21_in_c, i8 %p_ZL9n_regions_22_in_c, i8 %p_ZL9n_regions_23_in_c, i8 %p_ZL9n_regions_24_in_c, i8 %p_ZL9n_regions_25_in_c, i8 %p_ZL9n_regions_26_in_c, i8 %p_ZL9n_regions_27_in_c, i8 %p_ZL9n_regions_28_in_c, i8 %p_ZL9n_regions_29_in_c, i8 %p_ZL9n_regions_3_in_c, i8 %p_ZL9n_regions_30_in_c, i8 %p_ZL9n_regions_31_in_c, i8 %p_ZL9n_regions_32_in_c, i8 %p_ZL9n_regions_33_in_c, i8 %p_ZL9n_regions_34_in_c, i8 %p_ZL9n_regions_35_in_c, i8 %p_ZL9n_regions_36_in_c, i8 %p_ZL9n_regions_37_in_c, i8 %p_ZL9n_regions_38_in_c, i8 %p_ZL9n_regions_39_in_c, i8 %p_ZL9n_regions_4_in_c, i8 %p_ZL9n_regions_40_in_c, i8 %p_ZL9n_regions_41_in_c, i8 %p_ZL9n_regions_42_in_c, i8 %p_ZL9n_regions_43_in_c, i8 %p_ZL9n_regions_44_in_c, i8 %p_ZL9n_regions_45_in_c, i8 %p_ZL9n_regions_46_in_c, i8 %p_ZL9n_regions_47_in_c, i8 %p_ZL9n_regions_48_in_c, i8 %p_ZL9n_regions_49_in_c, i8 %p_ZL9n_regions_5_in_c, i8 %p_ZL9n_regions_50_in_c, i8 %p_ZL9n_regions_51_in_c, i8 %p_ZL9n_regions_52_in_c, i8 %p_ZL9n_regions_53_in_c, i8 %p_ZL9n_regions_54_in_c, i8 %p_ZL9n_regions_55_in_c, i8 %p_ZL9n_regions_56_in_c, i8 %p_ZL9n_regions_57_in_c, i8 %p_ZL9n_regions_58_in_c, i8 %p_ZL9n_regions_59_in_c, i8 %p_ZL9n_regions_6_in_c, i8 %p_ZL9n_regions_60_in_c, i8 %p_ZL9n_regions_61_in_c, i8 %p_ZL9n_regions_62_in_c, i8 %p_ZL9n_regions_63_in_c, i8 %p_ZL9n_regions_7_in_c, i8 %p_ZL9n_regions_8_in_c, i8 %p_ZL9n_regions_9_in_c, i8 %p_ZL9n_regions_9, i8 %p_ZL9n_regions_8, i8 %p_ZL9n_regions_7, i8 %p_ZL9n_regions_63, i8 %p_ZL9n_regions_62, i8 %p_ZL9n_regions_61, i8 %p_ZL9n_regions_60, i8 %p_ZL9n_regions_6, i8 %p_ZL9n_regions_59, i8 %p_ZL9n_regions_58, i8 %p_ZL9n_regions_57, i8 %p_ZL9n_regions_56, i8 %p_ZL9n_regions_55, i8 %p_ZL9n_regions_54, i8 %p_ZL9n_regions_53, i8 %p_ZL9n_regions_52, i8 %p_ZL9n_regions_51, i8 %p_ZL9n_regions_50, i8 %p_ZL9n_regions_5, i8 %p_ZL9n_regions_49, i8 %p_ZL9n_regions_48, i8 %p_ZL9n_regions_47, i8 %p_ZL9n_regions_46, i8 %p_ZL9n_regions_45, i8 %p_ZL9n_regions_44, i8 %p_ZL9n_regions_43, i8 %p_ZL9n_regions_42, i8 %p_ZL9n_regions_41, i8 %p_ZL9n_regions_40, i8 %p_ZL9n_regions_4, i8 %p_ZL9n_regions_39, i8 %p_ZL9n_regions_38, i8 %p_ZL9n_regions_37, i8 %p_ZL9n_regions_36, i8 %p_ZL9n_regions_35, i8 %p_ZL9n_regions_34, i8 %p_ZL9n_regions_33, i8 %p_ZL9n_regions_32, i8 %p_ZL9n_regions_31, i8 %p_ZL9n_regions_30, i8 %p_ZL9n_regions_3, i8 %p_ZL9n_regions_29, i8 %p_ZL9n_regions_28, i8 %p_ZL9n_regions_27, i8 %p_ZL9n_regions_26, i8 %p_ZL9n_regions_25, i8 %p_ZL9n_regions_24, i8 %p_ZL9n_regions_23, i8 %p_ZL9n_regions_22, i8 %p_ZL9n_regions_21, i8 %p_ZL9n_regions_20, i8 %p_ZL9n_regions_2, i8 %p_ZL9n_regions_19, i8 %p_ZL9n_regions_18, i8 %p_ZL9n_regions_17, i8 %p_ZL9n_regions_16, i8 %p_ZL9n_regions_15, i8 %p_ZL9n_regions_14, i8 %p_ZL9n_regions_13, i8 %p_ZL9n_regions_12, i8 %p_ZL9n_regions_11, i8 %p_ZL9n_regions_10, i8 %p_ZL9n_regions_1, i8 %p_ZL9n_regions_0"   --->   Operation 69 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 70 [2/2] (13.1ns)   --->   "%call_ret20 = call i262 @read_data, i512 %empty_28, i64 %tmp, i8 %empty" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 70 'call' 'call_ret20' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 11.3>
ST_2 : Operation 71 [1/2] (0.00ns)   --->   "%call_ret20 = call i262 @read_data, i512 %empty_28, i64 %tmp, i8 %empty" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 71 'call' 'call_ret20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%checkId_V = extractvalue i262 %call_ret20" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 72 'extractvalue' 'checkId_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%AOV = extractvalue i262 %call_ret20" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 73 'extractvalue' 'AOV' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%AOV_1 = extractvalue i262 %call_ret20" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 74 'extractvalue' 'AOV_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%AOV_2 = extractvalue i262 %call_ret20" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 75 'extractvalue' 'AOV_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%AOV_3 = extractvalue i262 %call_ret20" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 76 'extractvalue' 'AOV_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%AOV_4 = extractvalue i262 %call_ret20" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 77 'extractvalue' 'AOV_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%AOV_5 = extractvalue i262 %call_ret20" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 78 'extractvalue' 'AOV_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%AOV_6 = extractvalue i262 %call_ret20" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 79 'extractvalue' 'AOV_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%AOV_7 = extractvalue i262 %call_ret20" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 80 'extractvalue' 'AOV_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 81 [2/2] (11.3ns)   --->   "%call_ln512 = call void @runTrain_Block_entry174_proc, i6 %checkId_V, i32 %AOV, i32 %AOV_1, i32 %AOV_2, i32 %AOV_3, i32 %AOV_4, i32 %AOV_5, i32 %AOV_6, i32 %AOV_7, i8 %p_ZL9n_regions_0_in_c, i8 %p_ZL9n_regions_0_out, i8 %p_ZL9n_regions_1_in_c, i8 %p_ZL9n_regions_1_out, i8 %p_ZL9n_regions_10_in_c, i8 %p_ZL9n_regions_10_out, i8 %p_ZL9n_regions_11_in_c, i8 %p_ZL9n_regions_11_out, i8 %p_ZL9n_regions_12_in_c, i8 %p_ZL9n_regions_12_out, i8 %p_ZL9n_regions_13_in_c, i8 %p_ZL9n_regions_13_out, i8 %p_ZL9n_regions_14_in_c, i8 %p_ZL9n_regions_14_out, i8 %p_ZL9n_regions_15_in_c, i8 %p_ZL9n_regions_15_out, i8 %p_ZL9n_regions_16_in_c, i8 %p_ZL9n_regions_16_out, i8 %p_ZL9n_regions_17_in_c, i8 %p_ZL9n_regions_17_out, i8 %p_ZL9n_regions_18_in_c, i8 %p_ZL9n_regions_18_out, i8 %p_ZL9n_regions_19_in_c, i8 %p_ZL9n_regions_19_out, i8 %p_ZL9n_regions_2_in_c, i8 %p_ZL9n_regions_2_out, i8 %p_ZL9n_regions_20_in_c, i8 %p_ZL9n_regions_20_out, i8 %p_ZL9n_regions_21_in_c, i8 %p_ZL9n_regions_21_out, i8 %p_ZL9n_regions_22_in_c, i8 %p_ZL9n_regions_22_out, i8 %p_ZL9n_regions_23_in_c, i8 %p_ZL9n_regions_23_out, i8 %p_ZL9n_regions_24_in_c, i8 %p_ZL9n_regions_24_out, i8 %p_ZL9n_regions_25_in_c, i8 %p_ZL9n_regions_25_out, i8 %p_ZL9n_regions_26_in_c, i8 %p_ZL9n_regions_26_out, i8 %p_ZL9n_regions_27_in_c, i8 %p_ZL9n_regions_27_out, i8 %p_ZL9n_regions_28_in_c, i8 %p_ZL9n_regions_28_out, i8 %p_ZL9n_regions_29_in_c, i8 %p_ZL9n_regions_29_out, i8 %p_ZL9n_regions_3_in_c, i8 %p_ZL9n_regions_3_out, i8 %p_ZL9n_regions_30_in_c, i8 %p_ZL9n_regions_30_out, i8 %p_ZL9n_regions_31_in_c, i8 %p_ZL9n_regions_31_out, i8 %p_ZL9n_regions_32_in_c, i8 %p_ZL9n_regions_32_out, i8 %p_ZL9n_regions_33_in_c, i8 %p_ZL9n_regions_33_out, i8 %p_ZL9n_regions_34_in_c, i8 %p_ZL9n_regions_34_out, i8 %p_ZL9n_regions_35_in_c, i8 %p_ZL9n_regions_35_out, i8 %p_ZL9n_regions_36_in_c, i8 %p_ZL9n_regions_36_out, i8 %p_ZL9n_regions_37_in_c, i8 %p_ZL9n_regions_37_out, i8 %p_ZL9n_regions_38_in_c, i8 %p_ZL9n_regions_38_out, i8 %p_ZL9n_regions_39_in_c, i8 %p_ZL9n_regions_39_out, i8 %p_ZL9n_regions_4_in_c, i8 %p_ZL9n_regions_4_out, i8 %p_ZL9n_regions_40_in_c, i8 %p_ZL9n_regions_40_out, i8 %p_ZL9n_regions_41_in_c, i8 %p_ZL9n_regions_41_out, i8 %p_ZL9n_regions_42_in_c, i8 %p_ZL9n_regions_42_out, i8 %p_ZL9n_regions_43_in_c, i8 %p_ZL9n_regions_43_out, i8 %p_ZL9n_regions_44_in_c, i8 %p_ZL9n_regions_44_out, i8 %p_ZL9n_regions_45_in_c, i8 %p_ZL9n_regions_45_out, i8 %p_ZL9n_regions_46_in_c, i8 %p_ZL9n_regions_46_out, i8 %p_ZL9n_regions_47_in_c, i8 %p_ZL9n_regions_47_out, i8 %p_ZL9n_regions_48_in_c, i8 %p_ZL9n_regions_48_out, i8 %p_ZL9n_regions_49_in_c, i8 %p_ZL9n_regions_49_out, i8 %p_ZL9n_regions_5_in_c, i8 %p_ZL9n_regions_5_out, i8 %p_ZL9n_regions_50_in_c, i8 %p_ZL9n_regions_50_out, i8 %p_ZL9n_regions_51_in_c, i8 %p_ZL9n_regions_51_out, i8 %p_ZL9n_regions_52_in_c, i8 %p_ZL9n_regions_52_out, i8 %p_ZL9n_regions_53_in_c, i8 %p_ZL9n_regions_53_out, i8 %p_ZL9n_regions_54_in_c, i8 %p_ZL9n_regions_54_out, i8 %p_ZL9n_regions_55_in_c, i8 %p_ZL9n_regions_55_out, i8 %p_ZL9n_regions_56_in_c, i8 %p_ZL9n_regions_56_out, i8 %p_ZL9n_regions_57_in_c, i8 %p_ZL9n_regions_57_out, i8 %p_ZL9n_regions_58_in_c, i8 %p_ZL9n_regions_58_out, i8 %p_ZL9n_regions_59_in_c, i8 %p_ZL9n_regions_59_out, i8 %p_ZL9n_regions_6_in_c, i8 %p_ZL9n_regions_6_out, i8 %p_ZL9n_regions_60_in_c, i8 %p_ZL9n_regions_60_out, i8 %p_ZL9n_regions_61_in_c, i8 %p_ZL9n_regions_61_out, i8 %p_ZL9n_regions_62_in_c, i8 %p_ZL9n_regions_62_out, i8 %p_ZL9n_regions_63_in_c, i8 %p_ZL9n_regions_63_out, i8 %p_ZL9n_regions_7_in_c, i8 %p_ZL9n_regions_7_out, i8 %p_ZL9n_regions_8_in_c, i8 %p_ZL9n_regions_8_out, i8 %p_ZL9n_regions_9_in_c, i8 %p_ZL9n_regions_9_out, i32 %regions, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 81 'call' 'call_ln512' <Predicate = true> <Delay = 11.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.29>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_9_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_9_in_c, i8 %p_ZL9n_regions_9_in_c"   --->   Operation 82 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_9_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_8_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_8_in_c, i8 %p_ZL9n_regions_8_in_c"   --->   Operation 84 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_8_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_7_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_7_in_c, i8 %p_ZL9n_regions_7_in_c"   --->   Operation 86 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_7_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_63_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_63_in_c, i8 %p_ZL9n_regions_63_in_c"   --->   Operation 88 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_63_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_62_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_62_in_c, i8 %p_ZL9n_regions_62_in_c"   --->   Operation 90 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_62_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_61_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_61_in_c, i8 %p_ZL9n_regions_61_in_c"   --->   Operation 92 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_61_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_60_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_60_in_c, i8 %p_ZL9n_regions_60_in_c"   --->   Operation 94 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_60_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%empty_66 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_6_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_6_in_c, i8 %p_ZL9n_regions_6_in_c"   --->   Operation 96 'specchannel' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_6_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty_67 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_59_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_59_in_c, i8 %p_ZL9n_regions_59_in_c"   --->   Operation 98 'specchannel' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_59_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%empty_68 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_58_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_58_in_c, i8 %p_ZL9n_regions_58_in_c"   --->   Operation 100 'specchannel' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_58_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_57_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_57_in_c, i8 %p_ZL9n_regions_57_in_c"   --->   Operation 102 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_57_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_56_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_56_in_c, i8 %p_ZL9n_regions_56_in_c"   --->   Operation 104 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_56_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_55_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_55_in_c, i8 %p_ZL9n_regions_55_in_c"   --->   Operation 106 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_55_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_54_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_54_in_c, i8 %p_ZL9n_regions_54_in_c"   --->   Operation 108 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_54_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_53_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_53_in_c, i8 %p_ZL9n_regions_53_in_c"   --->   Operation 110 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_53_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_52_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_52_in_c, i8 %p_ZL9n_regions_52_in_c"   --->   Operation 112 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_52_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_51_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_51_in_c, i8 %p_ZL9n_regions_51_in_c"   --->   Operation 114 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_51_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_50_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_50_in_c, i8 %p_ZL9n_regions_50_in_c"   --->   Operation 116 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_50_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%empty_77 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_5_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_5_in_c, i8 %p_ZL9n_regions_5_in_c"   --->   Operation 118 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_5_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%empty_78 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_49_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_49_in_c, i8 %p_ZL9n_regions_49_in_c"   --->   Operation 120 'specchannel' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_49_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%empty_79 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_48_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_48_in_c, i8 %p_ZL9n_regions_48_in_c"   --->   Operation 122 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_48_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%empty_80 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_47_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_47_in_c, i8 %p_ZL9n_regions_47_in_c"   --->   Operation 124 'specchannel' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_47_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%empty_81 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_46_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_46_in_c, i8 %p_ZL9n_regions_46_in_c"   --->   Operation 126 'specchannel' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_46_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%empty_82 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_45_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_45_in_c, i8 %p_ZL9n_regions_45_in_c"   --->   Operation 128 'specchannel' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_45_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%empty_83 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_44_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_44_in_c, i8 %p_ZL9n_regions_44_in_c"   --->   Operation 130 'specchannel' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_44_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%empty_84 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_43_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_43_in_c, i8 %p_ZL9n_regions_43_in_c"   --->   Operation 132 'specchannel' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_43_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%empty_85 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_42_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_42_in_c, i8 %p_ZL9n_regions_42_in_c"   --->   Operation 134 'specchannel' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_42_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%empty_86 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_41_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_41_in_c, i8 %p_ZL9n_regions_41_in_c"   --->   Operation 136 'specchannel' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_41_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%empty_87 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_40_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_40_in_c, i8 %p_ZL9n_regions_40_in_c"   --->   Operation 138 'specchannel' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_40_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%empty_88 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_4_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_4_in_c, i8 %p_ZL9n_regions_4_in_c"   --->   Operation 140 'specchannel' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_4_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%empty_89 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_39_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_39_in_c, i8 %p_ZL9n_regions_39_in_c"   --->   Operation 142 'specchannel' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_39_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%empty_90 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_38_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_38_in_c, i8 %p_ZL9n_regions_38_in_c"   --->   Operation 144 'specchannel' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_38_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%empty_91 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_37_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_37_in_c, i8 %p_ZL9n_regions_37_in_c"   --->   Operation 146 'specchannel' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_37_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%empty_92 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_36_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_36_in_c, i8 %p_ZL9n_regions_36_in_c"   --->   Operation 148 'specchannel' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_36_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%empty_93 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_35_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_35_in_c, i8 %p_ZL9n_regions_35_in_c"   --->   Operation 150 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_35_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%empty_94 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_34_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_34_in_c, i8 %p_ZL9n_regions_34_in_c"   --->   Operation 152 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_34_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%empty_95 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_33_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_33_in_c, i8 %p_ZL9n_regions_33_in_c"   --->   Operation 154 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_33_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%empty_96 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_32_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_32_in_c, i8 %p_ZL9n_regions_32_in_c"   --->   Operation 156 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_32_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%empty_97 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_31_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_31_in_c, i8 %p_ZL9n_regions_31_in_c"   --->   Operation 158 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_31_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%empty_98 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_30_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_30_in_c, i8 %p_ZL9n_regions_30_in_c"   --->   Operation 160 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_30_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 161 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%empty_99 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_3_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_3_in_c, i8 %p_ZL9n_regions_3_in_c"   --->   Operation 162 'specchannel' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_3_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%empty_100 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_29_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_29_in_c, i8 %p_ZL9n_regions_29_in_c"   --->   Operation 164 'specchannel' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_29_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 165 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%empty_101 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_28_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_28_in_c, i8 %p_ZL9n_regions_28_in_c"   --->   Operation 166 'specchannel' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_28_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 167 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%empty_102 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_27_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_27_in_c, i8 %p_ZL9n_regions_27_in_c"   --->   Operation 168 'specchannel' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_27_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 169 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%empty_103 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_26_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_26_in_c, i8 %p_ZL9n_regions_26_in_c"   --->   Operation 170 'specchannel' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_26_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%empty_104 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_25_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_25_in_c, i8 %p_ZL9n_regions_25_in_c"   --->   Operation 172 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_25_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%empty_105 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_24_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_24_in_c, i8 %p_ZL9n_regions_24_in_c"   --->   Operation 174 'specchannel' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_24_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%empty_106 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_23_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_23_in_c, i8 %p_ZL9n_regions_23_in_c"   --->   Operation 176 'specchannel' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_23_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 177 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%empty_107 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_22_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_22_in_c, i8 %p_ZL9n_regions_22_in_c"   --->   Operation 178 'specchannel' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_22_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%empty_108 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_21_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_21_in_c, i8 %p_ZL9n_regions_21_in_c"   --->   Operation 180 'specchannel' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_21_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 181 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%empty_109 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_20_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_20_in_c, i8 %p_ZL9n_regions_20_in_c"   --->   Operation 182 'specchannel' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_20_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 183 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%empty_110 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_2_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_2_in_c, i8 %p_ZL9n_regions_2_in_c"   --->   Operation 184 'specchannel' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_2_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 185 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%empty_111 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_19_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_19_in_c, i8 %p_ZL9n_regions_19_in_c"   --->   Operation 186 'specchannel' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_19_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 187 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%empty_112 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_18_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_18_in_c, i8 %p_ZL9n_regions_18_in_c"   --->   Operation 188 'specchannel' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_18_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%empty_113 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_17_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_17_in_c, i8 %p_ZL9n_regions_17_in_c"   --->   Operation 190 'specchannel' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_17_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 191 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%empty_114 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_16_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_16_in_c, i8 %p_ZL9n_regions_16_in_c"   --->   Operation 192 'specchannel' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_16_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 193 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%empty_115 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_15_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_15_in_c, i8 %p_ZL9n_regions_15_in_c"   --->   Operation 194 'specchannel' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_15_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 195 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%empty_116 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_14_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_14_in_c, i8 %p_ZL9n_regions_14_in_c"   --->   Operation 196 'specchannel' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_14_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 197 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%empty_117 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_13_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_13_in_c, i8 %p_ZL9n_regions_13_in_c"   --->   Operation 198 'specchannel' 'empty_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_13_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 199 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%empty_118 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_12_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_12_in_c, i8 %p_ZL9n_regions_12_in_c"   --->   Operation 200 'specchannel' 'empty_118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_12_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 201 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%empty_119 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_11_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_11_in_c, i8 %p_ZL9n_regions_11_in_c"   --->   Operation 202 'specchannel' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_11_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%empty_120 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_10_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_10_in_c, i8 %p_ZL9n_regions_10_in_c"   --->   Operation 204 'specchannel' 'empty_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_10_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%empty_121 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_1_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_1_in_c, i8 %p_ZL9n_regions_1_in_c"   --->   Operation 206 'specchannel' 'empty_121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_1_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%empty_122 = specchannel i32 @_ssdm_op_SpecChannel, void @p_ZL9n_regions_0_in_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i8 %p_ZL9n_regions_0_in_c, i8 %p_ZL9n_regions_0_in_c"   --->   Operation 208 'specchannel' 'empty_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_ZL9n_regions_0_in_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_8"   --->   Operation 210 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %empty_28, void @empty_17, i32 0, i32 0, void @empty_8, i32 64, i32 0, void @empty_9, void @empty_10, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/2] (3.29ns)   --->   "%call_ln512 = call void @runTrain_Block_entry174_proc, i6 %checkId_V, i32 %AOV, i32 %AOV_1, i32 %AOV_2, i32 %AOV_3, i32 %AOV_4, i32 %AOV_5, i32 %AOV_6, i32 %AOV_7, i8 %p_ZL9n_regions_0_in_c, i8 %p_ZL9n_regions_0_out, i8 %p_ZL9n_regions_1_in_c, i8 %p_ZL9n_regions_1_out, i8 %p_ZL9n_regions_10_in_c, i8 %p_ZL9n_regions_10_out, i8 %p_ZL9n_regions_11_in_c, i8 %p_ZL9n_regions_11_out, i8 %p_ZL9n_regions_12_in_c, i8 %p_ZL9n_regions_12_out, i8 %p_ZL9n_regions_13_in_c, i8 %p_ZL9n_regions_13_out, i8 %p_ZL9n_regions_14_in_c, i8 %p_ZL9n_regions_14_out, i8 %p_ZL9n_regions_15_in_c, i8 %p_ZL9n_regions_15_out, i8 %p_ZL9n_regions_16_in_c, i8 %p_ZL9n_regions_16_out, i8 %p_ZL9n_regions_17_in_c, i8 %p_ZL9n_regions_17_out, i8 %p_ZL9n_regions_18_in_c, i8 %p_ZL9n_regions_18_out, i8 %p_ZL9n_regions_19_in_c, i8 %p_ZL9n_regions_19_out, i8 %p_ZL9n_regions_2_in_c, i8 %p_ZL9n_regions_2_out, i8 %p_ZL9n_regions_20_in_c, i8 %p_ZL9n_regions_20_out, i8 %p_ZL9n_regions_21_in_c, i8 %p_ZL9n_regions_21_out, i8 %p_ZL9n_regions_22_in_c, i8 %p_ZL9n_regions_22_out, i8 %p_ZL9n_regions_23_in_c, i8 %p_ZL9n_regions_23_out, i8 %p_ZL9n_regions_24_in_c, i8 %p_ZL9n_regions_24_out, i8 %p_ZL9n_regions_25_in_c, i8 %p_ZL9n_regions_25_out, i8 %p_ZL9n_regions_26_in_c, i8 %p_ZL9n_regions_26_out, i8 %p_ZL9n_regions_27_in_c, i8 %p_ZL9n_regions_27_out, i8 %p_ZL9n_regions_28_in_c, i8 %p_ZL9n_regions_28_out, i8 %p_ZL9n_regions_29_in_c, i8 %p_ZL9n_regions_29_out, i8 %p_ZL9n_regions_3_in_c, i8 %p_ZL9n_regions_3_out, i8 %p_ZL9n_regions_30_in_c, i8 %p_ZL9n_regions_30_out, i8 %p_ZL9n_regions_31_in_c, i8 %p_ZL9n_regions_31_out, i8 %p_ZL9n_regions_32_in_c, i8 %p_ZL9n_regions_32_out, i8 %p_ZL9n_regions_33_in_c, i8 %p_ZL9n_regions_33_out, i8 %p_ZL9n_regions_34_in_c, i8 %p_ZL9n_regions_34_out, i8 %p_ZL9n_regions_35_in_c, i8 %p_ZL9n_regions_35_out, i8 %p_ZL9n_regions_36_in_c, i8 %p_ZL9n_regions_36_out, i8 %p_ZL9n_regions_37_in_c, i8 %p_ZL9n_regions_37_out, i8 %p_ZL9n_regions_38_in_c, i8 %p_ZL9n_regions_38_out, i8 %p_ZL9n_regions_39_in_c, i8 %p_ZL9n_regions_39_out, i8 %p_ZL9n_regions_4_in_c, i8 %p_ZL9n_regions_4_out, i8 %p_ZL9n_regions_40_in_c, i8 %p_ZL9n_regions_40_out, i8 %p_ZL9n_regions_41_in_c, i8 %p_ZL9n_regions_41_out, i8 %p_ZL9n_regions_42_in_c, i8 %p_ZL9n_regions_42_out, i8 %p_ZL9n_regions_43_in_c, i8 %p_ZL9n_regions_43_out, i8 %p_ZL9n_regions_44_in_c, i8 %p_ZL9n_regions_44_out, i8 %p_ZL9n_regions_45_in_c, i8 %p_ZL9n_regions_45_out, i8 %p_ZL9n_regions_46_in_c, i8 %p_ZL9n_regions_46_out, i8 %p_ZL9n_regions_47_in_c, i8 %p_ZL9n_regions_47_out, i8 %p_ZL9n_regions_48_in_c, i8 %p_ZL9n_regions_48_out, i8 %p_ZL9n_regions_49_in_c, i8 %p_ZL9n_regions_49_out, i8 %p_ZL9n_regions_5_in_c, i8 %p_ZL9n_regions_5_out, i8 %p_ZL9n_regions_50_in_c, i8 %p_ZL9n_regions_50_out, i8 %p_ZL9n_regions_51_in_c, i8 %p_ZL9n_regions_51_out, i8 %p_ZL9n_regions_52_in_c, i8 %p_ZL9n_regions_52_out, i8 %p_ZL9n_regions_53_in_c, i8 %p_ZL9n_regions_53_out, i8 %p_ZL9n_regions_54_in_c, i8 %p_ZL9n_regions_54_out, i8 %p_ZL9n_regions_55_in_c, i8 %p_ZL9n_regions_55_out, i8 %p_ZL9n_regions_56_in_c, i8 %p_ZL9n_regions_56_out, i8 %p_ZL9n_regions_57_in_c, i8 %p_ZL9n_regions_57_out, i8 %p_ZL9n_regions_58_in_c, i8 %p_ZL9n_regions_58_out, i8 %p_ZL9n_regions_59_in_c, i8 %p_ZL9n_regions_59_out, i8 %p_ZL9n_regions_6_in_c, i8 %p_ZL9n_regions_6_out, i8 %p_ZL9n_regions_60_in_c, i8 %p_ZL9n_regions_60_out, i8 %p_ZL9n_regions_61_in_c, i8 %p_ZL9n_regions_61_out, i8 %p_ZL9n_regions_62_in_c, i8 %p_ZL9n_regions_62_out, i8 %p_ZL9n_regions_63_in_c, i8 %p_ZL9n_regions_63_out, i8 %p_ZL9n_regions_7_in_c, i8 %p_ZL9n_regions_7_out, i8 %p_ZL9n_regions_8_in_c, i8 %p_ZL9n_regions_8_out, i8 %p_ZL9n_regions_9_in_c, i8 %p_ZL9n_regions_9_out, i32 %regions, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5, i32 %regions_6" [detector_solid/abs_solid_detector.cpp:512]   --->   Operation 212 'call' 'call_ln512' <Predicate = true> <Delay = 3.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%ret_ln516 = ret" [detector_solid/abs_solid_detector.cpp:516]   --->   Operation 213 'ret' 'ret_ln516' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 13.1ns
The critical path consists of the following:
	wire read operation ('tmp') on port 'empty_29' [138]  (0 ns)
	'call' operation ('call_ret20', detector_solid/abs_solid_detector.cpp:512) to 'read_data' [334]  (13.1 ns)

 <State 2>: 11.4ns
The critical path consists of the following:
	'call' operation ('call_ret20', detector_solid/abs_solid_detector.cpp:512) to 'read_data' [334]  (0 ns)
	'call' operation ('call_ln512', detector_solid/abs_solid_detector.cpp:512) to 'runTrain_Block_entry174_proc' [344]  (11.4 ns)

 <State 3>: 3.3ns
The critical path consists of the following:
	'call' operation ('call_ln512', detector_solid/abs_solid_detector.cpp:512) to 'runTrain_Block_entry174_proc' [344]  (3.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
