This implementation of uses the RISC-V ISA, version RV32I. It is a 32-bit architecture and implements the following subset of RV32I instructions:

add, addi, and, sub, bne, beq, lw, sw, slli, srai, srli, slt, lui, jal, jalr
mv, nop, j, jr, la, ret
