--------------------------------------------------------------------------------
Release 14.1 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -e 3 -xml practica2.twx
practica2.ncd practica2.pcf

Design file:              practica2.ncd
Physical constraint file: practica2.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_pin
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RX_pin      |    3.342(R)|   -1.221(R)|Clk_pin_BUFGP     |   0.000|
Rst_pin     |    5.113(R)|   -0.353(R)|Clk_pin_BUFGP     |   0.000|
leds<0>     |    0.803(R)|    0.091(R)|Clk_pin_BUFGP     |   0.000|
leds<1>     |    0.811(R)|    0.089(R)|Clk_pin_BUFGP     |   0.000|
leds<2>     |    0.781(R)|    0.112(R)|Clk_pin_BUFGP     |   0.000|
leds<3>     |    0.812(R)|    0.084(R)|Clk_pin_BUFGP     |   0.000|
leds<4>     |    1.187(R)|   -0.250(R)|Clk_pin_BUFGP     |   0.000|
leds<5>     |    1.185(R)|   -0.248(R)|Clk_pin_BUFGP     |   0.000|
leds<6>     |    1.202(R)|   -0.263(R)|Clk_pin_BUFGP     |   0.000|
leds<7>     |    0.868(R)|    0.008(R)|Clk_pin_BUFGP     |   0.000|
switches<0> |    1.331(R)|   -0.402(R)|Clk_pin_BUFGP     |   0.000|
switches<1> |    1.145(R)|   -0.196(R)|Clk_pin_BUFGP     |   0.000|
switches<2> |    1.205(R)|   -0.238(R)|Clk_pin_BUFGP     |   0.000|
switches<3> |    1.133(R)|   -0.176(R)|Clk_pin_BUFGP     |   0.000|
switches<4> |    1.153(R)|   -0.200(R)|Clk_pin_BUFGP     |   0.000|
switches<5> |    0.790(R)|    0.108(R)|Clk_pin_BUFGP     |   0.000|
switches<6> |    0.846(R)|    0.050(R)|Clk_pin_BUFGP     |   0.000|
switches<7> |    1.675(R)|   -0.684(R)|Clk_pin_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk_pin to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
TX_pin      |    6.561(R)|Clk_pin_BUFGP     |   0.000|
leds<0>     |    9.131(R)|Clk_pin_BUFGP     |   0.000|
leds<1>     |    9.233(R)|Clk_pin_BUFGP     |   0.000|
leds<2>     |    9.196(R)|Clk_pin_BUFGP     |   0.000|
leds<3>     |    9.310(R)|Clk_pin_BUFGP     |   0.000|
leds<4>     |    9.583(R)|Clk_pin_BUFGP     |   0.000|
leds<5>     |    9.653(R)|Clk_pin_BUFGP     |   0.000|
leds<6>     |    9.411(R)|Clk_pin_BUFGP     |   0.000|
leds<7>     |    9.412(R)|Clk_pin_BUFGP     |   0.000|
switches<0> |    9.296(R)|Clk_pin_BUFGP     |   0.000|
switches<1> |    9.394(R)|Clk_pin_BUFGP     |   0.000|
switches<2> |    9.275(R)|Clk_pin_BUFGP     |   0.000|
switches<3> |    9.855(R)|Clk_pin_BUFGP     |   0.000|
switches<4> |   10.134(R)|Clk_pin_BUFGP     |   0.000|
switches<5> |    9.000(R)|Clk_pin_BUFGP     |   0.000|
switches<6> |    9.502(R)|Clk_pin_BUFGP     |   0.000|
switches<7> |    9.632(R)|Clk_pin_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock Clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_pin        |    9.355|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Oct 05 23:22:21 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



