Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Dec 14 15:58:49 2022
| Host         : EECS-DIGITAL-57 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.iKL9dG/obj/routerpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 controller/pixel_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_100_clk_divider  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_100_clk_divider_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out_100_clk_divider_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out_100_clk_divider_1 rise@10.000ns - clk_out_100_clk_divider rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 0.478ns (6.335%)  route 7.067ns (93.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 8.691 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_100_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div/inst/clkout1_buf/O
                         net (fo=33369, routed)       1.624    -0.916    controller/clk_out_100
    SLICE_X34Y103        FDRE                                         r  controller/pixel_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.478    -0.438 r  controller/pixel_y_reg[2]/Q
                         net (fo=72, routed)          7.067     6.629    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y4          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_100_clk_divider_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_div/inst/clk_in_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_div/inst/clk_in_100_clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clk_div/inst/clk_out_100_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_div/inst/clkout1_buf/O
                         net (fo=33369, routed)       1.711     8.691    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.171    
                         clock uncertainty           -0.074     9.097    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.737     8.360    pix_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.360    
                         arrival time                          -6.629    
  -------------------------------------------------------------------
                         slack                                  1.731    




