<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1523" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1523{left:756px;bottom:69px;letter-spacing:0.09px;}
#t2_1523{left:802px;bottom:69px;letter-spacing:0.1px;}
#t3_1523{left:802px;bottom:1141px;letter-spacing:-0.18px;}
#t4_1523{left:69px;bottom:1088px;letter-spacing:-0.11px;}
#t5_1523{left:161px;bottom:1088px;}
#t6_1523{left:169px;bottom:1088px;letter-spacing:0.09px;}
#t7_1523{left:193px;bottom:1088px;}
#t8_1523{left:201px;bottom:1088px;letter-spacing:0.09px;}
#t9_1523{left:225px;bottom:1088px;}
#ta_1523{left:233px;bottom:1088px;letter-spacing:0.08px;}
#tb_1523{left:251px;bottom:1088px;}
#tc_1523{left:258px;bottom:1088px;letter-spacing:0.12px;}
#td_1523{left:283px;bottom:1088px;}
#te_1523{left:290px;bottom:1088px;letter-spacing:0.12px;}
#tf_1523{left:315px;bottom:1088px;}
#tg_1523{left:322px;bottom:1088px;letter-spacing:0.12px;}
#th_1523{left:347px;bottom:1088px;}
#ti_1523{left:354px;bottom:1088px;letter-spacing:0.12px;}
#tj_1523{left:69px;bottom:1072px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_1523{left:87px;bottom:1057px;letter-spacing:-0.11px;}
#tl_1523{left:167px;bottom:1057px;}
#tm_1523{left:175px;bottom:1058px;letter-spacing:0.08px;}
#tn_1523{left:87px;bottom:1042px;letter-spacing:-0.11px;}
#to_1523{left:271px;bottom:1042px;}
#tp_1523{left:278px;bottom:1043px;letter-spacing:0.09px;}
#tq_1523{left:69px;bottom:1027px;letter-spacing:-0.11px;}
#tr_1523{left:245px;bottom:1027px;}
#ts_1523{left:253px;bottom:1027px;letter-spacing:0.13px;}
#tt_1523{left:271px;bottom:1027px;}
#tu_1523{left:278px;bottom:1027px;letter-spacing:0.13px;}
#tv_1523{left:69px;bottom:1011px;letter-spacing:-0.12px;}
#tw_1523{left:87px;bottom:996px;letter-spacing:-0.11px;}
#tx_1523{left:167px;bottom:996px;}
#ty_1523{left:175px;bottom:997px;letter-spacing:0.08px;}
#tz_1523{left:87px;bottom:981px;letter-spacing:-0.13px;}
#t10_1523{left:162px;bottom:981px;}
#t11_1523{left:170px;bottom:981px;letter-spacing:0.08px;}
#t12_1523{left:87px;bottom:965px;letter-spacing:-0.11px;}
#t13_1523{left:174px;bottom:965px;}
#t14_1523{left:181px;bottom:966px;letter-spacing:0.13px;}
#t15_1523{left:69px;bottom:950px;letter-spacing:-0.12px;}
#t16_1523{left:190px;bottom:950px;}
#t17_1523{left:198px;bottom:951px;letter-spacing:0.13px;}
#t18_1523{left:87px;bottom:935px;letter-spacing:-0.12px;}
#t19_1523{left:131px;bottom:935px;}
#t1a_1523{left:139px;bottom:936px;letter-spacing:0.08px;}
#t1b_1523{left:87px;bottom:920px;letter-spacing:-0.11px;}
#t1c_1523{left:128px;bottom:920px;}
#t1d_1523{left:135px;bottom:920px;letter-spacing:0.12px;}
#t1e_1523{left:69px;bottom:904px;letter-spacing:-0.1px;}
#t1f_1523{left:255px;bottom:904px;}
#t1g_1523{left:263px;bottom:905px;letter-spacing:0.09px;}
#t1h_1523{left:69px;bottom:889px;letter-spacing:-0.12px;}
#t1i_1523{left:87px;bottom:874px;letter-spacing:-0.14px;}
#t1j_1523{left:152px;bottom:874px;}
#t1k_1523{left:160px;bottom:874px;letter-spacing:0.09px;}
#t1l_1523{left:87px;bottom:859px;letter-spacing:-0.11px;}
#t1m_1523{left:223px;bottom:859px;}
#t1n_1523{left:231px;bottom:859px;letter-spacing:0.12px;}
#t1o_1523{left:69px;bottom:843px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_1523{left:87px;bottom:828px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_1523{left:151px;bottom:828px;}
#t1r_1523{left:159px;bottom:829px;letter-spacing:0.08px;}
#t1s_1523{left:69px;bottom:813px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_1523{left:165px;bottom:813px;}
#t1u_1523{left:172px;bottom:813px;letter-spacing:0.12px;}
#t1v_1523{left:197px;bottom:813px;}
#t1w_1523{left:204px;bottom:813px;letter-spacing:0.12px;}
#t1x_1523{left:229px;bottom:813px;}
#t1y_1523{left:237px;bottom:813px;letter-spacing:0.09px;}
#t1z_1523{left:69px;bottom:797px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t20_1523{left:170px;bottom:797px;}
#t21_1523{left:178px;bottom:798px;letter-spacing:0.12px;}
#t22_1523{left:202px;bottom:797px;}
#t23_1523{left:210px;bottom:798px;letter-spacing:0.09px;}
#t24_1523{left:234px;bottom:797px;}
#t25_1523{left:242px;bottom:798px;letter-spacing:0.09px;}
#t26_1523{left:266px;bottom:797px;}
#t27_1523{left:274px;bottom:798px;letter-spacing:0.09px;}
#t28_1523{left:69px;bottom:782px;letter-spacing:-0.11px;}
#t29_1523{left:129px;bottom:782px;}
#t2a_1523{left:136px;bottom:783px;letter-spacing:0.09px;}
#t2b_1523{left:87px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2c_1523{left:158px;bottom:767px;}
#t2d_1523{left:166px;bottom:768px;letter-spacing:0.12px;}
#t2e_1523{left:87px;bottom:752px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2f_1523{left:167px;bottom:752px;}
#t2g_1523{left:175px;bottom:752px;letter-spacing:0.12px;}
#t2h_1523{left:87px;bottom:736px;letter-spacing:-0.11px;}
#t2i_1523{left:256px;bottom:736px;}
#t2j_1523{left:263px;bottom:737px;letter-spacing:0.12px;}
#t2k_1523{left:87px;bottom:721px;letter-spacing:-0.11px;}
#t2l_1523{left:271px;bottom:721px;}
#t2m_1523{left:279px;bottom:722px;letter-spacing:0.09px;}
#t2n_1523{left:87px;bottom:706px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2o_1523{left:167px;bottom:706px;}
#t2p_1523{left:174px;bottom:706px;letter-spacing:0.12px;}
#t2q_1523{left:87px;bottom:690px;letter-spacing:-0.12px;}
#t2r_1523{left:165px;bottom:690px;}
#t2s_1523{left:173px;bottom:691px;letter-spacing:0.12px;}
#t2t_1523{left:87px;bottom:675px;letter-spacing:-0.13px;}
#t2u_1523{left:149px;bottom:675px;}
#t2v_1523{left:156px;bottom:676px;letter-spacing:0.09px;}
#t2w_1523{left:87px;bottom:660px;letter-spacing:-0.11px;}
#t2x_1523{left:216px;bottom:660px;}
#t2y_1523{left:224px;bottom:661px;letter-spacing:0.09px;}
#t2z_1523{left:87px;bottom:645px;letter-spacing:-0.11px;}
#t30_1523{left:167px;bottom:645px;}
#t31_1523{left:175px;bottom:645px;letter-spacing:0.09px;}
#t32_1523{left:87px;bottom:629px;letter-spacing:-0.12px;}
#t33_1523{left:211px;bottom:629px;}
#t34_1523{left:218px;bottom:630px;letter-spacing:0.12px;}
#t35_1523{left:87px;bottom:614px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t36_1523{left:280px;bottom:614px;}
#t37_1523{left:288px;bottom:615px;letter-spacing:0.09px;}
#t38_1523{left:87px;bottom:599px;letter-spacing:-0.11px;}
#t39_1523{left:252px;bottom:599px;}
#t3a_1523{left:259px;bottom:599px;letter-spacing:0.12px;}
#t3b_1523{left:87px;bottom:584px;letter-spacing:-0.11px;}
#t3c_1523{left:214px;bottom:584px;}
#t3d_1523{left:222px;bottom:584px;letter-spacing:0.12px;}
#t3e_1523{left:87px;bottom:568px;letter-spacing:-0.11px;}
#t3f_1523{left:198px;bottom:568px;}
#t3g_1523{left:205px;bottom:569px;letter-spacing:0.13px;}
#t3h_1523{left:87px;bottom:553px;letter-spacing:-0.12px;}
#t3i_1523{left:106px;bottom:539px;letter-spacing:0.1px;}
#t3j_1523{left:237px;bottom:539px;}
#t3k_1523{left:244px;bottom:539px;letter-spacing:0.12px;}
#t3l_1523{left:106px;bottom:526px;letter-spacing:0.11px;}
#t3m_1523{left:188px;bottom:525px;}
#t3n_1523{left:195px;bottom:526px;letter-spacing:0.09px;}
#t3o_1523{left:87px;bottom:510px;letter-spacing:-0.12px;}
#t3p_1523{left:179px;bottom:510px;}
#t3q_1523{left:187px;bottom:511px;letter-spacing:0.09px;}
#t3r_1523{left:87px;bottom:495px;letter-spacing:-0.11px;}
#t3s_1523{left:189px;bottom:495px;}
#t3t_1523{left:196px;bottom:496px;letter-spacing:0.09px;}
#t3u_1523{left:87px;bottom:480px;letter-spacing:-0.14px;}
#t3v_1523{left:216px;bottom:480px;}
#t3w_1523{left:224px;bottom:480px;letter-spacing:0.09px;}
#t3x_1523{left:87px;bottom:464px;letter-spacing:-0.11px;}
#t3y_1523{left:205px;bottom:464px;}
#t3z_1523{left:212px;bottom:465px;letter-spacing:0.12px;}
#t40_1523{left:87px;bottom:449px;letter-spacing:-0.11px;}
#t41_1523{left:226px;bottom:449px;}
#t42_1523{left:234px;bottom:450px;letter-spacing:0.12px;}
#t43_1523{left:87px;bottom:434px;letter-spacing:-0.12px;}
#t44_1523{left:277px;bottom:434px;}
#t45_1523{left:285px;bottom:434px;letter-spacing:0.12px;}
#t46_1523{left:87px;bottom:419px;letter-spacing:-0.11px;}
#t47_1523{left:208px;bottom:419px;}
#t48_1523{left:216px;bottom:419px;letter-spacing:0.12px;}
#t49_1523{left:87px;bottom:403px;letter-spacing:-0.11px;}
#t4a_1523{left:277px;bottom:403px;}
#t4b_1523{left:285px;bottom:404px;letter-spacing:0.09px;}
#t4c_1523{left:87px;bottom:388px;letter-spacing:-0.11px;}
#t4d_1523{left:188px;bottom:388px;}
#t4e_1523{left:195px;bottom:389px;letter-spacing:0.09px;}
#t4f_1523{left:87px;bottom:373px;letter-spacing:-0.11px;}
#t4g_1523{left:268px;bottom:373px;}
#t4h_1523{left:276px;bottom:373px;letter-spacing:0.12px;}
#t4i_1523{left:87px;bottom:357px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4j_1523{left:134px;bottom:357px;}
#t4k_1523{left:142px;bottom:358px;letter-spacing:0.09px;}
#t4l_1523{left:87px;bottom:342px;letter-spacing:-0.13px;}
#t4m_1523{left:229px;bottom:342px;}
#t4n_1523{left:236px;bottom:343px;letter-spacing:0.09px;}
#t4o_1523{left:87px;bottom:327px;letter-spacing:-0.11px;}
#t4p_1523{left:218px;bottom:327px;}
#t4q_1523{left:226px;bottom:328px;letter-spacing:0.09px;}
#t4r_1523{left:250px;bottom:327px;}
#t4s_1523{left:258px;bottom:328px;letter-spacing:0.09px;}
#t4t_1523{left:87px;bottom:312px;letter-spacing:-0.11px;}
#t4u_1523{left:221px;bottom:312px;}
#t4v_1523{left:229px;bottom:312px;letter-spacing:0.09px;}
#t4w_1523{left:87px;bottom:296px;letter-spacing:-0.11px;}
#t4x_1523{left:227px;bottom:296px;}
#t4y_1523{left:235px;bottom:297px;letter-spacing:0.12px;}
#t4z_1523{left:87px;bottom:281px;letter-spacing:-0.11px;}
#t50_1523{left:274px;bottom:281px;}
#t51_1523{left:282px;bottom:282px;letter-spacing:0.09px;}
#t52_1523{left:87px;bottom:266px;letter-spacing:-0.12px;}
#t53_1523{left:212px;bottom:266px;}
#t54_1523{left:220px;bottom:266px;letter-spacing:0.09px;}
#t55_1523{left:87px;bottom:250px;letter-spacing:-0.12px;}
#t56_1523{left:294px;bottom:250px;}
#t57_1523{left:302px;bottom:251px;letter-spacing:0.12px;}
#t58_1523{left:87px;bottom:235px;letter-spacing:-0.13px;}
#t59_1523{left:157px;bottom:235px;}
#t5a_1523{left:165px;bottom:236px;letter-spacing:0.12px;}
#t5b_1523{left:87px;bottom:220px;letter-spacing:-0.12px;}
#t5c_1523{left:277px;bottom:220px;}
#t5d_1523{left:285px;bottom:221px;letter-spacing:0.1px;}
#t5e_1523{left:87px;bottom:205px;letter-spacing:-0.12px;}
#t5f_1523{left:238px;bottom:205px;}
#t5g_1523{left:245px;bottom:205px;letter-spacing:0.12px;}
#t5h_1523{left:87px;bottom:189px;letter-spacing:-0.11px;}
#t5i_1523{left:254px;bottom:189px;}
#t5j_1523{left:262px;bottom:190px;letter-spacing:0.08px;}
#t5k_1523{left:87px;bottom:174px;letter-spacing:-0.12px;}
#t5l_1523{left:210px;bottom:174px;}
#t5m_1523{left:217px;bottom:175px;letter-spacing:0.09px;}
#t5n_1523{left:242px;bottom:174px;}
#t5o_1523{left:250px;bottom:175px;letter-spacing:0.09px;}
#t5p_1523{left:87px;bottom:159px;letter-spacing:-0.12px;}
#t5q_1523{left:187px;bottom:159px;}
#t5r_1523{left:195px;bottom:159px;letter-spacing:0.12px;}
#t5s_1523{left:87px;bottom:144px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5t_1523{left:163px;bottom:144px;}
#t5u_1523{left:171px;bottom:144px;letter-spacing:0.09px;}
#t5v_1523{left:87px;bottom:128px;letter-spacing:-0.12px;}
#t5w_1523{left:192px;bottom:128px;}
#t5x_1523{left:200px;bottom:129px;letter-spacing:0.09px;}
#t5y_1523{left:87px;bottom:113px;letter-spacing:-0.11px;}
#t5z_1523{left:283px;bottom:113px;}
#t60_1523{left:291px;bottom:114px;letter-spacing:0.09px;}
#t61_1523{left:490px;bottom:1088px;letter-spacing:-0.11px;}
#t62_1523{left:688px;bottom:1088px;}
#t63_1523{left:696px;bottom:1088px;letter-spacing:0.09px;}
#t64_1523{left:490px;bottom:1072px;letter-spacing:-0.12px;}
#t65_1523{left:689px;bottom:1072px;}
#t66_1523{left:697px;bottom:1073px;letter-spacing:0.12px;}
#t67_1523{left:490px;bottom:1057px;letter-spacing:-0.12px;}
#t68_1523{left:646px;bottom:1057px;}
#t69_1523{left:654px;bottom:1058px;letter-spacing:0.12px;}
#t6a_1523{left:490px;bottom:1042px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6b_1523{left:536px;bottom:1042px;}
#t6c_1523{left:544px;bottom:1043px;letter-spacing:0.12px;}
#t6d_1523{left:490px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6e_1523{left:721px;bottom:1027px;}
#t6f_1523{left:729px;bottom:1027px;letter-spacing:0.12px;}
#t6g_1523{left:490px;bottom:1011px;letter-spacing:-0.14px;}
#t6h_1523{left:521px;bottom:1011px;}
#t6i_1523{left:529px;bottom:1012px;letter-spacing:0.12px;}
#t6j_1523{left:490px;bottom:996px;letter-spacing:-0.12px;}
#t6k_1523{left:646px;bottom:996px;}
#t6l_1523{left:654px;bottom:997px;letter-spacing:0.09px;}
#t6m_1523{left:490px;bottom:981px;letter-spacing:-0.12px;}
#t6n_1523{left:652px;bottom:981px;}
#t6o_1523{left:659px;bottom:981px;letter-spacing:0.09px;}
#t6p_1523{left:490px;bottom:965px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t6q_1523{left:579px;bottom:965px;}
#t6r_1523{left:586px;bottom:966px;letter-spacing:0.12px;}
#t6s_1523{left:490px;bottom:950px;letter-spacing:-0.11px;}
#t6t_1523{left:582px;bottom:950px;}
#t6u_1523{left:590px;bottom:951px;letter-spacing:0.12px;}
#t6v_1523{left:472px;bottom:935px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t6w_1523{left:472px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6x_1523{left:472px;bottom:904px;letter-spacing:-0.11px;}
#t6y_1523{left:490px;bottom:889px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6z_1523{left:570px;bottom:889px;}
#t70_1523{left:577px;bottom:890px;letter-spacing:0.12px;}
#t71_1523{left:490px;bottom:874px;letter-spacing:-0.12px;}
#t72_1523{left:570px;bottom:874px;}
#t73_1523{left:578px;bottom:874px;letter-spacing:0.12px;}
#t74_1523{left:472px;bottom:859px;letter-spacing:-0.12px;}
#t75_1523{left:547px;bottom:859px;}
#t76_1523{left:555px;bottom:859px;letter-spacing:0.09px;}
#t77_1523{left:586px;bottom:859px;}
#t78_1523{left:593px;bottom:859px;letter-spacing:0.09px;}
#t79_1523{left:625px;bottom:859px;}
#t7a_1523{left:632px;bottom:859px;letter-spacing:0.12px;}
#t7b_1523{left:472px;bottom:843px;letter-spacing:-0.11px;}
#t7c_1523{left:554px;bottom:843px;}
#t7d_1523{left:562px;bottom:844px;letter-spacing:0.12px;}
#t7e_1523{left:472px;bottom:828px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7f_1523{left:541px;bottom:828px;}
#t7g_1523{left:548px;bottom:829px;letter-spacing:0.12px;}
#t7h_1523{left:573px;bottom:828px;}
#t7i_1523{left:580px;bottom:829px;letter-spacing:0.09px;}
#t7j_1523{left:605px;bottom:828px;}
#t7k_1523{left:612px;bottom:829px;letter-spacing:0.08px;}
#t7l_1523{left:630px;bottom:828px;}
#t7m_1523{left:638px;bottom:829px;letter-spacing:0.08px;}
#t7n_1523{left:655px;bottom:828px;}
#t7o_1523{left:663px;bottom:829px;letter-spacing:0.08px;}
#t7p_1523{left:681px;bottom:828px;}
#t7q_1523{left:688px;bottom:829px;letter-spacing:0.12px;}
#t7r_1523{left:713px;bottom:828px;}
#t7s_1523{left:720px;bottom:829px;letter-spacing:0.12px;}
#t7t_1523{left:472px;bottom:813px;letter-spacing:-0.12px;}
#t7u_1523{left:490px;bottom:797px;letter-spacing:-0.12px;}
#t7v_1523{left:615px;bottom:797px;}
#t7w_1523{left:623px;bottom:798px;letter-spacing:0.13px;}
#t7x_1523{left:490px;bottom:782px;letter-spacing:-0.11px;}
#t7y_1523{left:554px;bottom:782px;}
#t7z_1523{left:562px;bottom:783px;letter-spacing:0.13px;}
#t80_1523{left:490px;bottom:767px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t81_1523{left:592px;bottom:767px;}
#t82_1523{left:600px;bottom:768px;letter-spacing:0.08px;}
#t83_1523{left:490px;bottom:752px;letter-spacing:-0.12px;}
#t84_1523{left:658px;bottom:752px;}
#t85_1523{left:666px;bottom:752px;letter-spacing:0.12px;}
#t86_1523{left:490px;bottom:736px;letter-spacing:-0.12px;}
#t87_1523{left:606px;bottom:736px;}
#t88_1523{left:614px;bottom:737px;letter-spacing:0.12px;}
#t89_1523{left:490px;bottom:721px;letter-spacing:-0.13px;}
#t8a_1523{left:560px;bottom:721px;}
#t8b_1523{left:568px;bottom:722px;letter-spacing:0.08px;}
#t8c_1523{left:490px;bottom:706px;letter-spacing:-0.11px;}
#t8d_1523{left:673px;bottom:706px;}
#t8e_1523{left:680px;bottom:706px;letter-spacing:0.13px;}
#t8f_1523{left:472px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8g_1523{left:548px;bottom:690px;}
#t8h_1523{left:556px;bottom:691px;letter-spacing:0.09px;}
#t8i_1523{left:580px;bottom:690px;}
#t8j_1523{left:588px;bottom:691px;letter-spacing:0.08px;}
#t8k_1523{left:605px;bottom:690px;}
#t8l_1523{left:613px;bottom:691px;letter-spacing:0.13px;}
#t8m_1523{left:631px;bottom:690px;}
#t8n_1523{left:638px;bottom:691px;letter-spacing:0.13px;}
#t8o_1523{left:656px;bottom:690px;}
#t8p_1523{left:663px;bottom:691px;letter-spacing:0.13px;}
#t8q_1523{left:472px;bottom:675px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8r_1523{left:490px;bottom:660px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8s_1523{left:570px;bottom:660px;}
#t8t_1523{left:577px;bottom:661px;letter-spacing:0.13px;}
#t8u_1523{left:490px;bottom:645px;letter-spacing:-0.13px;}
#t8v_1523{left:565px;bottom:645px;}
#t8w_1523{left:572px;bottom:645px;letter-spacing:0.13px;}
#t8x_1523{left:472px;bottom:629px;letter-spacing:-0.11px;}
#t8y_1523{left:643px;bottom:629px;}
#t8z_1523{left:651px;bottom:630px;letter-spacing:0.12px;}
#t90_1523{left:472px;bottom:614px;letter-spacing:-0.11px;}
#t91_1523{left:678px;bottom:614px;}
#t92_1523{left:686px;bottom:615px;letter-spacing:0.12px;}
#t93_1523{left:472px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t94_1523{left:490px;bottom:584px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t95_1523{left:610px;bottom:584px;}
#t96_1523{left:618px;bottom:584px;letter-spacing:0.12px;}
#t97_1523{left:472px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t98_1523{left:572px;bottom:568px;}
#t99_1523{left:580px;bottom:569px;letter-spacing:0.12px;}
#t9a_1523{left:472px;bottom:553px;letter-spacing:-0.12px;}
#t9b_1523{left:687px;bottom:553px;}
#t9c_1523{left:694px;bottom:554px;letter-spacing:0.12px;}
#t9d_1523{left:725px;bottom:553px;}
#t9e_1523{left:733px;bottom:554px;letter-spacing:0.12px;}
#t9f_1523{left:472px;bottom:538px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9g_1523{left:558px;bottom:538px;}
#t9h_1523{left:566px;bottom:538px;letter-spacing:0.09px;}
#t9i_1523{left:591px;bottom:538px;}
#t9j_1523{left:598px;bottom:538px;letter-spacing:0.09px;}
#t9k_1523{left:472px;bottom:522px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9l_1523{left:559px;bottom:522px;}
#t9m_1523{left:567px;bottom:523px;letter-spacing:0.13px;}
#t9n_1523{left:584px;bottom:522px;}
#t9o_1523{left:592px;bottom:523px;letter-spacing:0.08px;}
#t9p_1523{left:472px;bottom:507px;letter-spacing:-0.12px;}
#t9q_1523{left:560px;bottom:507px;}
#t9r_1523{left:568px;bottom:508px;letter-spacing:0.09px;}
#t9s_1523{left:593px;bottom:507px;}
#t9t_1523{left:600px;bottom:508px;letter-spacing:0.09px;}
#t9u_1523{left:625px;bottom:507px;}
#t9v_1523{left:632px;bottom:508px;letter-spacing:0.08px;}
#t9w_1523{left:650px;bottom:507px;}
#t9x_1523{left:658px;bottom:508px;letter-spacing:0.12px;}
#t9y_1523{left:682px;bottom:507px;}
#t9z_1523{left:690px;bottom:508px;letter-spacing:0.12px;}
#ta0_1523{left:472px;bottom:492px;letter-spacing:-0.11px;}
#ta1_1523{left:472px;bottom:452px;}
#ta2_1523{left:472px;bottom:435px;letter-spacing:-0.12px;}
#ta3_1523{left:490px;bottom:420px;letter-spacing:-0.12px;}
#ta4_1523{left:682px;bottom:420px;}
#ta5_1523{left:690px;bottom:421px;letter-spacing:0.12px;}
#ta6_1523{left:490px;bottom:405px;letter-spacing:-0.12px;}
#ta7_1523{left:706px;bottom:405px;}
#ta8_1523{left:713px;bottom:405px;letter-spacing:0.12px;}
#ta9_1523{left:490px;bottom:389px;letter-spacing:-0.13px;word-spacing:0.01px;}
#taa_1523{left:620px;bottom:389px;}
#tab_1523{left:627px;bottom:390px;letter-spacing:0.12px;}
#tac_1523{left:490px;bottom:374px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tad_1523{left:557px;bottom:374px;}
#tae_1523{left:564px;bottom:375px;letter-spacing:0.12px;}
#taf_1523{left:490px;bottom:359px;letter-spacing:-0.11px;}
#tag_1523{left:556px;bottom:359px;}
#tah_1523{left:564px;bottom:360px;letter-spacing:0.09px;}
#tai_1523{left:595px;bottom:359px;}
#taj_1523{left:603px;bottom:360px;letter-spacing:0.09px;}
#tak_1523{left:490px;bottom:344px;letter-spacing:-0.11px;}
#tal_1523{left:664px;bottom:344px;}
#tam_1523{left:672px;bottom:344px;letter-spacing:0.12px;}
#tan_1523{left:490px;bottom:328px;letter-spacing:-0.12px;}
#tao_1523{left:613px;bottom:328px;}
#tap_1523{left:620px;bottom:329px;letter-spacing:0.09px;}
#taq_1523{left:490px;bottom:313px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tar_1523{left:702px;bottom:313px;}
#tas_1523{left:710px;bottom:314px;letter-spacing:0.09px;}
#tat_1523{left:490px;bottom:298px;letter-spacing:-0.12px;}
#tau_1523{left:602px;bottom:298px;}
#tav_1523{left:609px;bottom:298px;letter-spacing:0.12px;}
#taw_1523{left:490px;bottom:283px;letter-spacing:-0.11px;}
#tax_1523{left:580px;bottom:283px;}
#tay_1523{left:588px;bottom:283px;letter-spacing:0.09px;}
#taz_1523{left:490px;bottom:267px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tb0_1523{left:559px;bottom:267px;}
#tb1_1523{left:567px;bottom:268px;letter-spacing:0.12px;}
#tb2_1523{left:490px;bottom:252px;letter-spacing:-0.1px;}
#tb3_1523{left:576px;bottom:252px;}
#tb4_1523{left:583px;bottom:253px;letter-spacing:0.12px;}
#tb5_1523{left:490px;bottom:237px;letter-spacing:-0.11px;}
#tb6_1523{left:692px;bottom:237px;}
#tb7_1523{left:700px;bottom:237px;letter-spacing:0.09px;}
#tb8_1523{left:490px;bottom:221px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb9_1523{left:640px;bottom:221px;}
#tba_1523{left:647px;bottom:222px;letter-spacing:0.12px;}
#tbb_1523{left:678px;bottom:221px;}
#tbc_1523{left:686px;bottom:222px;letter-spacing:0.12px;}
#tbd_1523{left:717px;bottom:221px;}
#tbe_1523{left:725px;bottom:222px;letter-spacing:0.12px;}
#tbf_1523{left:490px;bottom:206px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tbg_1523{left:683px;bottom:206px;}
#tbh_1523{left:691px;bottom:207px;letter-spacing:0.09px;}
#tbi_1523{left:490px;bottom:191px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tbj_1523{left:674px;bottom:191px;}
#tbk_1523{left:681px;bottom:191px;letter-spacing:0.12px;}
#tbl_1523{left:490px;bottom:176px;letter-spacing:-0.17px;}
#tbm_1523{left:522px;bottom:176px;}
#tbn_1523{left:529px;bottom:176px;letter-spacing:0.12px;}
#tbo_1523{left:490px;bottom:160px;letter-spacing:-0.13px;}
#tbp_1523{left:589px;bottom:160px;}
#tbq_1523{left:597px;bottom:161px;letter-spacing:0.12px;}
#tbr_1523{left:490px;bottom:145px;letter-spacing:-0.12px;}
#tbs_1523{left:712px;bottom:145px;}
#tbt_1523{left:719px;bottom:146px;letter-spacing:0.09px;}
#tbu_1523{left:490px;bottom:130px;letter-spacing:-0.12px;}
#tbv_1523{left:721px;bottom:130px;}
#tbw_1523{left:728px;bottom:130px;letter-spacing:0.09px;}
#tbx_1523{left:490px;bottom:114px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tby_1523{left:597px;bottom:114px;}
#tbz_1523{left:604px;bottom:115px;letter-spacing:0.09px;}

.s1_1523{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1523{font-size:14px;font-family:Verdana-Bold_3e7;color:#0860A8;}
.s3_1523{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1523{font-size:14px;font-family:Arial_3ed;color:#000;}
.s5_1523{font-size:12px;font-family:Arial_3ed;color:#000;}
.s6_1523{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1523" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1523Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1523" style="-webkit-user-select: none;"><object width="935" height="1210" data="1523/1523.svg" type="image/svg+xml" id="pdf1523" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1523" class="t s1_1523">Vol. 3D </span><span id="t2_1523" class="t s1_1523">INDEX-11 </span>
<span id="t3_1523" class="t s2_1523">INDEX </span>
<span id="t4_1523" class="t s3_1523">LIDT instruction</span><span id="t5_1523" class="t s4_1523">, </span><span id="t6_1523" class="t s5_1523">2-24</span><span id="t7_1523" class="t s4_1523">, </span><span id="t8_1523" class="t s5_1523">5-24</span><span id="t9_1523" class="t s4_1523">, </span><span id="ta_1523" class="t s5_1523">6-9</span><span id="tb_1523" class="t s4_1523">, </span><span id="tc_1523" class="t s5_1523">9-18</span><span id="td_1523" class="t s4_1523">, </span><span id="te_1523" class="t s5_1523">10-9</span><span id="tf_1523" class="t s4_1523">, </span><span id="tg_1523" class="t s5_1523">21-5</span><span id="th_1523" class="t s4_1523">, </span><span id="ti_1523" class="t s5_1523">23-27 </span>
<span id="tj_1523" class="t s3_1523">Limit checking </span>
<span id="tk_1523" class="t s3_1523">description of</span><span id="tl_1523" class="t s4_1523">, </span><span id="tm_1523" class="t s5_1523">5-4 </span>
<span id="tn_1523" class="t s3_1523">pointer offsets are within limits</span><span id="to_1523" class="t s4_1523">, </span><span id="tp_1523" class="t s5_1523">5-25 </span>
<span id="tq_1523" class="t s3_1523">Limit field, segment descriptor</span><span id="tr_1523" class="t s4_1523">, </span><span id="ts_1523" class="t s5_1523">5-2</span><span id="tt_1523" class="t s4_1523">, </span><span id="tu_1523" class="t s5_1523">5-4 </span>
<span id="tv_1523" class="t s3_1523">Linear address </span>
<span id="tw_1523" class="t s3_1523">description of</span><span id="tx_1523" class="t s4_1523">, </span><span id="ty_1523" class="t s5_1523">3-6 </span>
<span id="tz_1523" class="t s3_1523">IA-32e mode</span><span id="t10_1523" class="t s4_1523">, </span><span id="t11_1523" class="t s5_1523">3-7 </span>
<span id="t12_1523" class="t s3_1523">introduction to</span><span id="t13_1523" class="t s4_1523">, </span><span id="t14_1523" class="t s5_1523">2-6 </span>
<span id="t15_1523" class="t s3_1523">Linear address space</span><span id="t16_1523" class="t s4_1523">, </span><span id="t17_1523" class="t s5_1523">3-6 </span>
<span id="t18_1523" class="t s3_1523">defined</span><span id="t19_1523" class="t s4_1523">, </span><span id="t1a_1523" class="t s5_1523">3-1 </span>
<span id="t1b_1523" class="t s3_1523">of task</span><span id="t1c_1523" class="t s4_1523">, </span><span id="t1d_1523" class="t s5_1523">8-17 </span>
<span id="t1e_1523" class="t s3_1523">Link (to previous task) field, TSS</span><span id="t1f_1523" class="t s4_1523">, </span><span id="t1g_1523" class="t s5_1523">6-17 </span>
<span id="t1h_1523" class="t s3_1523">Linking tasks </span>
<span id="t1i_1523" class="t s3_1523">mechanism</span><span id="t1j_1523" class="t s4_1523">, </span><span id="t1k_1523" class="t s5_1523">8-15 </span>
<span id="t1l_1523" class="t s3_1523">modifying task linkages</span><span id="t1m_1523" class="t s4_1523">, </span><span id="t1n_1523" class="t s5_1523">8-16 </span>
<span id="t1o_1523" class="t s3_1523">LINT pins </span>
<span id="t1p_1523" class="t s3_1523">function of</span><span id="t1q_1523" class="t s4_1523">, </span><span id="t1r_1523" class="t s5_1523">6-2 </span>
<span id="t1s_1523" class="t s3_1523">LLDT instruction</span><span id="t1t_1523" class="t s4_1523">, </span><span id="t1u_1523" class="t s5_1523">2-24</span><span id="t1v_1523" class="t s4_1523">, </span><span id="t1w_1523" class="t s5_1523">5-23</span><span id="t1x_1523" class="t s4_1523">, </span><span id="t1y_1523" class="t s5_1523">9-18 </span>
<span id="t1z_1523" class="t s3_1523">LMSW instruction</span><span id="t20_1523" class="t s4_1523">, </span><span id="t21_1523" class="t s5_1523">2-24</span><span id="t22_1523" class="t s4_1523">, </span><span id="t23_1523" class="t s5_1523">5-24</span><span id="t24_1523" class="t s4_1523">, </span><span id="t25_1523" class="t s5_1523">26-3</span><span id="t26_1523" class="t s4_1523">, </span><span id="t27_1523" class="t s5_1523">26-8 </span>
<span id="t28_1523" class="t s3_1523">Local APIC</span><span id="t29_1523" class="t s4_1523">, </span><span id="t2a_1523" class="t s5_1523">11-38 </span>
<span id="t2b_1523" class="t s3_1523">64-bit mode</span><span id="t2c_1523" class="t s4_1523">, </span><span id="t2d_1523" class="t s5_1523">11-32 </span>
<span id="t2e_1523" class="t s3_1523">APIC_ID value</span><span id="t2f_1523" class="t s4_1523">, </span><span id="t2g_1523" class="t s5_1523">9-34 </span>
<span id="t2h_1523" class="t s3_1523">arbitration over the APIC bus</span><span id="t2i_1523" class="t s4_1523">, </span><span id="t2j_1523" class="t s5_1523">11-26 </span>
<span id="t2k_1523" class="t s3_1523">arbitration over the system bus</span><span id="t2l_1523" class="t s4_1523">, </span><span id="t2m_1523" class="t s5_1523">11-26 </span>
<span id="t2n_1523" class="t s3_1523">block diagram</span><span id="t2o_1523" class="t s4_1523">, </span><span id="t2p_1523" class="t s5_1523">11-4 </span>
<span id="t2q_1523" class="t s3_1523">cluster model</span><span id="t2r_1523" class="t s4_1523">, </span><span id="t2s_1523" class="t s5_1523">11-24 </span>
<span id="t2t_1523" class="t s3_1523">CR8 usage</span><span id="t2u_1523" class="t s4_1523">, </span><span id="t2v_1523" class="t s5_1523">11-32 </span>
<span id="t2w_1523" class="t s3_1523">current-count register</span><span id="t2x_1523" class="t s4_1523">, </span><span id="t2y_1523" class="t s5_1523">11-16 </span>
<span id="t2z_1523" class="t s3_1523">description of</span><span id="t30_1523" class="t s4_1523">, </span><span id="t31_1523" class="t s5_1523">11-1 </span>
<span id="t32_1523" class="t s3_1523">detecting with CPUID</span><span id="t33_1523" class="t s4_1523">, </span><span id="t34_1523" class="t s5_1523">11-7 </span>
<span id="t35_1523" class="t s3_1523">DFR (destination format register)</span><span id="t36_1523" class="t s4_1523">, </span><span id="t37_1523" class="t s5_1523">11-24 </span>
<span id="t38_1523" class="t s3_1523">divide configuration register</span><span id="t39_1523" class="t s4_1523">, </span><span id="t3a_1523" class="t s5_1523">11-17 </span>
<span id="t3b_1523" class="t s3_1523">enabling and disabling</span><span id="t3c_1523" class="t s4_1523">, </span><span id="t3d_1523" class="t s5_1523">11-7 </span>
<span id="t3e_1523" class="t s3_1523">external interrupts</span><span id="t3f_1523" class="t s4_1523">, </span><span id="t3g_1523" class="t s5_1523">6-2 </span>
<span id="t3h_1523" class="t s3_1523">features </span>
<span id="t3i_1523" class="t s1_1523">Pentium 4 and Intel Xeon</span><span id="t3j_1523" class="t s4_1523">, </span><span id="t3k_1523" class="t s5_1523">23-28 </span>
<span id="t3l_1523" class="t s1_1523">Pentium and P6</span><span id="t3m_1523" class="t s4_1523">, </span><span id="t3n_1523" class="t s5_1523">23-28 </span>
<span id="t3o_1523" class="t s3_1523">focus processor</span><span id="t3p_1523" class="t s4_1523">, </span><span id="t3q_1523" class="t s5_1523">11-26 </span>
<span id="t3r_1523" class="t s3_1523">global enable flag</span><span id="t3s_1523" class="t s4_1523">, </span><span id="t3t_1523" class="t s5_1523">11-8 </span>
<span id="t3u_1523" class="t s3_1523">IA32_APIC_BASE MSR</span><span id="t3v_1523" class="t s4_1523">, </span><span id="t3w_1523" class="t s5_1523">11-8 </span>
<span id="t3x_1523" class="t s3_1523">initial-count register</span><span id="t3y_1523" class="t s4_1523">, </span><span id="t3z_1523" class="t s5_1523">11-16 </span>
<span id="t40_1523" class="t s3_1523">internal error interrupts</span><span id="t41_1523" class="t s4_1523">, </span><span id="t42_1523" class="t s5_1523">11-1 </span>
<span id="t43_1523" class="t s3_1523">interrupt command register (ICR)</span><span id="t44_1523" class="t s4_1523">, </span><span id="t45_1523" class="t s5_1523">11-19 </span>
<span id="t46_1523" class="t s3_1523">interrupt destination</span><span id="t47_1523" class="t s4_1523">, </span><span id="t48_1523" class="t s5_1523">11-26 </span>
<span id="t49_1523" class="t s3_1523">interrupt distribution mechanism</span><span id="t4a_1523" class="t s4_1523">, </span><span id="t4b_1523" class="t s5_1523">11-25 </span>
<span id="t4c_1523" class="t s3_1523">interrupt sources</span><span id="t4d_1523" class="t s4_1523">, </span><span id="t4e_1523" class="t s5_1523">11-2 </span>
<span id="t4f_1523" class="t s3_1523">IRR (interrupt request register)</span><span id="t4g_1523" class="t s4_1523">, </span><span id="t4h_1523" class="t s5_1523">11-30 </span>
<span id="t4i_1523" class="t s3_1523">I/O APIC</span><span id="t4j_1523" class="t s4_1523">, </span><span id="t4k_1523" class="t s5_1523">11-1 </span>
<span id="t4l_1523" class="t s3_1523">local APIC and 82489DX</span><span id="t4m_1523" class="t s4_1523">, </span><span id="t4n_1523" class="t s5_1523">23-28 </span>
<span id="t4o_1523" class="t s3_1523">local APIC and I/O APIC</span><span id="t4p_1523" class="t s4_1523">, </span><span id="t4q_1523" class="t s5_1523">11-2</span><span id="t4r_1523" class="t s4_1523">, </span><span id="t4s_1523" class="t s5_1523">11-3 </span>
<span id="t4t_1523" class="t s3_1523">local vector table (LVT)</span><span id="t4u_1523" class="t s4_1523">, </span><span id="t4v_1523" class="t s5_1523">11-12 </span>
<span id="t4w_1523" class="t s3_1523">logical destination mode</span><span id="t4x_1523" class="t s4_1523">, </span><span id="t4y_1523" class="t s5_1523">11-23 </span>
<span id="t4z_1523" class="t s3_1523">LVT (local-APIC version register)</span><span id="t50_1523" class="t s4_1523">, </span><span id="t51_1523" class="t s5_1523">11-11 </span>
<span id="t52_1523" class="t s3_1523">mapping of resources</span><span id="t53_1523" class="t s4_1523">, </span><span id="t54_1523" class="t s5_1523">9-34 </span>
<span id="t55_1523" class="t s3_1523">MDA (message destination address)</span><span id="t56_1523" class="t s4_1523">, </span><span id="t57_1523" class="t s5_1523">11-23 </span>
<span id="t58_1523" class="t s3_1523">overview of</span><span id="t59_1523" class="t s4_1523">, </span><span id="t5a_1523" class="t s5_1523">11-1 </span>
<span id="t5b_1523" class="t s3_1523">performance-monitoring counter</span><span id="t5c_1523" class="t s4_1523">, </span><span id="t5d_1523" class="t s5_1523">20-136 </span>
<span id="t5e_1523" class="t s3_1523">physical destination mode</span><span id="t5f_1523" class="t s4_1523">, </span><span id="t5g_1523" class="t s5_1523">11-23 </span>
<span id="t5h_1523" class="t s3_1523">receiving external interrupts</span><span id="t5i_1523" class="t s4_1523">, </span><span id="t5j_1523" class="t s5_1523">6-2 </span>
<span id="t5k_1523" class="t s3_1523">register address map</span><span id="t5l_1523" class="t s4_1523">, </span><span id="t5m_1523" class="t s5_1523">11-6</span><span id="t5n_1523" class="t s4_1523">, </span><span id="t5o_1523" class="t s5_1523">11-38 </span>
<span id="t5p_1523" class="t s3_1523">shared resources</span><span id="t5q_1523" class="t s4_1523">, </span><span id="t5r_1523" class="t s5_1523">9-34 </span>
<span id="t5s_1523" class="t s3_1523">SMI interrupt</span><span id="t5t_1523" class="t s4_1523">, </span><span id="t5u_1523" class="t s5_1523">32-2 </span>
<span id="t5v_1523" class="t s3_1523">spurious interrupt</span><span id="t5w_1523" class="t s4_1523">, </span><span id="t5x_1523" class="t s5_1523">11-32 </span>
<span id="t5y_1523" class="t s3_1523">spurious-interrupt vector register</span><span id="t5z_1523" class="t s4_1523">, </span><span id="t60_1523" class="t s5_1523">11-8 </span>
<span id="t61_1523" class="t s3_1523">state after a software (INIT) reset</span><span id="t62_1523" class="t s4_1523">, </span><span id="t63_1523" class="t s5_1523">11-10 </span>
<span id="t64_1523" class="t s3_1523">state after INIT-deassert message</span><span id="t65_1523" class="t s4_1523">, </span><span id="t66_1523" class="t s5_1523">11-11 </span>
<span id="t67_1523" class="t s3_1523">state after power-up reset</span><span id="t68_1523" class="t s4_1523">, </span><span id="t69_1523" class="t s5_1523">11-10 </span>
<span id="t6a_1523" class="t s3_1523">state of</span><span id="t6b_1523" class="t s4_1523">, </span><span id="t6c_1523" class="t s5_1523">11-33 </span>
<span id="t6d_1523" class="t s3_1523">SVR (spurious-interrupt vector register)</span><span id="t6e_1523" class="t s4_1523">, </span><span id="t6f_1523" class="t s5_1523">11-8 </span>
<span id="t6g_1523" class="t s3_1523">timer</span><span id="t6h_1523" class="t s4_1523">, </span><span id="t6i_1523" class="t s5_1523">11-16 </span>
<span id="t6j_1523" class="t s3_1523">timer generated interrupts</span><span id="t6k_1523" class="t s4_1523">, </span><span id="t6l_1523" class="t s5_1523">11-1 </span>
<span id="t6m_1523" class="t s3_1523">TMR (trigger mode register)</span><span id="t6n_1523" class="t s4_1523">, </span><span id="t6o_1523" class="t s5_1523">11-30 </span>
<span id="t6p_1523" class="t s3_1523">valid interrupts</span><span id="t6q_1523" class="t s4_1523">, </span><span id="t6r_1523" class="t s5_1523">11-15 </span>
<span id="t6s_1523" class="t s3_1523">version register</span><span id="t6t_1523" class="t s4_1523">, </span><span id="t6u_1523" class="t s5_1523">11-11 </span>
<span id="t6v_1523" class="t s3_1523">Local descriptor table register (see LDTR) </span>
<span id="t6w_1523" class="t s3_1523">Local descriptor table (see LDT) </span>
<span id="t6x_1523" class="t s3_1523">Local vector table (LVT) </span>
<span id="t6y_1523" class="t s3_1523">description of</span><span id="t6z_1523" class="t s4_1523">, </span><span id="t70_1523" class="t s5_1523">11-12 </span>
<span id="t71_1523" class="t s3_1523">thermal entry</span><span id="t72_1523" class="t s4_1523">, </span><span id="t73_1523" class="t s5_1523">15-39 </span>
<span id="t74_1523" class="t s3_1523">Local x2APIC</span><span id="t75_1523" class="t s4_1523">, </span><span id="t76_1523" class="t s5_1523">11-31</span><span id="t77_1523" class="t s4_1523">, </span><span id="t78_1523" class="t s5_1523">11-41</span><span id="t79_1523" class="t s4_1523">, </span><span id="t7a_1523" class="t s5_1523">11-46 </span>
<span id="t7b_1523" class="t s3_1523">Local xAPIC ID</span><span id="t7c_1523" class="t s4_1523">, </span><span id="t7d_1523" class="t s5_1523">11-41 </span>
<span id="t7e_1523" class="t s3_1523">LOCK prefix</span><span id="t7f_1523" class="t s4_1523">, </span><span id="t7g_1523" class="t s5_1523">2-26</span><span id="t7h_1523" class="t s4_1523">, </span><span id="t7i_1523" class="t s5_1523">6-31</span><span id="t7j_1523" class="t s4_1523">, </span><span id="t7k_1523" class="t s5_1523">9-1</span><span id="t7l_1523" class="t s4_1523">, </span><span id="t7m_1523" class="t s5_1523">9-3</span><span id="t7n_1523" class="t s4_1523">, </span><span id="t7o_1523" class="t s5_1523">9-4</span><span id="t7p_1523" class="t s4_1523">, </span><span id="t7q_1523" class="t s5_1523">9-16</span><span id="t7r_1523" class="t s4_1523">, </span><span id="t7s_1523" class="t s5_1523">23-35 </span>
<span id="t7t_1523" class="t s3_1523">Locked (atomic) operations </span>
<span id="t7u_1523" class="t s3_1523">automatic bus locking</span><span id="t7v_1523" class="t s4_1523">, </span><span id="t7w_1523" class="t s5_1523">9-3 </span>
<span id="t7x_1523" class="t s3_1523">bus locking</span><span id="t7y_1523" class="t s4_1523">, </span><span id="t7z_1523" class="t s5_1523">9-3 </span>
<span id="t80_1523" class="t s3_1523">effects on caches</span><span id="t81_1523" class="t s4_1523">, </span><span id="t82_1523" class="t s5_1523">9-6 </span>
<span id="t83_1523" class="t s3_1523">loading a segment descriptor</span><span id="t84_1523" class="t s4_1523">, </span><span id="t85_1523" class="t s5_1523">23-20 </span>
<span id="t86_1523" class="t s3_1523">on IA-32 processors</span><span id="t87_1523" class="t s4_1523">, </span><span id="t88_1523" class="t s5_1523">23-35 </span>
<span id="t89_1523" class="t s3_1523">overview of</span><span id="t8a_1523" class="t s4_1523">, </span><span id="t8b_1523" class="t s5_1523">9-1 </span>
<span id="t8c_1523" class="t s3_1523">software-controlled bus locking</span><span id="t8d_1523" class="t s4_1523">, </span><span id="t8e_1523" class="t s5_1523">9-4 </span>
<span id="t8f_1523" class="t s3_1523">LOCK# signal</span><span id="t8g_1523" class="t s4_1523">, </span><span id="t8h_1523" class="t s5_1523">2-26</span><span id="t8i_1523" class="t s4_1523">, </span><span id="t8j_1523" class="t s5_1523">9-1</span><span id="t8k_1523" class="t s4_1523">, </span><span id="t8l_1523" class="t s5_1523">9-3</span><span id="t8m_1523" class="t s4_1523">, </span><span id="t8n_1523" class="t s5_1523">9-4</span><span id="t8o_1523" class="t s4_1523">, </span><span id="t8p_1523" class="t s5_1523">9-6 </span>
<span id="t8q_1523" class="t s3_1523">Logical address </span>
<span id="t8r_1523" class="t s3_1523">description of</span><span id="t8s_1523" class="t s4_1523">, </span><span id="t8t_1523" class="t s5_1523">3-6 </span>
<span id="t8u_1523" class="t s3_1523">IA-32e mode</span><span id="t8v_1523" class="t s4_1523">, </span><span id="t8w_1523" class="t s5_1523">3-7 </span>
<span id="t8x_1523" class="t s3_1523">Logical address space, of task</span><span id="t8y_1523" class="t s4_1523">, </span><span id="t8z_1523" class="t s5_1523">8-18 </span>
<span id="t90_1523" class="t s3_1523">Logical destination mode, local APIC</span><span id="t91_1523" class="t s4_1523">, </span><span id="t92_1523" class="t s5_1523">11-23 </span>
<span id="t93_1523" class="t s3_1523">Logical processors </span>
<span id="t94_1523" class="t s3_1523">per physical package</span><span id="t95_1523" class="t s4_1523">, </span><span id="t96_1523" class="t s5_1523">9-25 </span>
<span id="t97_1523" class="t s3_1523">Logical x2APIC ID</span><span id="t98_1523" class="t s4_1523">, </span><span id="t99_1523" class="t s5_1523">11-46 </span>
<span id="t9a_1523" class="t s3_1523">low-temperature interrupt enable bit</span><span id="t9b_1523" class="t s4_1523">, </span><span id="t9c_1523" class="t s5_1523">15-44</span><span id="t9d_1523" class="t s4_1523">, </span><span id="t9e_1523" class="t s5_1523">15-47 </span>
<span id="t9f_1523" class="t s3_1523">LSL instruction</span><span id="t9g_1523" class="t s4_1523">, </span><span id="t9h_1523" class="t s5_1523">2-25</span><span id="t9i_1523" class="t s4_1523">, </span><span id="t9j_1523" class="t s5_1523">5-25 </span>
<span id="t9k_1523" class="t s3_1523">LSS instruction</span><span id="t9l_1523" class="t s4_1523">, </span><span id="t9m_1523" class="t s5_1523">3-8</span><span id="t9n_1523" class="t s4_1523">, </span><span id="t9o_1523" class="t s5_1523">5-8 </span>
<span id="t9p_1523" class="t s3_1523">LTR instruction</span><span id="t9q_1523" class="t s4_1523">, </span><span id="t9r_1523" class="t s5_1523">2-24</span><span id="t9s_1523" class="t s4_1523">, </span><span id="t9t_1523" class="t s5_1523">5-24</span><span id="t9u_1523" class="t s4_1523">, </span><span id="t9v_1523" class="t s5_1523">8-7</span><span id="t9w_1523" class="t s4_1523">, </span><span id="t9x_1523" class="t s5_1523">9-18</span><span id="t9y_1523" class="t s4_1523">, </span><span id="t9z_1523" class="t s5_1523">10-11 </span>
<span id="ta0_1523" class="t s3_1523">LVT (see Local vector table) </span>
<span id="ta1_1523" class="t s6_1523">M </span>
<span id="ta2_1523" class="t s3_1523">Machine-check architecture </span>
<span id="ta3_1523" class="t s3_1523">availability of MCA and exception</span><span id="ta4_1523" class="t s4_1523">, </span><span id="ta5_1523" class="t s5_1523">16-19 </span>
<span id="ta6_1523" class="t s3_1523">compatibility with Pentium processor</span><span id="ta7_1523" class="t s4_1523">, </span><span id="ta8_1523" class="t s5_1523">16-1 </span>
<span id="ta9_1523" class="t s3_1523">compound error codes</span><span id="taa_1523" class="t s4_1523">, </span><span id="tab_1523" class="t s5_1523">16-21 </span>
<span id="tac_1523" class="t s3_1523">CPUID flags</span><span id="tad_1523" class="t s4_1523">, </span><span id="tae_1523" class="t s5_1523">16-19 </span>
<span id="taf_1523" class="t s3_1523">error codes</span><span id="tag_1523" class="t s4_1523">, </span><span id="tah_1523" class="t s5_1523">16-20</span><span id="tai_1523" class="t s4_1523">, </span><span id="taj_1523" class="t s5_1523">16-21 </span>
<span id="tak_1523" class="t s3_1523">error-reporting bank registers</span><span id="tal_1523" class="t s4_1523">, </span><span id="tam_1523" class="t s5_1523">16-2 </span>
<span id="tan_1523" class="t s3_1523">error-reporting MSRs</span><span id="tao_1523" class="t s4_1523">, </span><span id="tap_1523" class="t s5_1523">16-5 </span>
<span id="taq_1523" class="t s3_1523">extended machine check state MSRs</span><span id="tar_1523" class="t s4_1523">, </span><span id="tas_1523" class="t s5_1523">16-12 </span>
<span id="tat_1523" class="t s3_1523">external bus errors</span><span id="tau_1523" class="t s4_1523">, </span><span id="tav_1523" class="t s5_1523">16-27 </span>
<span id="taw_1523" class="t s3_1523">first introduced</span><span id="tax_1523" class="t s4_1523">, </span><span id="tay_1523" class="t s5_1523">23-22 </span>
<span id="taz_1523" class="t s3_1523">global MSRs</span><span id="tb0_1523" class="t s4_1523">, </span><span id="tb1_1523" class="t s5_1523">16-2 </span>
<span id="tb2_1523" class="t s3_1523">initialization of</span><span id="tb3_1523" class="t s4_1523">, </span><span id="tb4_1523" class="t s5_1523">16-19 </span>
<span id="tb5_1523" class="t s3_1523">introduction of in IA-32 processors</span><span id="tb6_1523" class="t s4_1523">, </span><span id="tb7_1523" class="t s5_1523">23-36 </span>
<span id="tb8_1523" class="t s3_1523">logging correctable errors</span><span id="tb9_1523" class="t s4_1523">, </span><span id="tba_1523" class="t s5_1523">16-29</span><span id="tbb_1523" class="t s4_1523">, </span><span id="tbc_1523" class="t s5_1523">16-31</span><span id="tbd_1523" class="t s4_1523">, </span><span id="tbe_1523" class="t s5_1523">16-35 </span>
<span id="tbf_1523" class="t s3_1523">machine-check exception handler</span><span id="tbg_1523" class="t s4_1523">, </span><span id="tbh_1523" class="t s5_1523">16-28 </span>
<span id="tbi_1523" class="t s3_1523">machine-check exception (#MC)</span><span id="tbj_1523" class="t s4_1523">, </span><span id="tbk_1523" class="t s5_1523">16-1 </span>
<span id="tbl_1523" class="t s3_1523">MSRs</span><span id="tbm_1523" class="t s4_1523">, </span><span id="tbn_1523" class="t s5_1523">16-2 </span>
<span id="tbo_1523" class="t s3_1523">overview of MCA</span><span id="tbp_1523" class="t s4_1523">, </span><span id="tbq_1523" class="t s5_1523">16-1 </span>
<span id="tbr_1523" class="t s3_1523">Pentium processor exception handling</span><span id="tbs_1523" class="t s4_1523">, </span><span id="tbt_1523" class="t s5_1523">16-29 </span>
<span id="tbu_1523" class="t s3_1523">Pentium processor style error reporting</span><span id="tbv_1523" class="t s4_1523">, </span><span id="tbw_1523" class="t s5_1523">16-13 </span>
<span id="tbx_1523" class="t s3_1523">simple error codes</span><span id="tby_1523" class="t s4_1523">, </span><span id="tbz_1523" class="t s5_1523">16-20 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
