// Seed: 1566865289
module module_0 ();
endmodule
module module_1 (
    output tri0 id_0
);
  assign id_0 = -1 * 1;
  module_0 modCall_1 ();
  logic id_2;
endmodule
module module_2;
  logic id_1;
  ;
  module_0 modCall_1 ();
endmodule
program module_3 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  parameter id_3 = 1;
  module_0 modCall_1 ();
  wire [-1 : -1] id_4;
endprogram
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = id_3;
endmodule
