{"vcs1":{"timestamp_begin":1703700377.275954718, "rt":0.74, "ut":0.25, "st":0.17}}
{"vcselab":{"timestamp_begin":1703700378.097786266, "rt":0.72, "ut":0.31, "st":0.11}}
{"link":{"timestamp_begin":1703700378.878747203, "rt":0.23, "ut":0.16, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1703700376.834144357}
{"VCS_COMP_START_TIME": 1703700376.834144357}
{"VCS_COMP_END_TIME": 1703700380.779714168}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/epu/cavlc_test/./src"}
{"vcs1": {"peak_mem": 338296}}
{"vcselab": {"peak_mem": 210720}}
