Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Jul  4 22:52:22 2018
| Host         : AC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_X_CLIP_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_X_CLIP_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_Y_CLIP_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_Y_CLIP_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_Y_CLIP_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_Y_CLIP_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_Y_CLIP_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_Y_CLIP_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_Y_CLIP_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_Y_CLIP_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: accel/Accel_Calculation/ACCEL_Y_CLIP_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: logo_counter_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: speedcounter_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: speedcounter_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: speedcounter_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: speedcounter_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: speedcounter_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: speedcounter_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: speedcounter_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[29]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[30]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[31]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: sync/hc_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sync/vc_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[10]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[11]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[12]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[13]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[14]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[15]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[16]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[17]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[18]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sync/vc_reg[1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[20]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[21]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[22]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[23]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[24]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[25]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[26]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[27]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[28]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sync/vc_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[30]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sync/vc_reg[3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[6]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[7]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[8]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: sync/vc_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: xspeed_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: xspeed_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: xspeed_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: yspeed_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: yspeed_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: yspeed_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 179 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.238        0.000                      0                 1912       -0.004       -0.004                      1                 1912        3.000        0.000                       0                   670  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                         ------------       ----------      --------------
sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk25M_clk_wiz_0_0                 {0.000 20.000}     40.000          25.000          
  clkfbout_clk25M_clk_wiz_0_0                 {0.000 5.000}      10.000          100.000         
sys_clk_pin                                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk25M_clk_wiz_0_0                      30.393        0.000                      0                  176        0.293        0.000                      0                  176       19.500        0.000                       0                    67  
  clkfbout_clk25M_clk_wiz_0_0                                                                                                                                                                   7.845        0.000                       0                     3  
sys_clk_pin                                         0.238        0.000                      0                 1736        0.106        0.000                      0                 1736        4.020        0.000                       0                   599  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk25M_clk_wiz_0_0  sys_clk_pin                        2.996        0.000                      0                   49       -0.004       -0.004                      1                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
  To Clock:  sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk25M_clk_wiz_0_0
  To Clock:  clk_out1_clk25M_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.393ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr0/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@40.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.147ns  (logic 2.450ns (26.784%)  route 6.697ns (73.216%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          2.884     4.958    sync/x[9]
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.082 r  sync/hc1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.082    sync/hc1_carry__0_i_5_n_2
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.595 r  sync/hc1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    sync/hc1_carry__0_n_2
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.712 r  sync/hc1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.712    sync/hc1_carry__1_n_2
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.829 r  sync/hc1_carry__2/CO[3]
                         net (fo=34, routed)          2.260     8.089    sync/hc1
    SLICE_X61Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.213 r  sync/addr0_i_47/O
                         net (fo=1, routed)           0.000     8.213    sync/addr0_i_47_n_2
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.614 r  sync/addr0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.614    sync/addr0_i_10_n_2
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  sync/addr0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.728    sync/addr0_i_9_n_2
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  sync/addr0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.842    sync/addr0_i_8_n_2
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  sync/addr0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.956    sync/addr0_i_7_n_2
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.212 r  sync/addr0_i_6/O[2]
                         net (fo=31, routed)          1.553    10.766    sync_n_3
    DSP48_X1Y26          DSP48E1                                      r  addr0/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683    41.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.585    41.588    clk25
    DSP48_X1Y26          DSP48E1                                      r  addr0/CLK
                         clock pessimism              0.079    41.667    
                         clock uncertainty           -0.098    41.569    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_C[20])
                                                     -0.411    41.158    addr0
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                         -10.766    
  -------------------------------------------------------------------
                         slack                                 30.393    

Slack (MET) :             30.566ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr0/C[37]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@40.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 2.450ns (27.302%)  route 6.524ns (72.698%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          2.884     4.958    sync/x[9]
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.082 r  sync/hc1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.082    sync/hc1_carry__0_i_5_n_2
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.595 r  sync/hc1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    sync/hc1_carry__0_n_2
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.712 r  sync/hc1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.712    sync/hc1_carry__1_n_2
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.829 r  sync/hc1_carry__2/CO[3]
                         net (fo=34, routed)          2.260     8.089    sync/hc1
    SLICE_X61Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.213 r  sync/addr0_i_47/O
                         net (fo=1, routed)           0.000     8.213    sync/addr0_i_47_n_2
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.614 r  sync/addr0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.614    sync/addr0_i_10_n_2
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  sync/addr0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.728    sync/addr0_i_9_n_2
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  sync/addr0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.842    sync/addr0_i_8_n_2
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  sync/addr0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.956    sync/addr0_i_7_n_2
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.212 r  sync/addr0_i_6/O[2]
                         net (fo=31, routed)          1.380    10.592    sync_n_3
    DSP48_X1Y26          DSP48E1                                      r  addr0/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683    41.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.585    41.588    clk25
    DSP48_X1Y26          DSP48E1                                      r  addr0/CLK
                         clock pessimism              0.079    41.667    
                         clock uncertainty           -0.098    41.569    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_C[37])
                                                     -0.411    41.158    addr0
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                 30.566    

Slack (MET) :             30.582ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr0/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@40.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 2.450ns (27.351%)  route 6.508ns (72.649%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          2.884     4.958    sync/x[9]
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.082 r  sync/hc1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.082    sync/hc1_carry__0_i_5_n_2
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.595 r  sync/hc1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    sync/hc1_carry__0_n_2
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.712 r  sync/hc1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.712    sync/hc1_carry__1_n_2
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.829 r  sync/hc1_carry__2/CO[3]
                         net (fo=34, routed)          2.260     8.089    sync/hc1
    SLICE_X61Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.213 r  sync/addr0_i_47/O
                         net (fo=1, routed)           0.000     8.213    sync/addr0_i_47_n_2
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.614 r  sync/addr0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.614    sync/addr0_i_10_n_2
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  sync/addr0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.728    sync/addr0_i_9_n_2
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  sync/addr0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.842    sync/addr0_i_8_n_2
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  sync/addr0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.956    sync/addr0_i_7_n_2
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.212 r  sync/addr0_i_6/O[2]
                         net (fo=31, routed)          1.364    10.576    sync_n_3
    DSP48_X1Y26          DSP48E1                                      r  addr0/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683    41.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.585    41.588    clk25
    DSP48_X1Y26          DSP48E1                                      r  addr0/CLK
                         clock pessimism              0.079    41.667    
                         clock uncertainty           -0.098    41.569    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -0.411    41.158    addr0
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                 30.582    

Slack (MET) :             30.582ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr0/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@40.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 2.450ns (27.351%)  route 6.508ns (72.649%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          2.884     4.958    sync/x[9]
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.082 r  sync/hc1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.082    sync/hc1_carry__0_i_5_n_2
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.595 r  sync/hc1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    sync/hc1_carry__0_n_2
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.712 r  sync/hc1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.712    sync/hc1_carry__1_n_2
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.829 r  sync/hc1_carry__2/CO[3]
                         net (fo=34, routed)          2.260     8.089    sync/hc1
    SLICE_X61Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.213 r  sync/addr0_i_47/O
                         net (fo=1, routed)           0.000     8.213    sync/addr0_i_47_n_2
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.614 r  sync/addr0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.614    sync/addr0_i_10_n_2
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  sync/addr0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.728    sync/addr0_i_9_n_2
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  sync/addr0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.842    sync/addr0_i_8_n_2
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  sync/addr0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.956    sync/addr0_i_7_n_2
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.212 r  sync/addr0_i_6/O[2]
                         net (fo=31, routed)          1.364    10.576    sync_n_3
    DSP48_X1Y26          DSP48E1                                      r  addr0/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683    41.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.585    41.588    clk25
    DSP48_X1Y26          DSP48E1                                      r  addr0/CLK
                         clock pessimism              0.079    41.667    
                         clock uncertainty           -0.098    41.569    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_C[40])
                                                     -0.411    41.158    addr0
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                 30.582    

Slack (MET) :             30.583ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr0/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@40.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 2.450ns (27.353%)  route 6.507ns (72.647%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          2.884     4.958    sync/x[9]
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.082 r  sync/hc1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.082    sync/hc1_carry__0_i_5_n_2
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.595 r  sync/hc1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    sync/hc1_carry__0_n_2
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.712 r  sync/hc1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.712    sync/hc1_carry__1_n_2
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.829 r  sync/hc1_carry__2/CO[3]
                         net (fo=34, routed)          2.260     8.089    sync/hc1
    SLICE_X61Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.213 r  sync/addr0_i_47/O
                         net (fo=1, routed)           0.000     8.213    sync/addr0_i_47_n_2
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.614 r  sync/addr0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.614    sync/addr0_i_10_n_2
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  sync/addr0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.728    sync/addr0_i_9_n_2
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  sync/addr0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.842    sync/addr0_i_8_n_2
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  sync/addr0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.956    sync/addr0_i_7_n_2
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.212 r  sync/addr0_i_6/O[2]
                         net (fo=31, routed)          1.363    10.575    sync_n_3
    DSP48_X1Y26          DSP48E1                                      r  addr0/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683    41.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.585    41.588    clk25
    DSP48_X1Y26          DSP48E1                                      r  addr0/CLK
                         clock pessimism              0.079    41.667    
                         clock uncertainty           -0.098    41.569    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -0.411    41.158    addr0
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                 30.583    

Slack (MET) :             30.583ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr0/C[41]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@40.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 2.450ns (27.353%)  route 6.507ns (72.647%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          2.884     4.958    sync/x[9]
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.082 r  sync/hc1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.082    sync/hc1_carry__0_i_5_n_2
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.595 r  sync/hc1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    sync/hc1_carry__0_n_2
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.712 r  sync/hc1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.712    sync/hc1_carry__1_n_2
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.829 r  sync/hc1_carry__2/CO[3]
                         net (fo=34, routed)          2.260     8.089    sync/hc1
    SLICE_X61Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.213 r  sync/addr0_i_47/O
                         net (fo=1, routed)           0.000     8.213    sync/addr0_i_47_n_2
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.614 r  sync/addr0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.614    sync/addr0_i_10_n_2
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  sync/addr0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.728    sync/addr0_i_9_n_2
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  sync/addr0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.842    sync/addr0_i_8_n_2
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  sync/addr0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.956    sync/addr0_i_7_n_2
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.212 r  sync/addr0_i_6/O[2]
                         net (fo=31, routed)          1.363    10.575    sync_n_3
    DSP48_X1Y26          DSP48E1                                      r  addr0/C[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683    41.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.585    41.588    clk25
    DSP48_X1Y26          DSP48E1                                      r  addr0/CLK
                         clock pessimism              0.079    41.667    
                         clock uncertainty           -0.098    41.569    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_C[41])
                                                     -0.411    41.158    addr0
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                 30.583    

Slack (MET) :             30.583ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr0/C[43]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@40.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 2.450ns (27.353%)  route 6.507ns (72.647%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          2.884     4.958    sync/x[9]
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.082 r  sync/hc1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.082    sync/hc1_carry__0_i_5_n_2
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.595 r  sync/hc1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    sync/hc1_carry__0_n_2
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.712 r  sync/hc1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.712    sync/hc1_carry__1_n_2
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.829 r  sync/hc1_carry__2/CO[3]
                         net (fo=34, routed)          2.260     8.089    sync/hc1
    SLICE_X61Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.213 r  sync/addr0_i_47/O
                         net (fo=1, routed)           0.000     8.213    sync/addr0_i_47_n_2
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.614 r  sync/addr0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.614    sync/addr0_i_10_n_2
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  sync/addr0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.728    sync/addr0_i_9_n_2
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  sync/addr0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.842    sync/addr0_i_8_n_2
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  sync/addr0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.956    sync/addr0_i_7_n_2
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.212 r  sync/addr0_i_6/O[2]
                         net (fo=31, routed)          1.363    10.575    sync_n_3
    DSP48_X1Y26          DSP48E1                                      r  addr0/C[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683    41.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.585    41.588    clk25
    DSP48_X1Y26          DSP48E1                                      r  addr0/CLK
                         clock pessimism              0.079    41.667    
                         clock uncertainty           -0.098    41.569    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_C[43])
                                                     -0.411    41.158    addr0
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                 30.583    

Slack (MET) :             30.601ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr0/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@40.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 2.450ns (27.408%)  route 6.489ns (72.592%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          2.884     4.958    sync/x[9]
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.082 r  sync/hc1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.082    sync/hc1_carry__0_i_5_n_2
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.595 r  sync/hc1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    sync/hc1_carry__0_n_2
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.712 r  sync/hc1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.712    sync/hc1_carry__1_n_2
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.829 r  sync/hc1_carry__2/CO[3]
                         net (fo=34, routed)          2.260     8.089    sync/hc1
    SLICE_X61Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.213 r  sync/addr0_i_47/O
                         net (fo=1, routed)           0.000     8.213    sync/addr0_i_47_n_2
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.614 r  sync/addr0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.614    sync/addr0_i_10_n_2
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  sync/addr0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.728    sync/addr0_i_9_n_2
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  sync/addr0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.842    sync/addr0_i_8_n_2
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  sync/addr0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.956    sync/addr0_i_7_n_2
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.212 r  sync/addr0_i_6/O[2]
                         net (fo=31, routed)          1.345    10.557    sync_n_3
    DSP48_X1Y26          DSP48E1                                      r  addr0/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683    41.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.585    41.588    clk25
    DSP48_X1Y26          DSP48E1                                      r  addr0/CLK
                         clock pessimism              0.079    41.667    
                         clock uncertainty           -0.098    41.569    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -0.411    41.158    addr0
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 30.601    

Slack (MET) :             30.601ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr0/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@40.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.939ns  (logic 2.450ns (27.408%)  route 6.489ns (72.592%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          2.884     4.958    sync/x[9]
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.082 r  sync/hc1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.082    sync/hc1_carry__0_i_5_n_2
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.595 r  sync/hc1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    sync/hc1_carry__0_n_2
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.712 r  sync/hc1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.712    sync/hc1_carry__1_n_2
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.829 r  sync/hc1_carry__2/CO[3]
                         net (fo=34, routed)          2.260     8.089    sync/hc1
    SLICE_X61Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.213 r  sync/addr0_i_47/O
                         net (fo=1, routed)           0.000     8.213    sync/addr0_i_47_n_2
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.614 r  sync/addr0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.614    sync/addr0_i_10_n_2
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  sync/addr0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.728    sync/addr0_i_9_n_2
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  sync/addr0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.842    sync/addr0_i_8_n_2
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  sync/addr0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.956    sync/addr0_i_7_n_2
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.212 r  sync/addr0_i_6/O[2]
                         net (fo=31, routed)          1.345    10.557    sync_n_3
    DSP48_X1Y26          DSP48E1                                      r  addr0/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683    41.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.585    41.588    clk25
    DSP48_X1Y26          DSP48E1                                      r  addr0/CLK
                         clock pessimism              0.079    41.667    
                         clock uncertainty           -0.098    41.569    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_C[42])
                                                     -0.411    41.158    addr0
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                         -10.557    
  -------------------------------------------------------------------
                         slack                                 30.601    

Slack (MET) :             30.741ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addr0/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@40.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 2.450ns (27.845%)  route 6.349ns (72.155%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 41.588 - 40.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          2.884     4.958    sync/x[9]
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.124     5.082 r  sync/hc1_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.082    sync/hc1_carry__0_i_5_n_2
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.595 r  sync/hc1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.595    sync/hc1_carry__0_n_2
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.712 r  sync/hc1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.712    sync/hc1_carry__1_n_2
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.829 r  sync/hc1_carry__2/CO[3]
                         net (fo=34, routed)          2.260     8.089    sync/hc1
    SLICE_X61Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.213 r  sync/addr0_i_47/O
                         net (fo=1, routed)           0.000     8.213    sync/addr0_i_47_n_2
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.614 r  sync/addr0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.614    sync/addr0_i_10_n_2
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.728 r  sync/addr0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.728    sync/addr0_i_9_n_2
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.842 r  sync/addr0_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.842    sync/addr0_i_8_n_2
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  sync/addr0_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.956    sync/addr0_i_7_n_2
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.212 r  sync/addr0_i_6/O[2]
                         net (fo=31, routed)          1.205    10.417    sync_n_3
    DSP48_X1Y26          DSP48E1                                      r  addr0/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683    41.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.585    41.588    clk25
    DSP48_X1Y26          DSP48E1                                      r  addr0/CLK
                         clock pessimism              0.079    41.667    
                         clock uncertainty           -0.098    41.569    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_C[27])
                                                     -0.411    41.158    addr0
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                 30.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 sync/hend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    sync/clk_out1_0
    SLICE_X64Y73         FDRE                                         r  sync/hend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  sync/hend_reg/Q
                         net (fo=33, routed)          0.128     0.824    sync/hend
    SLICE_X64Y72         FDRE                                         r  sync/vc_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.898     0.898    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825     0.827    sync/clk_out1_0
    SLICE_X64Y72         FDRE                                         r  sync/vc_reg[28]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X64Y72         FDRE (Hold_fdre_C_CE)       -0.039     0.532    sync/vc_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 sync/hend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    sync/clk_out1_0
    SLICE_X64Y73         FDRE                                         r  sync/hend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  sync/hend_reg/Q
                         net (fo=33, routed)          0.128     0.824    sync/hend
    SLICE_X64Y72         FDRE                                         r  sync/vc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.898     0.898    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825     0.827    sync/clk_out1_0
    SLICE_X64Y72         FDRE                                         r  sync/vc_reg[29]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X64Y72         FDRE (Hold_fdre_C_CE)       -0.039     0.532    sync/vc_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 sync/hend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    sync/clk_out1_0
    SLICE_X64Y73         FDRE                                         r  sync/hend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  sync/hend_reg/Q
                         net (fo=33, routed)          0.128     0.824    sync/hend
    SLICE_X64Y72         FDRE                                         r  sync/vc_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.898     0.898    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825     0.827    sync/clk_out1_0
    SLICE_X64Y72         FDRE                                         r  sync/vc_reg[30]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X64Y72         FDRE (Hold_fdre_C_CE)       -0.039     0.532    sync/vc_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 sync/hend_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.554     0.556    sync/clk_out1_0
    SLICE_X64Y73         FDRE                                         r  sync/hend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  sync/hend_reg/Q
                         net (fo=33, routed)          0.128     0.824    sync/hend
    SLICE_X64Y72         FDRE                                         r  sync/vc_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.898     0.898    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825     0.827    sync/clk_out1_0
    SLICE_X64Y72         FDRE                                         r  sync/vc_reg[31]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X64Y72         FDRE (Hold_fdre_C_CE)       -0.039     0.532    sync/vc_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 sync/vc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556     0.558    sync/clk_out1_0
    SLICE_X64Y72         FDRE                                         r  sync/vc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  sync/vc_reg[31]/Q
                         net (fo=13, routed)          0.173     0.872    sync/y__0[31]
    SLICE_X64Y72         LUT2 (Prop_lut2_I1_O)        0.045     0.917 r  sync/vc[28]_i_2/O
                         net (fo=1, routed)           0.000     0.917    sync/vc[28]_i_2_n_2
    SLICE_X64Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.980 r  sync/vc_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.980    sync/vc_reg[28]_i_1_n_6
    SLICE_X64Y72         FDRE                                         r  sync/vc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.898     0.898    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.825     0.827    sync/clk_out1_0
    SLICE_X64Y72         FDRE                                         r  sync/vc_reg[31]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.105     0.663    sync/vc_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 sync/vc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.556     0.558    sync/clk_out1_0
    SLICE_X64Y71         FDRE                                         r  sync/vc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  sync/vc_reg[27]/Q
                         net (fo=10, routed)          0.173     0.872    sync/y__0[27]
    SLICE_X64Y71         LUT2 (Prop_lut2_I1_O)        0.045     0.917 r  sync/vc[24]_i_2/O
                         net (fo=1, routed)           0.000     0.917    sync/vc[24]_i_2_n_2
    SLICE_X64Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.980 r  sync/vc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.980    sync/vc_reg[24]_i_1_n_6
    SLICE_X64Y71         FDRE                                         r  sync/vc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.898     0.898    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.826     0.828    sync/clk_out1_0
    SLICE_X64Y71         FDRE                                         r  sync/vc_reg[27]/C
                         clock pessimism             -0.270     0.558    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.105     0.663    sync/vc_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 sync/vc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.558     0.560    sync/clk_out1_0
    SLICE_X64Y69         FDRE                                         r  sync/vc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  sync/vc_reg[19]/Q
                         net (fo=10, routed)          0.173     0.874    sync/y__0[19]
    SLICE_X64Y69         LUT2 (Prop_lut2_I1_O)        0.045     0.919 r  sync/addr0_i_11/O
                         net (fo=1, routed)           0.000     0.919    sync/addr0_i_11_n_2
    SLICE_X64Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.982 r  sync/addr0_i_1/O[3]
                         net (fo=1, routed)           0.000     0.982    sync/addr0_i_1_n_6
    SLICE_X64Y69         FDRE                                         r  sync/vc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.898     0.898    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.828     0.830    sync/clk_out1_0
    SLICE_X64Y69         FDRE                                         r  sync/vc_reg[19]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.105     0.665    sync/vc_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 sync/hc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/hc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557     0.559    sync/clk_out1_0
    SLICE_X61Y68         FDRE                                         r  sync/hc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  sync/hc_reg[7]/Q
                         net (fo=12, routed)          0.170     0.870    sync/x[7]
    SLICE_X61Y68         LUT2 (Prop_lut2_I1_O)        0.045     0.915 r  sync/addr0_i_43/O
                         net (fo=1, routed)           0.000     0.915    sync/addr0_i_43_n_2
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.978 r  sync/addr0_i_9/O[3]
                         net (fo=2, routed)           0.000     0.978    sync/C[7]
    SLICE_X61Y68         FDRE                                         r  sync/hc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.898     0.898    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.826     0.828    sync/clk_out1_0
    SLICE_X61Y68         FDRE                                         r  sync/hc_reg[7]/C
                         clock pessimism             -0.269     0.559    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.102     0.661    sync/hc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 sync/vc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.560     0.562    sync/clk_out1_0
    SLICE_X64Y67         FDRE                                         r  sync/vc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  sync/vc_reg[11]/Q
                         net (fo=10, routed)          0.173     0.876    sync/y[11]
    SLICE_X64Y67         LUT2 (Prop_lut2_I1_O)        0.045     0.921 r  sync/addr0_i_19/O
                         net (fo=1, routed)           0.000     0.921    sync/addr0_i_19_n_2
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.984 r  sync/addr0_i_3/O[3]
                         net (fo=2, routed)           0.000     0.984    sync/A[11]
    SLICE_X64Y67         FDRE                                         r  sync/vc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.898     0.898    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.830     0.832    sync/clk_out1_0
    SLICE_X64Y67         FDRE                                         r  sync/vc_reg[11]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.102     0.664    sync/vc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 sync/vc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk25M_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.559     0.561    sync/clk_out1_0
    SLICE_X64Y68         FDRE                                         r  sync/vc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  sync/vc_reg[15]/Q
                         net (fo=10, routed)          0.173     0.875    sync/y[15]
    SLICE_X64Y68         LUT2 (Prop_lut2_I1_O)        0.045     0.920 r  sync/addr0_i_15/O
                         net (fo=1, routed)           0.000     0.920    sync/addr0_i_15_n_2
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.983 r  sync/addr0_i_2/O[3]
                         net (fo=2, routed)           0.000     0.983    sync/A[15]
    SLICE_X64Y68         FDRE                                         r  sync/vc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.898     0.898    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.829     0.831    sync/clk_out1_0
    SLICE_X64Y68         FDRE                                         r  sync/vc_reg[15]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.102     0.663    sync/vc_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk25M_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y67     sync/hc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y69     sync/hc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y69     sync/hc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y70     sync/hc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y70     sync/hc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y70     sync/hc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y70     sync/hc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y71     sync/hc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y71     sync/vc_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y71     sync/vc_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y71     sync/vc_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X64Y71     sync/vc_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y69     sync/hc_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y69     sync/hc_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y71     sync/hc_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y71     sync/hc_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y71     sync/hc_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y71     sync/hc_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y67     sync/hc_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y69     sync/hc_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y69     sync/hc_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y70     sync/hc_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y70     sync/hc_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y70     sync/hc_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y70     sync/hc_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y71     sync/hc_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y71     sync/hc_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y71     sync/hc_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk25M_clk_wiz_0_0
  To Clock:  clkfbout_clk25M_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk25M_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    sync/clk_div/clk25M_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 0.456ns (5.007%)  route 8.652ns (94.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.615     5.217    clk_IBUF_BUFG
    SLICE_X61Y102        FDRE                                         r  input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456     5.673 r  input_reg[6]/Q
                         net (fo=75, routed)          8.652    14.325    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/dinb[3]
    RAMB36_X0Y8          RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.733    15.156    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.180    15.336    
                         clock uncertainty           -0.035    15.300    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737    14.563    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -14.325    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 we_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 0.456ns (5.033%)  route 8.604ns (94.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.622     5.225    clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  we_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  we_b_reg[0]/Q
                         net (fo=208, routed)         8.604    14.285    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/web[0]
    RAMB18_X1Y54         RAMB18E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.532    14.954    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB18_X1Y54         RAMB18E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.180    15.134    
                         clock uncertainty           -0.035    15.099    
    RAMB18_X1Y54         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.567    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 we_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.026ns  (logic 0.456ns (5.052%)  route 8.570ns (94.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.622     5.225    clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  we_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  we_b_reg[0]/Q
                         net (fo=208, routed)         8.570    14.250    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/web[0]
    RAMB36_X1Y28         RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.536    14.958    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB36_X1Y28         RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.571    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -14.250    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 we_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 0.456ns (4.988%)  route 8.687ns (95.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.119ns = ( 15.119 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.622     5.225    clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  we_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  we_b_reg[0]/Q
                         net (fo=208, routed)         8.687    14.367    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/web[0]
    RAMB36_X1Y35         RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.697    15.119    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y35         RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.180    15.299    
                         clock uncertainty           -0.035    15.264    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.732    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -14.367    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.937ns  (logic 0.456ns (5.102%)  route 8.481ns (94.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 15.147 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.615     5.217    clk_IBUF_BUFG
    SLICE_X61Y102        FDRE                                         r  input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456     5.673 r  input_reg[6]/Q
                         net (fo=75, routed)          8.481    14.154    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/dinb[3]
    RAMB36_X0Y6          RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.724    15.147    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.180    15.327    
                         clock uncertainty           -0.035    15.291    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737    14.554    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.554    
                         arrival time                         -14.154    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 input_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.932ns  (logic 0.456ns (5.105%)  route 8.476ns (94.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 15.152 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.615     5.217    clk_IBUF_BUFG
    SLICE_X61Y102        FDRE                                         r  input_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDRE (Prop_fdre_C_Q)         0.456     5.673 r  input_reg[6]/Q
                         net (fo=75, routed)          8.476    14.149    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/dinb[3]
    RAMB36_X0Y7          RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.729    15.152    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.180    15.332    
                         clock uncertainty           -0.035    15.296    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737    14.559    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 we_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 0.456ns (5.135%)  route 8.424ns (94.865%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.622     5.225    clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  we_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  we_b_reg[0]/Q
                         net (fo=208, routed)         8.424    14.105    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/web[0]
    RAMB36_X1Y29         RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.537    14.959    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/clka
    RAMB36_X1Y29         RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.180    15.139    
                         clock uncertainty           -0.035    15.104    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.572    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -14.105    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 we_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 0.456ns (5.042%)  route 8.588ns (94.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.622     5.225    clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  we_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.456     5.681 r  we_b_reg[0]/Q
                         net (fo=208, routed)         8.588    14.269    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/web[0]
    RAMB36_X1Y30         RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.713    15.135    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clka
    RAMB36_X1Y30         RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.180    15.315    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.748    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -14.269    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.685ns  (logic 0.518ns (5.964%)  route 8.167ns (94.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.614     5.216    clk_IBUF_BUFG
    SLICE_X60Y105        FDRE                                         r  input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  input_reg[5]/Q
                         net (fo=75, routed)          8.167    13.902    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/dinb[2]
    RAMB36_X1Y5          RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.703    15.126    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.180    15.306    
                         clock uncertainty           -0.035    15.270    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                     -0.737    14.533    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -13.902    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 Logo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 3.957ns (47.763%)  route 4.328ns (52.237%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.480ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.878     5.480    Logo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  Logo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y35         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.352 r  Logo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.417    Logo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.842 f  Logo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.009    10.851    Logo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_1[0]
    SLICE_X65Y135        LUT6 (Prop_lut6_I5_O)        0.124    10.975 f  Logo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.975    Logo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X65Y135        MUXF7 (Prop_muxf7_I0_O)      0.238    11.213 f  Logo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.134    12.347    douta
    SLICE_X63Y111        LUT4 (Prop_lut4_I0_O)        0.298    12.645 r  red[3]_i_1/O
                         net (fo=12, routed)          1.119    13.765    red[3]_i_1_n_2
    SLICE_X62Y107        FDSE                                         r  blue_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.494    14.916    clk_IBUF_BUFG
    SLICE_X62Y107        FDSE                                         r  blue_reg[2]/C
                         clock pessimism              0.188    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X62Y107        FDSE (Setup_fdse_C_S)       -0.524    14.545    blue_reg[2]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 accel/ADXL_Control/Cmd_Reg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/ADXL_Control/Cmd_Reg_reg[1][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.564     1.483    accel/ADXL_Control/clk
    SLICE_X43Y86         FDRE                                         r  accel/ADXL_Control/Cmd_Reg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  accel/ADXL_Control/Cmd_Reg_reg[0][1]/Q
                         net (fo=1, routed)           0.054     1.678    accel/ADXL_Control/Cmd_Reg_reg[0]_5[1]
    SLICE_X42Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.723 r  accel/ADXL_Control/Cmd_Reg[1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.723    accel/ADXL_Control/Cmd_Reg[1][1]_i_1_n_2
    SLICE_X42Y86         FDSE                                         r  accel/ADXL_Control/Cmd_Reg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.833     1.998    accel/ADXL_Control/clk
    SLICE_X42Y86         FDSE                                         r  accel/ADXL_Control/Cmd_Reg_reg[1][1]/C
                         clock pessimism             -0.501     1.496    
    SLICE_X42Y86         FDSE (Hold_fdse_C_D)         0.121     1.617    accel/ADXL_Control/Cmd_Reg_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.164ns (31.751%)  route 0.353ns (68.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.560     1.479    clk_IBUF_BUFG
    SLICE_X60Y105        FDRE                                         r  input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y105        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  input_reg[5]/Q
                         net (fo=75, routed)          0.353     1.996    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/dinb[2]
    RAMB36_X1Y20         RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.876     2.041    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.562    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.858    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 accel/Accel_Calculation/ACCEL_X_SUM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.246ns (48.371%)  route 0.263ns (51.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.555     1.474    accel/Accel_Calculation/clk
    SLICE_X50Y78         FDRE                                         r  accel/Accel_Calculation/ACCEL_X_SUM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  accel/Accel_Calculation/ACCEL_X_SUM_reg[9]/Q
                         net (fo=6, routed)           0.263     1.885    accel/Accel_Calculation/ACCEL_X_SUM_SHIFTED[7]
    SLICE_X52Y77         LUT5 (Prop_lut5_I3_O)        0.098     1.983 r  accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_2/O
                         net (fo=1, routed)           0.000     1.983    accel/Accel_Calculation/ACCEL_X_CLIP[8]_i_2_n_2
    SLICE_X52Y77         FDRE                                         r  accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.821     1.986    accel/Accel_Calculation/clk
    SLICE_X52Y77         FDRE                                         r  accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X52Y77         FDRE (Hold_fdre_C_D)         0.107     1.842    accel/Accel_Calculation/ACCEL_X_CLIP_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 accel/Accel_Calculation/ACCEL_X_SUM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/Accel_Calculation/ACCEL_X_CLIP_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.247ns (47.611%)  route 0.272ns (52.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.555     1.474    accel/Accel_Calculation/clk
    SLICE_X50Y78         FDRE                                         r  accel/Accel_Calculation/ACCEL_X_SUM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  accel/Accel_Calculation/ACCEL_X_SUM_reg[9]/Q
                         net (fo=6, routed)           0.272     1.894    accel/Accel_Calculation/ACCEL_X_SUM_SHIFTED[7]
    SLICE_X52Y77         LUT5 (Prop_lut5_I3_O)        0.099     1.993 r  accel/Accel_Calculation/ACCEL_X_CLIP[6]_i_1/O
                         net (fo=1, routed)           0.000     1.993    accel/Accel_Calculation/ACCEL_X_CLIP[6]_i_1_n_2
    SLICE_X52Y77         FDRE                                         r  accel/Accel_Calculation/ACCEL_X_CLIP_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.821     1.986    accel/Accel_Calculation/clk
    SLICE_X52Y77         FDRE                                         r  accel/Accel_Calculation/ACCEL_X_CLIP_reg[6]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X52Y77         FDRE (Hold_fdre_C_D)         0.105     1.840    accel/Accel_Calculation/ACCEL_X_CLIP_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.164ns (30.747%)  route 0.369ns (69.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  input_reg[7]/Q
                         net (fo=75, routed)          0.369     2.018    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/dinb[4]
    RAMB36_X1Y19         RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.881     2.046    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.567    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.863    BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 accel/Accel_Calculation/ACCEL_X_SUM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.246ns (48.371%)  route 0.263ns (51.629%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.555     1.474    accel/Accel_Calculation/clk
    SLICE_X50Y78         FDRE                                         r  accel/Accel_Calculation/ACCEL_X_SUM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  accel/Accel_Calculation/ACCEL_X_SUM_reg[9]/Q
                         net (fo=6, routed)           0.263     1.885    accel/Accel_Calculation/ACCEL_X_SUM_SHIFTED[7]
    SLICE_X52Y77         LUT5 (Prop_lut5_I3_O)        0.098     1.983 r  accel/Accel_Calculation/ACCEL_X_CLIP[7]_i_1/O
                         net (fo=1, routed)           0.000     1.983    accel/Accel_Calculation/ACCEL_X_CLIP[7]_i_1_n_2
    SLICE_X52Y77         FDRE                                         r  accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.821     1.986    accel/Accel_Calculation/clk
    SLICE_X52Y77         FDRE                                         r  accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]/C
                         clock pessimism             -0.250     1.735    
    SLICE_X52Y77         FDRE (Hold_fdre_C_D)         0.092     1.827    accel/Accel_Calculation/ACCEL_X_CLIP_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 accel/ADXL_Control/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.562     1.481    accel/ADXL_Control/clk
    SLICE_X42Y82         FDRE                                         r  accel/ADXL_Control/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  accel/ADXL_Control/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.122     1.767    accel/ADXL_Control/Adxl_Data_Ready
    SLICE_X42Y81         SRL16E                                       r  accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.829     1.994    accel/ADXL_Control/clk
    SLICE_X42Y81         SRL16E                                       r  accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism             -0.499     1.494    
    SLICE_X42Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.611    accel/ADXL_Control/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 accel/ADXL_Control/Cmd_Reg_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/ADXL_Control/Cmd_Reg_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.564     1.483    accel/ADXL_Control/clk
    SLICE_X41Y85         FDRE                                         r  accel/ADXL_Control/Cmd_Reg_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  accel/ADXL_Control/Cmd_Reg_reg[1][5]/Q
                         net (fo=1, routed)           0.112     1.736    accel/ADXL_Control/Cmd_Reg_reg[1]_6[5]
    SLICE_X41Y86         FDRE                                         r  accel/ADXL_Control/Cmd_Reg_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.835     2.000    accel/ADXL_Control/clk
    SLICE_X41Y86         FDRE                                         r  accel/ADXL_Control/Cmd_Reg_reg[2][5]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X41Y86         FDRE (Hold_fdre_C_D)         0.075     1.573    accel/ADXL_Control/Cmd_Reg_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 accel/ADXL_Control/Data_Reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.183%)  route 0.171ns (54.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.561     1.480    accel/ADXL_Control/clk
    SLICE_X41Y81         FDRE                                         r  accel/ADXL_Control/Data_Reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  accel/ADXL_Control/Data_Reg_reg[0][7]/Q
                         net (fo=4, routed)           0.171     1.792    accel/ADXL_Control/Adxl_Conf_Err
    SLICE_X42Y81         SRL16E                                       r  accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.829     1.994    accel/ADXL_Control/clk
    SLICE_X42Y81         SRL16E                                       r  accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
                         clock pessimism             -0.479     1.514    
    SLICE_X42Y81         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.629    accel/ADXL_Control/Data_Reg_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 accel/ADXL_Control/SPI_Interface/Dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accel/ADXL_Control/Data_Reg_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.562     1.481    accel/ADXL_Control/SPI_Interface/clk
    SLICE_X39Y82         FDRE                                         r  accel/ADXL_Control/SPI_Interface/Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  accel/ADXL_Control/SPI_Interface/Dout_reg[0]/Q
                         net (fo=1, routed)           0.116     1.739    accel/ADXL_Control/Dout[0]
    SLICE_X42Y82         FDRE                                         r  accel/ADXL_Control/Data_Reg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.830     1.995    accel/ADXL_Control/clk
    SLICE_X42Y82         FDRE                                         r  accel/ADXL_Control/Data_Reg_reg[0][0]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X42Y82         FDRE (Hold_fdre_C_D)         0.059     1.574    accel/ADXL_Control/Data_Reg_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y27  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y27  BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y27  Logo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   BRAMRW/BRAMRW_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y28  Logo/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y81  accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y81  accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y81  accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y81  accel/ADXL_Control/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y80  accel/ADXL_Control/Data_Reg_reg[3][6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y81  accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y81  accel/ADXL_Control/Data_Reg_reg[3][7]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk25M_clk_wiz_0_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.996ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.004ns,  Total Violation       -0.004ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 sync/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.174ns  (logic 1.559ns (15.324%)  route 8.615ns (84.676%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.617     1.619    sync/clk_out1_0
    SLICE_X61Y68         FDRE                                         r  sync/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456     2.075 r  sync/hc_reg[5]/Q
                         net (fo=11, routed)          2.566     4.641    sync/x[5]
    SLICE_X56Y71         LUT4 (Prop_lut4_I1_O)        0.124     4.765 r  sync/we_b[0]_i_127/O
                         net (fo=1, routed)           0.000     4.765    sync/we_b[0]_i_127_n_2
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  sync/we_b_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.145    sync/we_b_reg[0]_i_87_n_2
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  sync/we_b_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.262    sync/we_b_reg[0]_i_51_n_2
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  sync/we_b_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.379    sync/we_b_reg[0]_i_15_n_2
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 f  sync/we_b_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           1.311     6.807    sync/red32_in
    SLICE_X61Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.931 r  sync/red[3]_i_3/O
                         net (fo=24, routed)          4.738    11.669    sync/red[3]_i_3_n_2
    SLICE_X62Y111        LUT6 (Prop_lut6_I4_O)        0.124    11.793 r  sync/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    11.793    sync_n_46
    SLICE_X62Y111        FDSE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.492    14.914    clk_IBUF_BUFG
    SLICE_X62Y111        FDSE                                         r  blue_reg[0]/C
                         clock pessimism              0.000    14.914    
                         clock uncertainty           -0.202    14.712    
    SLICE_X62Y111        FDSE (Setup_fdse_C_D)        0.077    14.789    blue_reg[0]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.547ns  (logic 2.002ns (20.971%)  route 7.545ns (79.029%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          1.605     3.679    sync/x[9]
    SLICE_X63Y70         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  sync/addr_reg[18]_i_33/O
                         net (fo=1, routed)           0.000     3.803    sync/addr_reg[18]_i_33_n_2
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.353 r  sync/addr_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.353    sync/addr_reg[18]_i_19_n_2
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.467 r  sync/addr_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.467    sync/addr_reg[18]_i_9_n_2
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.581 r  sync/addr_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.581    sync/addr_reg[18]_i_4_n_2
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  sync/addr_reg[18]_i_2/CO[0]
                         net (fo=27, routed)          4.820     9.672    video_on11_in
    SLICE_X63Y111        LUT4 (Prop_lut4_I2_O)        0.373    10.045 r  red[3]_i_1/O
                         net (fo=12, routed)          1.119    11.165    red[3]_i_1_n_2
    SLICE_X62Y107        FDSE                                         r  blue_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.494    14.916    clk_IBUF_BUFG
    SLICE_X62Y107        FDSE                                         r  blue_reg[2]/C
                         clock pessimism              0.000    14.916    
                         clock uncertainty           -0.202    14.714    
    SLICE_X62Y107        FDSE (Setup_fdse_C_S)       -0.524    14.190    blue_reg[2]
  -------------------------------------------------------------------
                         required time                         14.190    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.054ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.612ns  (logic 2.002ns (20.828%)  route 7.610ns (79.172%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        3.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          1.605     3.679    sync/x[9]
    SLICE_X63Y70         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  sync/addr_reg[18]_i_33/O
                         net (fo=1, routed)           0.000     3.803    sync/addr_reg[18]_i_33_n_2
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.353 r  sync/addr_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.353    sync/addr_reg[18]_i_19_n_2
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.467 r  sync/addr_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.467    sync/addr_reg[18]_i_9_n_2
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.581 r  sync/addr_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.581    sync/addr_reg[18]_i_4_n_2
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  sync/addr_reg[18]_i_2/CO[0]
                         net (fo=27, routed)          4.820     9.672    video_on11_in
    SLICE_X63Y111        LUT4 (Prop_lut4_I2_O)        0.373    10.045 r  red[3]_i_1/O
                         net (fo=12, routed)          1.185    11.231    red[3]_i_1_n_2
    SLICE_X61Y101        FDSE                                         r  green_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.494    14.916    clk_IBUF_BUFG
    SLICE_X61Y101        FDSE                                         r  green_reg[3]/C
                         clock pessimism              0.000    14.916    
                         clock uncertainty           -0.202    14.714    
    SLICE_X61Y101        FDSE (Setup_fdse_C_S)       -0.429    14.285    green_reg[3]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -11.231    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.452ns  (logic 2.002ns (21.180%)  route 7.450ns (78.820%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          1.605     3.679    sync/x[9]
    SLICE_X63Y70         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  sync/addr_reg[18]_i_33/O
                         net (fo=1, routed)           0.000     3.803    sync/addr_reg[18]_i_33_n_2
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.353 r  sync/addr_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.353    sync/addr_reg[18]_i_19_n_2
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.467 r  sync/addr_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.467    sync/addr_reg[18]_i_9_n_2
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.581 r  sync/addr_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.581    sync/addr_reg[18]_i_4_n_2
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  sync/addr_reg[18]_i_2/CO[0]
                         net (fo=27, routed)          4.820     9.672    video_on11_in
    SLICE_X63Y111        LUT4 (Prop_lut4_I2_O)        0.373    10.045 r  red[3]_i_1/O
                         net (fo=12, routed)          1.025    11.071    red[3]_i_1_n_2
    SLICE_X60Y106        FDSE                                         r  green_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.493    14.915    clk_IBUF_BUFG
    SLICE_X60Y106        FDSE                                         r  green_reg[1]/C
                         clock pessimism              0.000    14.915    
                         clock uncertainty           -0.202    14.713    
    SLICE_X60Y106        FDSE (Setup_fdse_C_S)       -0.524    14.189    green_reg[1]
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                         -11.071    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 sync/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.047ns  (logic 1.559ns (15.517%)  route 8.488ns (84.483%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        3.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.617     1.619    sync/clk_out1_0
    SLICE_X61Y68         FDRE                                         r  sync/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456     2.075 r  sync/hc_reg[5]/Q
                         net (fo=11, routed)          2.566     4.641    sync/x[5]
    SLICE_X56Y71         LUT4 (Prop_lut4_I1_O)        0.124     4.765 r  sync/we_b[0]_i_127/O
                         net (fo=1, routed)           0.000     4.765    sync/we_b[0]_i_127_n_2
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  sync/we_b_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.145    sync/we_b_reg[0]_i_87_n_2
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  sync/we_b_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.262    sync/we_b_reg[0]_i_51_n_2
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  sync/we_b_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.379    sync/we_b_reg[0]_i_15_n_2
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 f  sync/we_b_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           1.311     6.807    sync/red32_in
    SLICE_X61Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.931 r  sync/red[3]_i_3/O
                         net (fo=24, routed)          4.612    11.543    sync/red[3]_i_3_n_2
    SLICE_X58Y107        LUT6 (Prop_lut6_I4_O)        0.124    11.667 r  sync/red[2]_i_1/O
                         net (fo=1, routed)           0.000    11.667    sync_n_56
    SLICE_X58Y107        FDSE                                         r  red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.492    14.914    clk_IBUF_BUFG
    SLICE_X58Y107        FDSE                                         r  red_reg[2]/C
                         clock pessimism              0.000    14.914    
                         clock uncertainty           -0.202    14.712    
    SLICE_X58Y107        FDSE (Setup_fdse_C_D)        0.077    14.789    red_reg[2]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.434ns  (logic 2.002ns (21.220%)  route 7.432ns (78.780%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          1.605     3.679    sync/x[9]
    SLICE_X63Y70         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  sync/addr_reg[18]_i_33/O
                         net (fo=1, routed)           0.000     3.803    sync/addr_reg[18]_i_33_n_2
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.353 r  sync/addr_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.353    sync/addr_reg[18]_i_19_n_2
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.467 r  sync/addr_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.467    sync/addr_reg[18]_i_9_n_2
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.581 r  sync/addr_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.581    sync/addr_reg[18]_i_4_n_2
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  sync/addr_reg[18]_i_2/CO[0]
                         net (fo=27, routed)          4.820     9.672    video_on11_in
    SLICE_X63Y111        LUT4 (Prop_lut4_I2_O)        0.373    10.045 r  red[3]_i_1/O
                         net (fo=12, routed)          1.007    11.053    red[3]_i_1_n_2
    SLICE_X58Y107        FDSE                                         r  red_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.492    14.914    clk_IBUF_BUFG
    SLICE_X58Y107        FDSE                                         r  red_reg[2]/C
                         clock pessimism              0.000    14.914    
                         clock uncertainty           -0.202    14.712    
    SLICE_X58Y107        FDSE (Setup_fdse_C_S)       -0.524    14.188    red_reg[2]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 sync/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.033ns  (logic 1.559ns (15.539%)  route 8.474ns (84.461%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.617     1.619    sync/clk_out1_0
    SLICE_X61Y68         FDRE                                         r  sync/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456     2.075 r  sync/hc_reg[5]/Q
                         net (fo=11, routed)          2.566     4.641    sync/x[5]
    SLICE_X56Y71         LUT4 (Prop_lut4_I1_O)        0.124     4.765 r  sync/we_b[0]_i_127/O
                         net (fo=1, routed)           0.000     4.765    sync/we_b[0]_i_127_n_2
    SLICE_X56Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     5.145 r  sync/we_b_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.145    sync/we_b_reg[0]_i_87_n_2
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.262 r  sync/we_b_reg[0]_i_51/CO[3]
                         net (fo=1, routed)           0.000     5.262    sync/we_b_reg[0]_i_51_n_2
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.379 r  sync/we_b_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.379    sync/we_b_reg[0]_i_15_n_2
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.496 f  sync/we_b_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           1.311     6.807    sync/red32_in
    SLICE_X61Y66         LUT4 (Prop_lut4_I2_O)        0.124     6.931 r  sync/red[3]_i_3/O
                         net (fo=24, routed)          4.597    11.528    sync/red[3]_i_3_n_2
    SLICE_X62Y109        LUT6 (Prop_lut6_I4_O)        0.124    11.652 r  sync/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    11.652    sync_n_47
    SLICE_X62Y109        FDSE                                         r  blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.493    14.915    clk_IBUF_BUFG
    SLICE_X62Y109        FDSE                                         r  blue_reg[1]/C
                         clock pessimism              0.000    14.915    
                         clock uncertainty           -0.202    14.713    
    SLICE_X62Y109        FDSE (Setup_fdse_C_D)        0.077    14.790    blue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.142ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 2.002ns (21.234%)  route 7.426ns (78.766%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        3.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          1.605     3.679    sync/x[9]
    SLICE_X63Y70         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  sync/addr_reg[18]_i_33/O
                         net (fo=1, routed)           0.000     3.803    sync/addr_reg[18]_i_33_n_2
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.353 r  sync/addr_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.353    sync/addr_reg[18]_i_19_n_2
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.467 r  sync/addr_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.467    sync/addr_reg[18]_i_9_n_2
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.581 r  sync/addr_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.581    sync/addr_reg[18]_i_4_n_2
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  sync/addr_reg[18]_i_2/CO[0]
                         net (fo=27, routed)          4.820     9.672    video_on11_in
    SLICE_X63Y111        LUT4 (Prop_lut4_I2_O)        0.373    10.045 r  red[3]_i_1/O
                         net (fo=12, routed)          1.001    11.047    red[3]_i_1_n_2
    SLICE_X62Y109        FDSE                                         r  blue_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.493    14.915    clk_IBUF_BUFG
    SLICE_X62Y109        FDSE                                         r  blue_reg[1]/C
                         clock pessimism              0.000    14.915    
                         clock uncertainty           -0.202    14.713    
    SLICE_X62Y109        FDSE (Setup_fdse_C_S)       -0.524    14.189    blue_reg[1]
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.441ns  (logic 2.002ns (21.204%)  route 7.439ns (78.796%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          1.605     3.679    sync/x[9]
    SLICE_X63Y70         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  sync/addr_reg[18]_i_33/O
                         net (fo=1, routed)           0.000     3.803    sync/addr_reg[18]_i_33_n_2
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.353 r  sync/addr_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.353    sync/addr_reg[18]_i_19_n_2
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.467 r  sync/addr_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.467    sync/addr_reg[18]_i_9_n_2
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.581 r  sync/addr_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.581    sync/addr_reg[18]_i_4_n_2
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  sync/addr_reg[18]_i_2/CO[0]
                         net (fo=27, routed)          4.820     9.672    video_on11_in
    SLICE_X63Y111        LUT4 (Prop_lut4_I2_O)        0.373    10.045 r  red[3]_i_1/O
                         net (fo=12, routed)          1.014    11.060    red[3]_i_1_n_2
    SLICE_X56Y98         FDSE                                         r  red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.506    14.929    clk_IBUF_BUFG
    SLICE_X56Y98         FDSE                                         r  red_reg[3]/C
                         clock pessimism              0.000    14.929    
                         clock uncertainty           -0.202    14.727    
    SLICE_X56Y98         FDSE (Setup_fdse_C_S)       -0.524    14.203    red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.203    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.150ns  (required time - arrival time)
  Source:                 sync/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.420ns  (logic 2.002ns (21.253%)  route 7.418ns (78.747%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        3.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.809     1.809    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.616     1.618    sync/clk_out1_0
    SLICE_X61Y69         FDRE                                         r  sync/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.456     2.074 r  sync/hc_reg[9]/Q
                         net (fo=13, routed)          1.605     3.679    sync/x[9]
    SLICE_X63Y70         LUT2 (Prop_lut2_I0_O)        0.124     3.803 r  sync/addr_reg[18]_i_33/O
                         net (fo=1, routed)           0.000     3.803    sync/addr_reg[18]_i_33_n_2
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.353 r  sync/addr_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.353    sync/addr_reg[18]_i_19_n_2
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.467 r  sync/addr_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.467    sync/addr_reg[18]_i_9_n_2
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.581 r  sync/addr_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.581    sync/addr_reg[18]_i_4_n_2
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.852 r  sync/addr_reg[18]_i_2/CO[0]
                         net (fo=27, routed)          4.820     9.672    video_on11_in
    SLICE_X63Y111        LUT4 (Prop_lut4_I2_O)        0.373    10.045 r  red[3]_i_1/O
                         net (fo=12, routed)          0.993    11.038    red[3]_i_1_n_2
    SLICE_X58Y108        FDSE                                         r  red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.492    14.914    clk_IBUF_BUFG
    SLICE_X58Y108        FDSE                                         r  red_reg[1]/C
                         clock pessimism              0.000    14.914    
                         clock uncertainty           -0.202    14.712    
    SLICE_X58Y108        FDSE (Setup_fdse_C_S)       -0.524    14.188    red_reg[1]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                  3.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.004ns  (arrival time - required time)
  Source:                 sync/hc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            we_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 0.845ns (20.123%)  route 3.354ns (79.877%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.225ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683     1.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.489     1.492    sync/clk_out1_0
    SLICE_X61Y74         FDRE                                         r  sync/hc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.367     1.859 f  sync/hc_reg[31]/Q
                         net (fo=13, routed)          1.585     3.445    sync/x__0[31]
    SLICE_X56Y74         LUT4 (Prop_lut4_I0_O)        0.120     3.565 r  sync/we_b[0]_i_16/O
                         net (fo=1, routed)           0.000     3.565    sync/we_b[0]_i_16_n_2
    SLICE_X56Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.258     3.823 r  sync/we_b_reg[0]_i_3/CO[3]
                         net (fo=2, routed)           1.769     5.592    sync/red32_in
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.100     5.692 r  sync/we_b[0]_i_1/O
                         net (fo=1, routed)           0.000     5.692    sync_n_58
    SLICE_X61Y66         FDRE                                         r  we_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.622     5.225    clk_IBUF_BUFG
    SLICE_X61Y66         FDRE                                         r  we_b_reg[0]/C
                         clock pessimism              0.000     5.225    
                         clock uncertainty            0.202     5.427    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.269     5.696    we_b_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.696    
                         arrival time                           5.692    
  -------------------------------------------------------------------
                         slack                                 -0.004    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sync/hc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.377ns  (logic 1.044ns (23.851%)  route 3.333ns (76.149%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT5=1)
  Clock Path Skew:        3.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.232ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683     1.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.489     1.492    sync/clk_out1_0
    SLICE_X61Y74         FDRE                                         r  sync/hc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.367     1.859 f  sync/hc_reg[30]/Q
                         net (fo=10, routed)          1.177     3.036    sync/x__0[30]
    SLICE_X63Y73         LUT2 (Prop_lut2_I1_O)        0.100     3.136 r  sync/addr_reg[18]_i_5/O
                         net (fo=1, routed)           0.000     3.136    sync/addr_reg[18]_i_5_n_2
    SLICE_X63Y73         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.277     3.413 r  sync/addr_reg[18]_i_2/CO[0]
                         net (fo=27, routed)          2.156     5.570    sync/blue_reg[0][0]
    SLICE_X58Y91         LUT5 (Prop_lut5_I1_O)        0.300     5.870 r  sync/input[7]_i_1/O
                         net (fo=1, routed)           0.000     5.870    sync_n_63
    SLICE_X58Y91         FDRE                                         r  input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.629     5.232    clk_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  input_reg[7]/C
                         clock pessimism              0.000     5.232    
                         clock uncertainty            0.202     5.434    
    SLICE_X58Y91         FDRE (Hold_fdre_C_D)         0.330     5.764    input_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.764    
                         arrival time                           5.870    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 sync/vc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.278ns (28.088%)  route 3.272ns (71.912%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        3.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.227ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683     1.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.498     1.501    sync/clk_out1_0
    SLICE_X64Y70         FDRE                                         r  sync/vc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.367     1.868 f  sync/vc_reg[22]/Q
                         net (fo=10, routed)          0.572     2.440    sync/y__0[22]
    SLICE_X65Y70         LUT2 (Prop_lut2_I1_O)        0.100     2.540 r  sync/addr_reg[18]_i_17/O
                         net (fo=1, routed)           0.000     2.540    sync/addr_reg[18]_i_17_n_2
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     2.959 r  sync/addr_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.959    sync/addr_reg[18]_i_6_n_2
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     3.086 r  sync/addr_reg[18]_i_3/CO[1]
                         net (fo=27, routed)          2.700     5.786    sync/CO[0]
    SLICE_X53Y91         LUT5 (Prop_lut5_I0_O)        0.265     6.051 r  sync/input[11]_i_2/O
                         net (fo=1, routed)           0.000     6.051    sync_n_59
    SLICE_X53Y91         FDRE                                         r  input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.624     5.227    clk_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  input_reg[11]/C
                         clock pessimism              0.000     5.227    
                         clock uncertainty            0.202     5.429    
    SLICE_X53Y91         FDRE (Hold_fdre_C_D)         0.269     5.698    input_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.698    
                         arrival time                           6.051    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 sync/vc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.278ns (26.483%)  route 3.548ns (73.517%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        3.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.230ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.683     1.683    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          1.498     1.501    sync/clk_out1_0
    SLICE_X64Y70         FDRE                                         r  sync/vc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.367     1.868 f  sync/vc_reg[22]/Q
                         net (fo=10, routed)          0.572     2.440    sync/y__0[22]
    SLICE_X65Y70         LUT2 (Prop_lut2_I1_O)        0.100     2.540 r  sync/addr_reg[18]_i_17/O
                         net (fo=1, routed)           0.000     2.540    sync/addr_reg[18]_i_17_n_2
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.419     2.959 r  sync/addr_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.959    sync/addr_reg[18]_i_6_n_2
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.127     3.086 r  sync/addr_reg[18]_i_3/CO[1]
                         net (fo=27, routed)          2.976     6.062    sync/CO[0]
    SLICE_X56Y98         LUT6 (Prop_lut6_I2_O)        0.265     6.327 r  sync/red[3]_i_2/O
                         net (fo=1, routed)           0.000     6.327    sync_n_57
    SLICE_X56Y98         FDSE                                         r  red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         1.627     5.230    clk_IBUF_BUFG
    SLICE_X56Y98         FDSE                                         r  red_reg[3]/C
                         clock pessimism              0.000     5.230    
                         clock uncertainty            0.202     5.432    
    SLICE_X56Y98         FDSE (Hold_fdse_C_D)         0.330     5.762    red_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.762    
                         arrival time                           6.327    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.857ns  (arrival time - required time)
  Source:                 sync/vc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.500ns (19.092%)  route 2.119ns (80.908%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557     0.559    sync/clk_out1_0
    SLICE_X64Y70         FDRE                                         r  sync/vc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  sync/vc_reg[22]/Q
                         net (fo=10, routed)          0.255     0.954    sync/y__0[22]
    SLICE_X65Y70         LUT2 (Prop_lut2_I1_O)        0.045     0.999 r  sync/addr_reg[18]_i_17/O
                         net (fo=1, routed)           0.000     0.999    sync/addr_reg[18]_i_17_n_2
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.154 r  sync/addr_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.154    sync/addr_reg[18]_i_6_n_2
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.199 r  sync/addr_reg[18]_i_3/CO[1]
                         net (fo=27, routed)          1.864     3.063    sync/CO[0]
    SLICE_X62Y104        LUT5 (Prop_lut5_I0_O)        0.114     3.177 r  sync/input[1]_i_1/O
                         net (fo=1, routed)           0.000     3.177    sync_n_69
    SLICE_X62Y104        FDRE                                         r  input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.832     1.998    clk_IBUF_BUFG
    SLICE_X62Y104        FDRE                                         r  input_reg[1]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.202     2.200    
    SLICE_X62Y104        FDRE (Hold_fdre_C_D)         0.121     2.321    input_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 sync/vc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            input_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.500ns (19.109%)  route 2.117ns (80.891%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557     0.559    sync/clk_out1_0
    SLICE_X64Y70         FDRE                                         r  sync/vc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  sync/vc_reg[22]/Q
                         net (fo=10, routed)          0.255     0.954    sync/y__0[22]
    SLICE_X65Y70         LUT2 (Prop_lut2_I1_O)        0.045     0.999 r  sync/addr_reg[18]_i_17/O
                         net (fo=1, routed)           0.000     0.999    sync/addr_reg[18]_i_17_n_2
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.154 r  sync/addr_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.154    sync/addr_reg[18]_i_6_n_2
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.199 r  sync/addr_reg[18]_i_3/CO[1]
                         net (fo=27, routed)          1.862     3.061    sync/CO[0]
    SLICE_X60Y104        LUT5 (Prop_lut5_I0_O)        0.114     3.175 r  sync/input[3]_i_1/O
                         net (fo=1, routed)           0.000     3.175    sync_n_67
    SLICE_X60Y104        FDRE                                         r  input_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.831     1.996    clk_IBUF_BUFG
    SLICE_X60Y104        FDRE                                         r  input_reg[3]/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.202     2.198    
    SLICE_X60Y104        FDRE (Hold_fdre_C_D)         0.120     2.318    input_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 sync/vc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.500ns (19.048%)  route 2.125ns (80.952%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557     0.559    sync/clk_out1_0
    SLICE_X64Y70         FDRE                                         r  sync/vc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  sync/vc_reg[22]/Q
                         net (fo=10, routed)          0.255     0.954    sync/y__0[22]
    SLICE_X65Y70         LUT2 (Prop_lut2_I1_O)        0.045     0.999 r  sync/addr_reg[18]_i_17/O
                         net (fo=1, routed)           0.000     0.999    sync/addr_reg[18]_i_17_n_2
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.154 r  sync/addr_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.154    sync/addr_reg[18]_i_6_n_2
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.199 r  sync/addr_reg[18]_i_3/CO[1]
                         net (fo=27, routed)          1.870     3.070    sync/CO[0]
    SLICE_X60Y106        LUT6 (Prop_lut6_I2_O)        0.114     3.184 r  sync/green[1]_i_1/O
                         net (fo=1, routed)           0.000     3.184    sync_n_51
    SLICE_X60Y106        FDSE                                         r  green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.831     1.996    clk_IBUF_BUFG
    SLICE_X60Y106        FDSE                                         r  green_reg[1]/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.202     2.198    
    SLICE_X60Y106        FDSE (Hold_fdse_C_D)         0.120     2.318    green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 sync/vc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.500ns (18.962%)  route 2.137ns (81.038%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557     0.559    sync/clk_out1_0
    SLICE_X64Y70         FDRE                                         r  sync/vc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  sync/vc_reg[22]/Q
                         net (fo=10, routed)          0.255     0.954    sync/y__0[22]
    SLICE_X65Y70         LUT2 (Prop_lut2_I1_O)        0.045     0.999 r  sync/addr_reg[18]_i_17/O
                         net (fo=1, routed)           0.000     0.999    sync/addr_reg[18]_i_17_n_2
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.154 r  sync/addr_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.154    sync/addr_reg[18]_i_6_n_2
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.199 r  sync/addr_reg[18]_i_3/CO[1]
                         net (fo=27, routed)          1.882     3.081    sync/CO[0]
    SLICE_X62Y103        LUT5 (Prop_lut5_I0_O)        0.114     3.195 r  sync/input[0]_i_1/O
                         net (fo=1, routed)           0.000     3.195    sync_n_70
    SLICE_X62Y103        FDRE                                         r  input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.832     1.998    clk_IBUF_BUFG
    SLICE_X62Y103        FDRE                                         r  input_reg[0]/C
                         clock pessimism              0.000     1.998    
                         clock uncertainty            0.202     2.200    
    SLICE_X62Y103        FDRE (Hold_fdre_C_D)         0.121     2.321    input_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           3.195    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 sync/vc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.500ns (19.167%)  route 2.109ns (80.833%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557     0.559    sync/clk_out1_0
    SLICE_X64Y70         FDRE                                         r  sync/vc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  sync/vc_reg[22]/Q
                         net (fo=10, routed)          0.255     0.954    sync/y__0[22]
    SLICE_X65Y70         LUT2 (Prop_lut2_I1_O)        0.045     0.999 r  sync/addr_reg[18]_i_17/O
                         net (fo=1, routed)           0.000     0.999    sync/addr_reg[18]_i_17_n_2
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.154 r  sync/addr_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.154    sync/addr_reg[18]_i_6_n_2
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.199 r  sync/addr_reg[18]_i_3/CO[1]
                         net (fo=27, routed)          1.854     3.053    sync/CO[0]
    SLICE_X61Y104        LUT6 (Prop_lut6_I2_O)        0.114     3.167 r  sync/green[2]_i_1/O
                         net (fo=1, routed)           0.000     3.167    sync_n_52
    SLICE_X61Y104        FDSE                                         r  green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.831     1.996    clk_IBUF_BUFG
    SLICE_X61Y104        FDSE                                         r  green_reg[2]/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.202     2.198    
    SLICE_X61Y104        FDSE (Hold_fdse_C_D)         0.091     2.289    green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           3.167    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 sync/vc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk25M_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            input_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk25M_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.500ns (18.932%)  route 2.141ns (81.068%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT5=1)
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk25M_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.624     0.624    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    sync/clk_div/clk25M_i/clk_wiz_0/inst/clk_out1_clk25M_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  sync/clk_div/clk25M_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=66, routed)          0.557     0.559    sync/clk_out1_0
    SLICE_X64Y70         FDRE                                         r  sync/vc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.141     0.700 f  sync/vc_reg[22]/Q
                         net (fo=10, routed)          0.255     0.954    sync/y__0[22]
    SLICE_X65Y70         LUT2 (Prop_lut2_I1_O)        0.045     0.999 r  sync/addr_reg[18]_i_17/O
                         net (fo=1, routed)           0.000     0.999    sync/addr_reg[18]_i_17_n_2
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.154 r  sync/addr_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.154    sync/addr_reg[18]_i_6_n_2
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     1.199 r  sync/addr_reg[18]_i_3/CO[1]
                         net (fo=27, routed)          1.886     3.086    sync/CO[0]
    SLICE_X60Y105        LUT5 (Prop_lut5_I0_O)        0.114     3.200 r  sync/input[5]_i_1/O
                         net (fo=1, routed)           0.000     3.200    sync_n_65
    SLICE_X60Y105        FDRE                                         r  input_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=599, routed)         0.831     1.996    clk_IBUF_BUFG
    SLICE_X60Y105        FDRE                                         r  input_reg[5]/C
                         clock pessimism              0.000     1.996    
                         clock uncertainty            0.202     2.198    
    SLICE_X60Y105        FDRE (Hold_fdre_C_D)         0.120     2.318    input_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.882    





