## Gwangsun Shin (youngyang00)

### Current Position
- **SoC Design Engineer, Mobilint**  
  (2025 – Present)

### Interests
- SoC RTL design and microarchitecture  
- FPGA prototyping for AI/vision accelerators  
- AXI4 system design (Lite / Stream / HP)  
- Hardware-efficient neural network optimization  
- SystemVerilog-based verification  
- High-speed digital and embedded interface design  

### Education
- **Seoul National University of Science and Technology**  
  B.S. in Electrical & Information Engineering (2019–2026)
  
### Awards
- **Silver Prize (2nd Place), 2024 IDEC Creative Circuit Design Challenge** (Nov 8, 2024)  
  Reusable PE Array CNN Accelerator

### Skills
- **HDL**: Verilog, SystemVerilog  
- **Verification**: SystemVerilog TB, assertions, coverage  
- **Tools**: Vivado, ModelSim/Questa, Verilator, OpenROAD, VCS  
- **Languages**: C/C++, Python, Bash  

### Contact
- **Email**: sjh0002000@gmail.com  
- **GitHub**: https://github.com/youngyang00
