# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano_processor_V2.srcs/sources_1/new/Instruction_decoder_v2.vhd" \
"../../../../Nano_processor_V2.srcs/sim_1/new/Sim_InS_decoder_v2.vhd" \

# Do not sort compile order
nosort
