<module name="USB1_VBP2AHB_WRAP_CONTROLLER_VBP_USB3_CORE_SUPPRTCAP2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_SUPPRTCAP2_SUPTPRT2_DW0" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_SUPPRTCAP2_SUPTPRT2_DW0" offset="0x0" width="32" description="SUPTPRT2_DW0">
		<bitfield id="MAJOR_REVISION" width="8" begin="31" end="24" resetval="0x2" description="MAJOR_REVISION" range="31 - 24" rwaccess="R"/> 
		<bitfield id="MINOR_REVISION" width="8" begin="23" end="16" resetval="0x0" description="MINOR_REVISION" range="23 - 16" rwaccess="R"/> 
		<bitfield id="NEXT_CAPABILITY_POINTER" width="8" begin="15" end="8" resetval="0x0" description="NEXT_CAPABILITY_POINTER" range="15 - 8" rwaccess="R"/> 
		<bitfield id="CAPABILITY_ID" width="8" begin="7" end="0" resetval="0x2" description="CAPABILITY_ID  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_SUPPRTCAP2_SUPTPRT2_DW1" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_SUPPRTCAP2_SUPTPRT2_DW1" offset="0x4" width="32" description="Register SUPTPRT2_DW1">
		<bitfield id="NAME_STRING" width="32" begin="31" end="0" resetval="0x541217621" description="NAME_STRING  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_SUPPRTCAP2_SUPTPRT2_DW2" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_SUPPRTCAP2_SUPTPRT2_DW2" offset="0x8" width="32" description="xHCI Supported Protocol Capability_ Data Word 2

For a description of other register fields, see section 7.2 of the eXtensible Host Controller Interface for Universal Serial Bus (USB) Specification 3.0.">
		<bitfield id="PSIC" width="4" begin="31" end="28" resetval="0x0" description="PSIC" range="31 - 28" rwaccess="R"/> 
		<bitfield id="MHD" width="3" begin="27" end="25" resetval="0x0" description="Hub Depth  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="27 - 25" rwaccess="R"/> 
		<bitfield id="BLC" width="1" begin="20" end="20" resetval="0x1" description="BESL LPM Capability.   When this bit is set to:    - 1: The ports described by this xHCI Supported Protocol Capability applies BESL timing to the BESL and BESLD fields of the PORTPMSC and PORTHLPMC registers.   - 0: The ports described by this xHCI Supported Protocol Capability applies HIRD timing to the BESL and BESLD fields of the PORTPMSC and PORTHLPMC registers." range="20" rwaccess="R"/> 
		<bitfield id="HLC" width="1" begin="19" end="19" resetval="0x1" description="Compatible Port Offset.    Compatible Port Count  Refer to Table 7-3 in the Databook." range="19" rwaccess="R"/> 
		<bitfield id="IHI" width="1" begin="18" end="18" resetval="0x0" description="IHI" range="18" rwaccess="R"/> 
		<bitfield id="HSO" width="1" begin="17" end="17" resetval="0x0" description="HSO" range="17" rwaccess="R"/> 
		<bitfield id="COMPATIBLE_PORT_COUNT" width="8" begin="15" end="8" resetval="0x1" description="COMPATIBLE_PORT_COUNT  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="15 - 8" rwaccess="R"/> 
		<bitfield id="COMPATIBLE_PORT_OFFSET" width="8" begin="7" end="0" resetval="0x1" description="COMPATIBLE_PORT_OFFSET  For a description of this standard USB register field, see the eXtensible Host Controller Interface for Universal Serial Bus [USB] Specification 3.0." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_SUPPRTCAP2_SUPTPRT2_DW3" acronym="VBP2AHB_WRAP__CONTROLLER_VBP__USB3_CORE_SUPPRTCAP2_SUPTPRT2_DW3" offset="0xC" width="32" description="Register SUPTPRT2_DW3">
		<bitfield id="PROTCL_SLT_TY" width="5" begin="4" end="0" resetval="0x0" description="Protocol Slot Type" range="4 - 0" rwaccess="R"/>
	</register>
</module>