// Seed: 1652197024
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wand id_4;
  assign id_3 = id_4 > 1;
  wire id_5;
  xor (id_3, id_4, id_1, id_2);
  assign id_1 = id_4;
  always @(posedge 1 or 1) $display(1 & 1 > id_2, 1);
  module_2(
      id_4, id_4, id_5
  );
endmodule
module module_1 (
    input  uwire id_0
    , id_4,
    input  tri0  id_1,
    output tri   id_2
);
  assign id_4 = id_4;
  module_0(
      id_4, id_4, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  tri id_4;
  always force id_3 = id_4 - (id_4);
endmodule
