Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct  4 22:06:36 2018
| Host         : LAPTOP-8RH9CDEQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8378 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.640        0.000                      0                18632        0.029        0.000                      0                18632        3.000        0.000                       0                  8384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.640        0.000                      0                18469        0.112        0.000                      0                18469        8.750        0.000                       0                  8380  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.642        0.000                      0                18469        0.112        0.000                      0                18469        8.750        0.000                       0                  8380  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.640        0.000                      0                18469        0.029        0.000                      0                18469  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.640        0.000                      0                18469        0.029        0.000                      0                18469  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         14.325        0.000                      0                  163        1.074        0.000                      0                  163  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         14.325        0.000                      0                  163        0.990        0.000                      0                  163  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       14.325        0.000                      0                  163        0.990        0.000                      0                  163  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       14.327        0.000                      0                  163        1.074        0.000                      0                  163  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.731ns  (logic 4.971ns (26.539%)  route 13.760ns (73.461%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.805    17.225    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.349 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.635    17.984    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.084    19.156    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.984    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.695ns  (logic 4.971ns (26.590%)  route 13.724ns (73.410%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.805    17.225    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.349 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.599    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.084    19.156    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 4.971ns (26.591%)  route 13.723ns (73.409%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.809    17.229    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.353 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.594    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.084    19.156    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 4.971ns (26.591%)  route 13.723ns (73.409%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.809    17.229    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.353 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.594    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.084    19.156    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.684ns  (logic 4.971ns (26.606%)  route 13.713ns (73.394%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.549    16.970    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.094 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.843    17.937    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.937    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 4.971ns (26.775%)  route 13.595ns (73.225%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.626    17.047    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X66Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.171 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.648    17.819    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.084    19.105    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.573    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 4.971ns (26.775%)  route 13.595ns (73.225%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.626    17.047    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X66Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.171 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.648    17.819    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.084    19.105    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.573    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.498ns  (logic 4.971ns (26.872%)  route 13.527ns (73.128%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.376    16.797    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X68Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.921 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.831    17.752    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.752    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.491ns  (logic 4.971ns (26.883%)  route 13.520ns (73.117%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.549    16.970    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.094 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.650    17.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.744    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.461ns  (logic 4.971ns (26.927%)  route 13.490ns (73.073%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.376    16.797    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X68Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.921 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.794    17.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.714    
  -------------------------------------------------------------------
                         slack                                  0.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.724%)  route 0.275ns (68.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.649    -0.515    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.275    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A1
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.923    -0.750    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.479    
    SLICE_X76Y16         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.224    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.724%)  route 0.275ns (68.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.649    -0.515    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.275    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A1
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.923    -0.750    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.479    
    SLICE_X76Y16         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.224    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 debounce/shift_swtch0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X3Y48          FDRE                                         r  debounce/shift_swtch0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/shift_swtch0_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.285    debounce/shift_swtch0[2]
    SLICE_X2Y48          LUT5 (Prop_lut5_I1_O)        0.045    -0.240 r  debounce/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    debounce/swtch_db[0]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  debounce/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.948    -0.725    debounce/clk_out1
    SLICE_X2Y48          FDRE                                         r  debounce/swtch_db_reg[0]/C
                         clock pessimism              0.246    -0.480    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.121    -0.359    debounce/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.149%)  route 0.225ns (57.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/Q
                         net (fo=17, routed)          0.225    -0.135    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/HADDR_d_reg[9]_rep__0[1]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.444    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X0Y2           FDRE                                         r  debounce/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.298    debounce/shift_swtch10_reg_n_0_[3]
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  debounce/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debounce/swtch_db[10]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  debounce/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.948    -0.725    debounce/clk_out1
    SLICE_X1Y2           FDRE                                         r  debounce/swtch_db_reg[10]/C
                         clock pessimism              0.246    -0.480    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091    -0.389    debounce/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X0Y42          FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.300    debounce/shift_pb1[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X1Y42          FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091    -0.391    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X0Y10          FDRE                                         r  debounce/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  debounce/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.301    debounce/shift_swtch13[3]
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  debounce/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debounce/swtch_db[13]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  debounce/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.945    -0.728    debounce/clk_out1
    SLICE_X1Y10          FDRE                                         r  debounce/swtch_db_reg[13]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.091    -0.392    debounce/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.117%)  route 0.202ns (58.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.650    -0.514    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/Q
                         net (fo=7, routed)           0.202    -0.171    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A5
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.924    -0.749    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.478    
    SLICE_X76Y15         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.308    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.117%)  route 0.202ns (58.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.650    -0.514    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/Q
                         net (fo=7, routed)           0.202    -0.171    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A5
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.924    -0.749    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.478    
    SLICE_X76Y15         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.308    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.624    -0.540    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/clk_out1
    SLICE_X67Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.312    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/fb_tag_back_h[20]
    SLICE_X66Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.267 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q[10]_i_1__45/O
                         net (fo=1, routed)           0.000    -0.267    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[21]_0[10]
    SLICE_X66Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.897    -0.776    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/clk_out1
    SLICE_X66Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.250    -0.527    
    SLICE_X66Y27         FDRE (Hold_fdre_C_D)         0.120    -0.407    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y6      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.731ns  (logic 4.971ns (26.539%)  route 13.760ns (73.461%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.805    17.225    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.349 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.635    17.984    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.082    19.158    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.626    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -17.984    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.695ns  (logic 4.971ns (26.590%)  route 13.724ns (73.410%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.805    17.225    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.349 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.599    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.082    19.158    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.626    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 4.971ns (26.591%)  route 13.723ns (73.409%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.809    17.229    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.353 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.594    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.082    19.158    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.626    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 4.971ns (26.591%)  route 13.723ns (73.409%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.809    17.229    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.353 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.594    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.082    19.158    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.626    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.626    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.684ns  (logic 4.971ns (26.606%)  route 13.713ns (73.394%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.549    16.970    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.094 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.843    17.937    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.082    19.148    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.616    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.616    
                         arrival time                         -17.937    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 4.971ns (26.775%)  route 13.595ns (73.225%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.626    17.047    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X66Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.171 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.648    17.819    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.082    19.107    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.575    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 4.971ns (26.775%)  route 13.595ns (73.225%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.626    17.047    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X66Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.171 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.648    17.819    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.082    19.107    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.575    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.575    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.498ns  (logic 4.971ns (26.872%)  route 13.527ns (73.128%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.376    16.797    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X68Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.921 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.831    17.752    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.082    19.148    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.616    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.616    
                         arrival time                         -17.752    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.491ns  (logic 4.971ns (26.883%)  route 13.520ns (73.117%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.549    16.970    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.094 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.650    17.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.082    19.148    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.616    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.616    
                         arrival time                         -17.744    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.461ns  (logic 4.971ns (26.927%)  route 13.490ns (73.073%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.376    16.797    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X68Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.921 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.794    17.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.082    19.148    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.616    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.616    
                         arrival time                         -17.714    
  -------------------------------------------------------------------
                         slack                                  0.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.724%)  route 0.275ns (68.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.649    -0.515    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.275    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A1
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.923    -0.750    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.479    
    SLICE_X76Y16         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.224    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.724%)  route 0.275ns (68.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.649    -0.515    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.275    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A1
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.923    -0.750    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.479    
    SLICE_X76Y16         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.224    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 debounce/shift_swtch0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X3Y48          FDRE                                         r  debounce/shift_swtch0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/shift_swtch0_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.285    debounce/shift_swtch0[2]
    SLICE_X2Y48          LUT5 (Prop_lut5_I1_O)        0.045    -0.240 r  debounce/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    debounce/swtch_db[0]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  debounce/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.948    -0.725    debounce/clk_out1
    SLICE_X2Y48          FDRE                                         r  debounce/swtch_db_reg[0]/C
                         clock pessimism              0.246    -0.480    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.121    -0.359    debounce/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.149%)  route 0.225ns (57.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/Q
                         net (fo=17, routed)          0.225    -0.135    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/HADDR_d_reg[9]_rep__0[1]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.444    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X0Y2           FDRE                                         r  debounce/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.298    debounce/shift_swtch10_reg_n_0_[3]
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  debounce/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debounce/swtch_db[10]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  debounce/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.948    -0.725    debounce/clk_out1
    SLICE_X1Y2           FDRE                                         r  debounce/swtch_db_reg[10]/C
                         clock pessimism              0.246    -0.480    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091    -0.389    debounce/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X0Y42          FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.300    debounce/shift_pb1[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X1Y42          FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091    -0.391    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X0Y10          FDRE                                         r  debounce/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  debounce/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.301    debounce/shift_swtch13[3]
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  debounce/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debounce/swtch_db[13]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  debounce/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.945    -0.728    debounce/clk_out1
    SLICE_X1Y10          FDRE                                         r  debounce/swtch_db_reg[13]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.091    -0.392    debounce/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.117%)  route 0.202ns (58.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.650    -0.514    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/Q
                         net (fo=7, routed)           0.202    -0.171    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A5
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.924    -0.749    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.478    
    SLICE_X76Y15         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.308    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.117%)  route 0.202ns (58.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.650    -0.514    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/Q
                         net (fo=7, routed)           0.202    -0.171    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A5
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.924    -0.749    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.478    
    SLICE_X76Y15         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.308    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.624    -0.540    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/clk_out1
    SLICE_X67Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.312    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/fb_tag_back_h[20]
    SLICE_X66Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.267 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q[10]_i_1__45/O
                         net (fo=1, routed)           0.000    -0.267    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[21]_0[10]
    SLICE_X66Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.897    -0.776    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/clk_out1
    SLICE_X66Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.250    -0.527    
    SLICE_X66Y27         FDRE (Hold_fdre_C_D)         0.120    -0.407    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y11     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y6      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y8      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X76Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.731ns  (logic 4.971ns (26.539%)  route 13.760ns (73.461%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.805    17.225    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.349 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.635    17.984    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.084    19.156    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.984    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.695ns  (logic 4.971ns (26.590%)  route 13.724ns (73.410%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.805    17.225    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.349 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.599    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.084    19.156    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 4.971ns (26.591%)  route 13.723ns (73.409%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.809    17.229    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.353 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.594    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.084    19.156    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 4.971ns (26.591%)  route 13.723ns (73.409%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.809    17.229    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.353 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.594    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.084    19.156    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.684ns  (logic 4.971ns (26.606%)  route 13.713ns (73.394%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.549    16.970    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.094 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.843    17.937    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.937    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 4.971ns (26.775%)  route 13.595ns (73.225%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.626    17.047    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X66Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.171 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.648    17.819    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.084    19.105    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.573    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 4.971ns (26.775%)  route 13.595ns (73.225%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.626    17.047    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X66Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.171 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.648    17.819    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.084    19.105    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.573    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.498ns  (logic 4.971ns (26.872%)  route 13.527ns (73.128%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.376    16.797    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X68Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.921 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.831    17.752    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.752    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.491ns  (logic 4.971ns (26.883%)  route 13.520ns (73.117%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.549    16.970    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.094 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.650    17.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.744    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.461ns  (logic 4.971ns (26.927%)  route 13.490ns (73.073%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.376    16.797    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X68Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.921 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.794    17.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.714    
  -------------------------------------------------------------------
                         slack                                  0.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.724%)  route 0.275ns (68.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.649    -0.515    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.275    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A1
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.923    -0.750    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X76Y16         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.140    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.724%)  route 0.275ns (68.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.649    -0.515    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.275    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A1
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.923    -0.750    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X76Y16         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.140    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 debounce/shift_swtch0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X3Y48          FDRE                                         r  debounce/shift_swtch0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/shift_swtch0_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.285    debounce/shift_swtch0[2]
    SLICE_X2Y48          LUT5 (Prop_lut5_I1_O)        0.045    -0.240 r  debounce/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    debounce/swtch_db[0]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  debounce/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.948    -0.725    debounce/clk_out1
    SLICE_X2Y48          FDRE                                         r  debounce/swtch_db_reg[0]/C
                         clock pessimism              0.246    -0.480    
                         clock uncertainty            0.084    -0.396    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.121    -0.275    debounce/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.149%)  route 0.225ns (57.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/Q
                         net (fo=17, routed)          0.225    -0.135    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/HADDR_d_reg[9]_rep__0[1]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.444    
                         clock uncertainty            0.084    -0.361    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.178    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debounce/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X0Y2           FDRE                                         r  debounce/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.298    debounce/shift_swtch10_reg_n_0_[3]
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  debounce/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debounce/swtch_db[10]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  debounce/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.948    -0.725    debounce/clk_out1
    SLICE_X1Y2           FDRE                                         r  debounce/swtch_db_reg[10]/C
                         clock pessimism              0.246    -0.480    
                         clock uncertainty            0.084    -0.396    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091    -0.305    debounce/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X0Y42          FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.300    debounce/shift_pb1[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X1Y42          FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.084    -0.398    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091    -0.307    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debounce/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X0Y10          FDRE                                         r  debounce/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  debounce/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.301    debounce/shift_swtch13[3]
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  debounce/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debounce/swtch_db[13]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  debounce/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.945    -0.728    debounce/clk_out1
    SLICE_X1Y10          FDRE                                         r  debounce/swtch_db_reg[13]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.084    -0.399    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.091    -0.308    debounce/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.117%)  route 0.202ns (58.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.650    -0.514    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/Q
                         net (fo=7, routed)           0.202    -0.171    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A5
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.924    -0.749    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.478    
                         clock uncertainty            0.084    -0.394    
    SLICE_X76Y15         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.224    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.117%)  route 0.202ns (58.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.650    -0.514    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/Q
                         net (fo=7, routed)           0.202    -0.171    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A5
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.924    -0.749    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.478    
                         clock uncertainty            0.084    -0.394    
    SLICE_X76Y15         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.224    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.624    -0.540    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/clk_out1
    SLICE_X67Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.312    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/fb_tag_back_h[20]
    SLICE_X66Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.267 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q[10]_i_1__45/O
                         net (fo=1, routed)           0.000    -0.267    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[21]_0[10]
    SLICE_X66Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.897    -0.776    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/clk_out1
    SLICE_X66Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.250    -0.527    
                         clock uncertainty            0.084    -0.443    
    SLICE_X66Y27         FDRE (Hold_fdre_C_D)         0.120    -0.323    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.731ns  (logic 4.971ns (26.539%)  route 13.760ns (73.461%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.805    17.225    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.349 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.635    17.984    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.084    19.156    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.984    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.676ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.695ns  (logic 4.971ns (26.590%)  route 13.724ns (73.410%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.805    17.225    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.349 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.599    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.084    19.156    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 4.971ns (26.591%)  route 13.723ns (73.409%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.809    17.229    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.353 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.594    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.084    19.156    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.694ns  (logic 4.971ns (26.591%)  route 13.723ns (73.409%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 18.744 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.809    17.229    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X70Y12         LUT3 (Prop_lut3_I2_O)        0.124    17.353 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.594    17.948    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.764    18.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X2Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.240    
                         clock uncertainty           -0.084    19.156    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.624    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.684ns  (logic 4.971ns (26.606%)  route 13.713ns (73.394%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.549    16.970    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.094 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.843    17.937    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.937    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 4.971ns (26.775%)  route 13.595ns (73.225%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.626    17.047    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X66Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.171 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.648    17.819    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.084    19.105    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.573    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.566ns  (logic 4.971ns (26.775%)  route 13.595ns (73.225%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.626    17.047    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X66Y13         LUT3 (Prop_lut3_I2_O)        0.124    17.171 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.648    17.819    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/WEA[0]
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.713    18.693    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.189    
                         clock uncertainty           -0.084    19.105    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.573    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.573    
                         arrival time                         -17.819    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.498ns  (logic 4.971ns (26.872%)  route 13.527ns (73.128%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.376    16.797    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X68Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.921 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.831    17.752    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.752    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.491ns  (logic 4.971ns (26.883%)  route 13.520ns (73.117%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.549    16.970    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    17.094 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.650    17.744    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X2Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.744    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.461ns  (logic 4.971ns (26.927%)  route 13.490ns (73.073%))
  Logic Levels:           22  (CARRY4=5 LUT2=1 LUT3=2 LUT4=2 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 18.734 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.793    -0.747    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X45Y22         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=15, routed)          1.009     0.718    mfp_sys/top/cpu/core/mmu/tlb_dtlb/D[10]
    SLICE_X49Y21         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3/O
                         net (fo=1, routed)           0.597     1.439    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__3_n_0
    SLICE_X51Y21         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__3/O
                         net (fo=1, routed)           0.000     1.563    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/S[0]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.095 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.095    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.209 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry0/match0_carry__0/CO[3]
                         net (fo=5, routed)           1.125     3.334    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I3_O)        0.124     3.458 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6/O
                         net (fo=22, routed)          0.990     4.448    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[14]_i_4__6_n_0
    SLICE_X62Y27         LUT5 (Prop_lut5_I3_O)        0.124     4.572 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51/O
                         net (fo=1, routed)           0.641     5.213    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_3__51_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I5_O)        0.124     5.337 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[0]_i_1__169/O
                         net (fo=11, routed)          0.787     6.124    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[51][0]
    SLICE_X66Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.248 f  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3/O
                         net (fo=1, routed)           0.162     6.410    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_26__3_n_0
    SLICE_X66Y20         LUT5 (Prop_lut5_I0_O)        0.124     6.534 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5/O
                         net (fo=1, routed)           0.592     7.126    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_21__5_n_0
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.250 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q[0]_i_13__9/O
                         net (fo=1, routed)           0.000     7.250    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[14][0]
    SLICE_X67Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.648 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.648    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[14]_0[0]
    SLICE_X67Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.762 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.762    mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_3__2_n_0
    SLICE_X67Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.919 r  mfp_sys/top/cpu/core/biu/_wr_buf_tag_f_reg_31_0_/cregister/cregister/q_reg[0]_i_2__3/CO[1]
                         net (fo=2, routed)           1.338     9.257    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q_reg[31][0]
    SLICE_X57Y12         LUT2 (Prop_lut2_I1_O)        0.355     9.612 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[0]_i_4__56/O
                         net (fo=1, routed)           0.693    10.305    mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q_reg[0]_20
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.326    10.631 r  mfp_sys/top/cpu/core/dcc/_dcc_dval_m_19_2_/cregister/cregister/q[0]_i_2__122/O
                         net (fo=3, routed)           0.898    11.528    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/st_hit_wrb
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.148    11.676 f  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg_reg/q[55]_i_2__0/O
                         net (fo=2, routed)           0.644    12.321    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/biu_wtbf
    SLICE_X61Y14         LUT3 (Prop_lut3_I1_O)        0.354    12.675 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_4__77/O
                         net (fo=2, routed)           0.452    13.127    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[0]_3
    SLICE_X61Y14         LUT5 (Prop_lut5_I0_O)        0.326    13.453 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_5__48/O
                         net (fo=4, routed)           0.814    14.267    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_34
    SLICE_X60Y16         LUT6 (Prop_lut6_I2_O)        0.124    14.391 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__319/O
                         net (fo=35, routed)          0.768    15.159    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.119    15.278 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=2, routed)           0.811    16.089    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_50
    SLICE_X67Y16         LUT6 (Prop_lut6_I1_O)        0.332    16.421 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_36__0/O
                         net (fo=8, routed)           0.376    16.797    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/dcc_dwstb
    SLICE_X68Y16         LUT3 (Prop_lut3_I2_O)        0.124    16.921 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.794    17.714    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.754    18.734    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X2Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.230    
                         clock uncertainty           -0.084    19.146    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.614    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.614    
                         arrival time                         -17.714    
  -------------------------------------------------------------------
                         slack                                  0.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.724%)  route 0.275ns (68.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.649    -0.515    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.275    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A1
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.923    -0.750    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X76Y16         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.140    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.724%)  route 0.275ns (68.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.649    -0.515    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y16         FDRE (Prop_fdre_C_Q)         0.128    -0.387 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[1]/Q
                         net (fo=7, routed)           0.275    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A1
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.923    -0.750    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y16         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X76Y16         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.255    -0.140    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 debounce/shift_swtch0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X3Y48          FDRE                                         r  debounce/shift_swtch0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/shift_swtch0_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.285    debounce/shift_swtch0[2]
    SLICE_X2Y48          LUT5 (Prop_lut5_I1_O)        0.045    -0.240 r  debounce/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    debounce/swtch_db[0]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  debounce/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.948    -0.725    debounce/clk_out1
    SLICE_X2Y48          FDRE                                         r  debounce/swtch_db_reg[0]/C
                         clock pessimism              0.246    -0.480    
                         clock uncertainty            0.084    -0.396    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.121    -0.275    debounce/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.149%)  route 0.225ns (57.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.640    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/clk_out1
    SLICE_X10Y7          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/HADDR_d_reg[3]_rep__1/Q
                         net (fo=17, routed)          0.225    -0.135    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/HADDR_d_reg[9]_rep__0[1]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.957    -0.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.444    
                         clock uncertainty            0.084    -0.361    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.178    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debounce/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X0Y2           FDRE                                         r  debounce/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.298    debounce/shift_swtch10_reg_n_0_[3]
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.045    -0.253 r  debounce/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debounce/swtch_db[10]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  debounce/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.948    -0.725    debounce/clk_out1
    SLICE_X1Y2           FDRE                                         r  debounce/swtch_db_reg[10]/C
                         clock pessimism              0.246    -0.480    
                         clock uncertainty            0.084    -0.396    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.091    -0.305    debounce/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X0Y42          FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.300    debounce/shift_pb1[3]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.045    -0.255 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.255    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    debounce/clk_out1
    SLICE_X1Y42          FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism              0.246    -0.482    
                         clock uncertainty            0.084    -0.398    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091    -0.307    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 debounce/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X0Y10          FDRE                                         r  debounce/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  debounce/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.301    debounce/shift_swtch13[3]
    SLICE_X1Y10          LUT5 (Prop_lut5_I0_O)        0.045    -0.256 r  debounce/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    debounce/swtch_db[13]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  debounce/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.945    -0.728    debounce/clk_out1
    SLICE_X1Y10          FDRE                                         r  debounce/swtch_db_reg[13]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.084    -0.399    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.091    -0.308    debounce/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.117%)  route 0.202ns (58.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.650    -0.514    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/Q
                         net (fo=7, routed)           0.202    -0.171    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A5
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.924    -0.749    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.478    
                         clock uncertainty            0.084    -0.394    
    SLICE_X76Y15         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.224    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR5
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.117%)  route 0.202ns (58.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.650    -0.514    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X72Y15         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[5]/Q
                         net (fo=7, routed)           0.202    -0.171    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/A5
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.924    -0.749    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/WCLK
    SLICE_X76Y15         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.478    
                         clock uncertainty            0.084    -0.394    
    SLICE_X76Y15         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170    -0.224    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.624    -0.540    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/clk_out1
    SLICE_X67Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.312    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/fb_tag_back_h[20]
    SLICE_X66Y27         LUT3 (Prop_lut3_I0_O)        0.045    -0.267 r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_back_h_31_10_/cregister/cregister/q[10]_i_1__45/O
                         net (fo=1, routed)           0.000    -0.267    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[21]_0[10]
    SLICE_X66Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.897    -0.776    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/clk_out1
    SLICE_X66Y27         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.250    -0.527    
                         clock uncertainty            0.084    -0.443    
    SLICE_X66Y27         FDRE (Hold_fdre_C_D)         0.120    -0.323    mfp_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.358ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.746ns (15.445%)  route 4.084ns (84.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.695     4.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.358    

Slack (MET) :             14.358ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.746ns (15.445%)  route 4.084ns (84.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.695     4.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.358    

Slack (MET) :             14.358ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.746ns (15.445%)  route 4.084ns (84.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.695     4.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.358    

Slack (MET) :             14.363ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.746ns (15.459%)  route 4.080ns (84.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.691     4.184    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 14.363    

Slack (MET) :             14.363ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.746ns (15.459%)  route 4.080ns (84.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.691     4.184    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 14.363    

Slack (MET) :             14.363ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.746ns (15.459%)  route 4.080ns (84.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.691     4.184    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 14.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.226ns (24.156%)  route 0.710ns (75.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.164     0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y8           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.154    -0.633    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.226ns (24.156%)  route 0.710ns (75.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.164     0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y8           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.154    -0.633    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.608    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.608    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.608    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.608    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.226ns (23.259%)  route 0.746ns (76.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.200     0.477    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y13          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/C
                         clock pessimism              0.249    -0.483    
    SLICE_X0Y13          FDCE (Remov_fdce_C_CLR)     -0.154    -0.637    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.791%)  route 0.811ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.265     0.542    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y6           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.129    -0.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.791%)  route 0.811ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.265     0.542    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y6           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.129    -0.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.791%)  route 0.811ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.265     0.542    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y6           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.129    -0.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  1.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.990ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.358ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.746ns (15.445%)  route 4.084ns (84.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.695     4.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.358    

Slack (MET) :             14.358ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.746ns (15.445%)  route 4.084ns (84.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.695     4.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.358    

Slack (MET) :             14.358ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.746ns (15.445%)  route 4.084ns (84.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.695     4.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.358    

Slack (MET) :             14.363ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.746ns (15.459%)  route 4.080ns (84.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.691     4.184    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 14.363    

Slack (MET) :             14.363ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.746ns (15.459%)  route 4.080ns (84.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.691     4.184    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 14.363    

Slack (MET) :             14.363ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.746ns (15.459%)  route 4.080ns (84.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.691     4.184    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 14.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.226ns (24.156%)  route 0.710ns (75.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.164     0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y8           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.154    -0.549    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.226ns (24.156%)  route 0.710ns (75.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.164     0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y8           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.154    -0.549    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.226ns (23.259%)  route 0.746ns (76.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.200     0.477    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y13          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/C
                         clock pessimism              0.249    -0.483    
                         clock uncertainty            0.084    -0.399    
    SLICE_X0Y13          FDCE (Remov_fdce_C_CLR)     -0.154    -0.553    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.791%)  route 0.811ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.265     0.542    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y6           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.084    -0.372    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.129    -0.501    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.791%)  route 0.811ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.265     0.542    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y6           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.084    -0.372    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.129    -0.501    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.791%)  route 0.811ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.265     0.542    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y6           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.084    -0.372    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.129    -0.501    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  1.043    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.990ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.325ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.325    

Slack (MET) :             14.358ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.746ns (15.445%)  route 4.084ns (84.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.695     4.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.358    

Slack (MET) :             14.358ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.746ns (15.445%)  route 4.084ns (84.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.695     4.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.358    

Slack (MET) :             14.358ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.746ns (15.445%)  route 4.084ns (84.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.695     4.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.358    

Slack (MET) :             14.363ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.746ns (15.459%)  route 4.080ns (84.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.691     4.184    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 14.363    

Slack (MET) :             14.363ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.746ns (15.459%)  route 4.080ns (84.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.691     4.184    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 14.363    

Slack (MET) :             14.363ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.746ns (15.459%)  route 4.080ns (84.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.691     4.184    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.084    19.154    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.547    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg
  -------------------------------------------------------------------
                         required time                         18.547    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 14.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.226ns (24.156%)  route 0.710ns (75.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.164     0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y8           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.154    -0.549    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.226ns (24.156%)  route 0.710ns (75.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.164     0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y8           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.154    -0.549    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]/C
                         clock pessimism              0.249    -0.479    
                         clock uncertainty            0.084    -0.395    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.524    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.226ns (23.259%)  route 0.746ns (76.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.200     0.477    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y13          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/C
                         clock pessimism              0.249    -0.483    
                         clock uncertainty            0.084    -0.399    
    SLICE_X0Y13          FDCE (Remov_fdce_C_CLR)     -0.154    -0.553    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.791%)  route 0.811ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.265     0.542    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y6           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.084    -0.372    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.129    -0.501    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.791%)  route 0.811ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.265     0.542    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y6           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.084    -0.372    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.129    -0.501    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.791%)  route 0.811ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.265     0.542    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y6           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.084    -0.372    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.129    -0.501    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  1.043    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.327ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.082    19.156    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.549    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                         18.549    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.327    

Slack (MET) :             14.327ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.082    19.156    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.549    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                         18.549    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.327    

Slack (MET) :             14.327ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.082    19.156    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.549    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[6]
  -------------------------------------------------------------------
                         required time                         18.549    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.327    

Slack (MET) :             14.327ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.746ns (15.338%)  route 4.118ns (84.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.729     4.222    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X20Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X20Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.082    19.156    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.549    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]
  -------------------------------------------------------------------
                         required time                         18.549    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                 14.327    

Slack (MET) :             14.360ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.746ns (15.445%)  route 4.084ns (84.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.695     4.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.082    19.156    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.549    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                         18.549    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.360    

Slack (MET) :             14.360ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.746ns (15.445%)  route 4.084ns (84.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.695     4.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.082    19.156    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.549    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                         18.549    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.360    

Slack (MET) :             14.360ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 0.746ns (15.445%)  route 4.084ns (84.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.695     4.188    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X18Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X18Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.082    19.156    
    SLICE_X18Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.549    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[5]
  -------------------------------------------------------------------
                         required time                         18.549    
                         arrival time                          -4.188    
  -------------------------------------------------------------------
                         slack                                 14.360    

Slack (MET) :             14.365ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.746ns (15.459%)  route 4.080ns (84.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.691     4.184    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.082    19.156    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.549    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                         18.549    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 14.365    

Slack (MET) :             14.365ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.746ns (15.459%)  route 4.080ns (84.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.691     4.184    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.082    19.156    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.549    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[2]
  -------------------------------------------------------------------
                         required time                         18.549    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 14.365    

Slack (MET) :             14.365ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.746ns (15.459%)  route 4.080ns (84.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.898    -0.642    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.419    -0.223 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           1.389     1.166    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.327     1.493 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         2.691     4.184    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/pbtn_db_reg[5]
    SLICE_X19Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X19Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg/C
                         clock pessimism              0.568    19.237    
                         clock uncertainty           -0.082    19.156    
    SLICE_X19Y2          FDCE (Recov_fdce_C_CLR)     -0.607    18.549    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_write_reg
  -------------------------------------------------------------------
                         required time                         18.549    
                         arrival time                          -4.184    
  -------------------------------------------------------------------
                         slack                                 14.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.226ns (24.156%)  route 0.710ns (75.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.164     0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y8           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.154    -0.633    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.226ns (24.156%)  route 0.710ns (75.844%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.164     0.441    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X1Y8           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X1Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X1Y8           FDCE (Remov_fdce_C_CLR)     -0.154    -0.633    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                          0.633    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.608    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.608    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.608    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.226ns (22.835%)  route 0.764ns (77.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.218     0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/pbtn_db_reg[5]
    SLICE_X2Y7           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/clk_out1
    SLICE_X2Y7           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]/C
                         clock pessimism              0.249    -0.479    
    SLICE_X2Y7           FDCE (Remov_fdce_C_CLR)     -0.129    -0.608    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_display/sevensegtimer/counter16/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.608    
                         arrival time                           0.495    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.226ns (23.259%)  route 0.746ns (76.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.200     0.477    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X0Y13          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.942    -0.731    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y13          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/C
                         clock pessimism              0.249    -0.483    
    SLICE_X0Y13          FDCE (Remov_fdce_C_CLR)     -0.154    -0.637    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]
  -------------------------------------------------------------------
                         required time                          0.637    
                         arrival time                           0.477    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.791%)  route 0.811ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.265     0.542    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y6           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.129    -0.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.791%)  route 0.811ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.265     0.542    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y6           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.129    -0.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[11]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.791%)  route 0.811ns (78.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.669    -0.495    debounce/clk_out1
    SLICE_X1Y7           FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.128    -0.367 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=4, routed)           0.546     0.179    debounce/pbtn_db[5]
    SLICE_X0Y7           LUT1 (Prop_lut1_I0_O)        0.098     0.277 f  debounce/rx_sync1_i_1/O
                         net (fo=166, routed)         0.265     0.542    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/pbtn_db_reg[5]
    SLICE_X6Y6           FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8378, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X6Y6           FDCE (Remov_fdce_C_CLR)     -0.129    -0.585    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  1.127    





