// SPDX-License-Identifier: GPL-2.0-or-later
/dts-v1/;

#include "rtl930x.dtsi"

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/leds/common.h>

/ {
	compatible = "zyxel,xmg1915-10e", "realtek,rtl838x-soc";
	model = "Zyxel XMG1915-10E Switch";

	leds {
		compatible = "gpio-leds";

		pinctrl-names = "default";
		pinctrl-0 = <&pinmux_disable_sys_led>;

		led_pwr_sys_green: led-0 {
			color = <LED_COLOR_ID_GREEN>;
			function = LED_FUNCTION_POWER;
			gpios = <&gpio0 0 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};

		led_pwr_sys_red: led-1 {
			color = <LED_COLOR_ID_RED>;
			function = LED_FUNCTION_POWER;
			gpios = <&gpio0 1 GPIO_ACTIVE_LOW>;
			default-state = "off";
		};
	};

	led_set: led_set {
		compatible = "realtek,rtl9300-leds";
		active-low;

		// Copper  <Red    Green  Blue>
		led_set0 = <0x0a80 0x0ba8 0x0a08>; // 100Mbps, 100/1000/2500Mbps, 2500Mbps
		// SFP+    <Green Blue>
		led_set1 = <0x0a28 0x0a09>; // 1/2.5Gbps, 2.5/10G

		// PoE and Cloud are 4 leds in total but software managed.
		// Affect them to led_set 1 to avoid shifting the others
		// incorrectly.
		realtek,led-set1-force-port-mask = <0x01800000>;
	};

	keys {
		compatible = "gpio-keys";

		mode {
			label = "restore";
			gpios = <&gpio0 22 GPIO_ACTIVE_LOW>;
			linux,code = <BTN_0>;
		};
	};

	sfp0: sfp-p9 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c0>;
		mod-def0-gpio = <&gpio0 12 GPIO_ACTIVE_LOW>;
		los-gpio = <&gpio0 13 GPIO_ACTIVE_HIGH>;
		tx-fault-gpio = <&gpio0 14 GPIO_ACTIVE_HIGH>;
		tx-disable-gpio = <&gpio0 5 GPIO_ACTIVE_HIGH>;
	};

	sfp1: sfp-p10 {
		compatible = "sff,sfp";
		i2c-bus = <&i2c1>;
		mod-def0-gpio = <&gpio0 16 GPIO_ACTIVE_LOW>;
		los-gpio = <&gpio0 17 GPIO_ACTIVE_HIGH>;
		tx-fault-gpio = <&gpio0 20 GPIO_ACTIVE_HIGH>;
		tx-disable-gpio = <&gpio0 15 GPIO_ACTIVE_HIGH>;
	};
};

&spi0 {
	status = "okay";

	flash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <10000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "bootbase";
				reg = <0x0 0x80000>;
				read-only;

				compatible = "fixed-partitions";
				#address-cells = <1>;
				#size-cells = <1>;

				partition@0 {
					label = "u-boot";
					reg = <0x0 0x7e000>;
				};

				partition@7e000 {
					label = "u-boot-env2";
					reg = <0x7e000 0x1000>;
				};

				partition@7f00 {
					label = "mrd";
					reg = <0x7f000 0x1000>;
				};
			};

			partition@80000 {
				label = "reserved";
				reg = <0x80000 0xf80000>;
				read-only;
			};

			partition@1260000 {
				label = "loader";
				reg = <0x1260000 0x30000>;
			};

			partition@1290000 {
				label = "firmware";
				reg = <0x1290000 0xd70000>;
				compatible = "openwrt,uimage", "denx,uimage";
			};
		};
	};
};

&i2c_mst1 {
	status = "okay";

	/* i2c of the left SFP+ cage seen from the front; port 9 */
	i2c0: i2c@0 {
		reg = <0>;
	};

	/* i2c of the right SFP+ cage seen from the front; port 10 */
	i2c1: i2c@1 {
		reg = <1>;
	};
};

&mdio_bus0 {
	/* External RTL8224 PHY */
	phy0: ethernet-phy@0 {
		reg = <0>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <0 0>;
	};
	phy1: ethernet-phy@1 {
		reg = <1>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <0 1>;
	};
	phy2: ethernet-phy@2 {
		reg = <2>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <0 2>;
	};
	phy3: ethernet-phy@3 {
		reg = <3>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <0 3>;
	};

	/* External RTL8224 PHY */
	phy8: ethernet-phy@8 {
		reg = <8>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <1 4>;
	};
	phy9: ethernet-phy@9 {
		reg = <9>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <1 5>;
	};
	phy10: ethernet-phy@10 {
		reg = <10>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <1 6>;
	};
	phy11: ethernet-phy@11 {
		reg = <11>;
		compatible = "ethernet-phy-ieee802.3-c45";
		realtek,smi-address = <1 7>;
	};
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			label = "lan1";
			pcs-handle = <&serdes2>;
			phy-handle = <&phy0>;
			phy-mode = "10g-qxgmii";
			led-set = <0>;
		};
		port@1 {
			reg = <1>;
			label = "lan2";
			phy-handle = <&phy1>;
			phy-mode = "10g-qxgmii";
			led-set = <0>;
		};
		port@2 {
			reg = <2>;
			label = "lan3";
			phy-handle = <&phy2>;
			phy-mode = "10g-qxgmii";
			led-set = <0>;
		};
		port@3 {
			reg = <3>;
			label = "lan4";
			phy-handle = <&phy3>;
			phy-mode = "10g-qxgmii";
			led-set = <0>;
		};
		port@8 {
			reg = <8>;
			label = "lan5";
			pcs-handle = <&serdes3>;
			phy-handle = <&phy8>;
			phy-mode = "10g-qxgmii";
			led-set = <0>;
		};
		port@9 {
			reg = <9>;
			label = "lan6";
			phy-handle = <&phy9>;
			phy-mode = "10g-qxgmii";
			led-set = <0>;
		};
		port@10 {
			reg = <10>;
			label = "lan7";
			phy-handle = <&phy10>;
			phy-mode = "10g-qxgmii";
			led-set = <0>;
		};
		port@11 {
			reg = <11>;
			label = "lan8";
			phy-handle = <&phy11>;
			phy-mode = "10g-qxgmii";
			led-set = <0>;
		};

		port@25 {
			reg = <25>;
			label = "lan9";
			pcs-handle = <&serdes7>;
			phy-mode = "2500base-x";
			sfp = <&sfp0>;
			led-set = <1>;
			managed = "in-band-status";
		};

		port@27 {
			reg = <27>;
			label = "lan10";
			pcs-handle = <&serdes9>;
			phy-mode = "2500base-x";
			sfp = <&sfp1>;
			led-set = <1>;
			managed = "in-band-status";
		};

		port@28 {
			ethernet = <&ethernet0>;
			reg = <28>;
			phy-mode = "internal";
			fixed-link {
				speed = <10000>;
				full-duplex;
			};
		};

	};
};
