#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar  4 05:34:55 2020
# Process ID: 7550
# Current directory: /home/gsaied/Desktop/old_rtl/fire4_squeeze
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire4_squeeze/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire4_squeeze/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire4_squeeze -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7558 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1424.453 ; gain = 69.000 ; free physical = 2089 ; free virtual = 6615
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire4_squeeze' [/home/gsaied/Desktop/old_rtl/fire4_squeeze/fire4_squeeze.sv:3]
	Parameter WOUT bound to: 32 - type: integer 
	Parameter DSP_NO bound to: 32 - type: integer 
	Parameter W_IN bound to: 64 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 128 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire4_squeeze/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/fire4_squeeze.sv:147]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire4_squeeze' [/home/gsaied/Desktop/old_rtl/fire4_squeeze/biasing_fire4_squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire4_squeeze' (2#1) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/biasing_fire4_squeeze.sv:2]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom_fire4_squeeze' [/home/gsaied/Desktop/old_rtl/fire4_squeeze/wrapper_rom_fire4_squeeze.sv:2]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 11 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_fire4_squeeze' [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 10 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:109]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:111]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:112]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:113]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:114]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:115]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:116]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:117]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:118]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:119]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:120]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:121]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:122]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:123]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:124]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:125]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:126]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:127]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:128]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:129]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:130]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:131]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:132]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:133]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:134]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:135]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:136]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:137]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:138]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:139]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:140]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:141]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_squeeze_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:142]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire4_squeeze' (3#1) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom_fire4_squeeze.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire4_squeeze' [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 7 - type: integer 
	Parameter NUM bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:15]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:18]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:21]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:24]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:27]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:30]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:33]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:36]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:39]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:42]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:45]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:48]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:51]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:54]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:57]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:60]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:63]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:66]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:69]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:72]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:75]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:78]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:81]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:84]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:87]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:90]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:93]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:96]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:99]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:102]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:105]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:108]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:110]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:111]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:112]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:113]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:114]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:115]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:116]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:117]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:118]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:119]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:120]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:121]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:122]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:123]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:124]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:125]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:126]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:127]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:128]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:129]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:130]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:131]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:132]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:133]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:134]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:135]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:136]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:137]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:138]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:139]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:140]
INFO: [Synth 8-3876] $readmem data file 'extend__file_fire4_squeeze_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:141]
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire4_squeeze' (4#1) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/rom2_fire4_squeeze.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom_fire4_squeeze' (5#1) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/wrapper_rom_fire4_squeeze.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fire4_squeeze' (6#1) [/home/gsaied/Desktop/old_rtl/fire4_squeeze/fire4_squeeze.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1493.203 ; gain = 137.750 ; free physical = 2025 ; free virtual = 6553
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1493.203 ; gain = 137.750 ; free physical = 2092 ; free virtual = 6625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1493.203 ; gain = 137.750 ; free physical = 2093 ; free virtual = 6626
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_squeeze/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.812 ; gain = 0.000 ; free physical = 1823 ; free virtual = 6356
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.812 ; gain = 0.000 ; free physical = 1822 ; free virtual = 6355
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2008.812 ; gain = 0.000 ; free physical = 1822 ; free virtual = 6355
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2008.812 ; gain = 653.359 ; free physical = 1920 ; free virtual = 6454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2008.812 ; gain = 653.359 ; free physical = 1920 ; free virtual = 6454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2008.812 ; gain = 653.359 ; free physical = 1922 ; free virtual = 6456
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fire4_squeeze_end" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2008.812 ; gain = 653.359 ; free physical = 1898 ; free virtual = 6431
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	               16 Bit    Registers := 64    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire4_squeeze 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 32    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 64    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module wrapper_rom_fire4_squeeze 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "fire4_squeeze_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:12 ; elapsed = 00:07:28 . Memory (MB): peak = 2722.781 ; gain = 1367.328 ; free physical = 943 ; free virtual = 5365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------+------------+---------------+----------------+
|Module Name               | RTL Object | Depth x Width | Implemented As | 
+--------------------------+------------+---------------+----------------+
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom2_fire4_squeeze        | p_0_out    | 128x16        | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|rom_fire4_squeeze         | p_0_out    | 1024x16       | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
|wrapper_rom_fire4_squeeze | p_0_out    | 128x16        | LUT            | 
+--------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_squeeze | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:20 ; elapsed = 00:07:36 . Memory (MB): peak = 2722.781 ; gain = 1367.328 ; free physical = 821 ; free virtual = 5251
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:34 ; elapsed = 00:07:51 . Memory (MB): peak = 2751.562 ; gain = 1396.109 ; free physical = 802 ; free virtual = 5225
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:47 ; elapsed = 00:08:04 . Memory (MB): peak = 2751.562 ; gain = 1396.109 ; free physical = 874 ; free virtual = 5297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:49 ; elapsed = 00:08:06 . Memory (MB): peak = 2751.562 ; gain = 1396.109 ; free physical = 867 ; free virtual = 5298
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:49 ; elapsed = 00:08:06 . Memory (MB): peak = 2751.562 ; gain = 1396.109 ; free physical = 867 ; free virtual = 5298
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:51 ; elapsed = 00:08:08 . Memory (MB): peak = 2751.562 ; gain = 1396.109 ; free physical = 867 ; free virtual = 5298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:51 ; elapsed = 00:08:08 . Memory (MB): peak = 2751.562 ; gain = 1396.109 ; free physical = 867 ; free virtual = 5298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:51 ; elapsed = 00:08:08 . Memory (MB): peak = 2751.562 ; gain = 1396.109 ; free physical = 867 ; free virtual = 5297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:51 ; elapsed = 00:08:08 . Memory (MB): peak = 2751.562 ; gain = 1396.109 ; free physical = 867 ; free virtual = 5297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   246|
|2     |DSP48E1 |    32|
|3     |LUT1    |   361|
|4     |LUT2    |    50|
|5     |LUT3    |   141|
|6     |LUT4    |    37|
|7     |LUT5    |  4305|
|8     |LUT6    |  6265|
|9     |MUXF7   |  3379|
|10    |MUXF8   |   813|
|11    |FDRE    |   624|
|12    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+----------------------+--------------------------+------+
|      |Instance              |Module                    |Cells |
+------+----------------------+--------------------------+------+
|1     |top                   |                          | 16254|
|2     |  \genblk1[0].mac_i   |mac                       |   400|
|3     |  \genblk1[10].mac_i  |mac_0                     |    62|
|4     |  \genblk1[11].mac_i  |mac_1                     |   561|
|5     |  \genblk1[12].mac_i  |mac_2                     |   543|
|6     |  \genblk1[13].mac_i  |mac_3                     |   576|
|7     |  \genblk1[14].mac_i  |mac_4                     |   585|
|8     |  \genblk1[15].mac_i  |mac_5                     |   393|
|9     |  \genblk1[16].mac_i  |mac_6                     |   403|
|10    |  \genblk1[17].mac_i  |mac_7                     |   394|
|11    |  \genblk1[18].mac_i  |mac_8                     |   399|
|12    |  \genblk1[19].mac_i  |mac_9                     |   577|
|13    |  \genblk1[1].mac_i   |mac_10                    |   545|
|14    |  \genblk1[20].mac_i  |mac_11                    |   415|
|15    |  \genblk1[21].mac_i  |mac_12                    |   403|
|16    |  \genblk1[22].mac_i  |mac_13                    |   431|
|17    |  \genblk1[23].mac_i  |mac_14                    |   562|
|18    |  \genblk1[24].mac_i  |mac_15                    |   396|
|19    |  \genblk1[25].mac_i  |mac_16                    |    38|
|20    |  \genblk1[26].mac_i  |mac_17                    |    31|
|21    |  \genblk1[27].mac_i  |mac_18                    |    41|
|22    |  \genblk1[28].mac_i  |mac_19                    |   583|
|23    |  \genblk1[29].mac_i  |mac_20                    |   586|
|24    |  \genblk1[2].mac_i   |mac_21                    |   532|
|25    |  \genblk1[30].mac_i  |mac_22                    |   556|
|26    |  \genblk1[31].mac_i  |mac_23                    |   584|
|27    |  \genblk1[3].mac_i   |mac_24                    |   388|
|28    |  \genblk1[4].mac_i   |mac_25                    |   567|
|29    |  \genblk1[5].mac_i   |mac_26                    |   569|
|30    |  \genblk1[6].mac_i   |mac_27                    |   431|
|31    |  \genblk1[7].mac_i   |mac_28                    |   619|
|32    |  \genblk1[8].mac_i   |mac_29                    |   602|
|33    |  \genblk1[9].mac_i   |mac_30                    |   575|
|34    |  u_2                 |wrapper_rom_fire4_squeeze |  1122|
|35    |    u1                |rom_fire4_squeeze         |  1094|
+------+----------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:51 ; elapsed = 00:08:08 . Memory (MB): peak = 2751.562 ; gain = 1396.109 ; free physical = 867 ; free virtual = 5297
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:36 ; elapsed = 00:07:52 . Memory (MB): peak = 2751.562 ; gain = 880.500 ; free physical = 922 ; free virtual = 5353
Synthesis Optimization Complete : Time (s): cpu = 00:07:51 ; elapsed = 00:08:09 . Memory (MB): peak = 2751.570 ; gain = 1396.109 ; free physical = 927 ; free virtual = 5358
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4470 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_squeeze/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_squeeze/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2751.570 ; gain = 0.000 ; free physical = 858 ; free virtual = 5289
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:56 ; elapsed = 00:08:13 . Memory (MB): peak = 2751.570 ; gain = 1404.113 ; free physical = 942 ; free virtual = 5372
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2829.543 ; gain = 77.973 ; free physical = 449 ; free virtual = 4880
# write_checkpoint -force temp_syn.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.543 ; gain = 0.000 ; free physical = 449 ; free virtual = 4880
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2861.559 ; gain = 0.000 ; free physical = 435 ; free virtual = 4875
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire4_squeeze/temp_syn.dcp' has been generated.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# }
# opt_design -directive ExploreArea
Command: opt_design -directive ExploreArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2861.562 ; gain = 0.000 ; free physical = 437 ; free virtual = 4871

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12133607a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.562 ; gain = 0.000 ; free physical = 437 ; free virtual = 4871

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 120517819

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2861.562 ; gain = 0.000 ; free physical = 413 ; free virtual = 4847
INFO: [Opt 31-389] Phase Retarget created 1442 cells and removed 1442 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 59c2861b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2861.562 ; gain = 0.000 ; free physical = 413 ; free virtual = 4847
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 72fa089f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2861.562 ; gain = 0.000 ; free physical = 410 ; free virtual = 4844
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 72fa089f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2861.562 ; gain = 0.000 ; free physical = 410 ; free virtual = 4844
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d9855597

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2861.562 ; gain = 0.000 ; free physical = 410 ; free virtual = 4844
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: d9855597

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2861.562 ; gain = 0.000 ; free physical = 410 ; free virtual = 4844
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: d9855597

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2861.562 ; gain = 0.000 ; free physical = 409 ; free virtual = 4843
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 23 modules.
INFO: [Opt 31-75] Optimized module 'fire4_squeeze'.
INFO: [Opt 31-75] Optimized module 'mac'.
INFO: [Opt 31-75] Optimized module 'mac_1'.
INFO: [Opt 31-75] Optimized module 'mac_10'.
INFO: [Opt 31-75] Optimized module 'mac_12'.
INFO: [Opt 31-75] Optimized module 'mac_14'.
INFO: [Opt 31-75] Optimized module 'mac_15'.
INFO: [Opt 31-75] Optimized module 'mac_19'.
INFO: [Opt 31-75] Optimized module 'mac_2'.
INFO: [Opt 31-75] Optimized module 'mac_20'.
INFO: [Opt 31-75] Optimized module 'mac_21'.
INFO: [Opt 31-75] Optimized module 'mac_22'.
INFO: [Opt 31-75] Optimized module 'mac_23'.
INFO: [Opt 31-75] Optimized module 'mac_25'.
INFO: [Opt 31-75] Optimized module 'mac_26'.
INFO: [Opt 31-75] Optimized module 'mac_28'.
INFO: [Opt 31-75] Optimized module 'mac_29'.
INFO: [Opt 31-75] Optimized module 'mac_3'.
INFO: [Opt 31-75] Optimized module 'mac_30'.
INFO: [Opt 31-75] Optimized module 'mac_4'.
INFO: [Opt 31-75] Optimized module 'mac_8'.
INFO: [Opt 31-75] Optimized module 'mac_9'.
INFO: [Opt 31-75] Optimized module 'wrapper_rom_fire4_squeeze'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: 1442009fe

Time (s): cpu = 00:05:56 ; elapsed = 00:02:03 . Memory (MB): peak = 2869.387 ; gain = 7.824 ; free physical = 442 ; free virtual = 4838
INFO: [Opt 31-389] Phase Resynthesis created 6899 cells and removed 9961 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1442009fe

Time (s): cpu = 00:05:56 ; elapsed = 00:02:03 . Memory (MB): peak = 2869.387 ; gain = 7.824 ; free physical = 442 ; free virtual = 4839
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1442  |            1442  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  Resynthesis                  |            6899  |            9961  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 442 ; free virtual = 4839
Ending Logic Optimization Task | Checksum: 811fd653

Time (s): cpu = 00:05:56 ; elapsed = 00:02:04 . Memory (MB): peak = 2869.387 ; gain = 7.824 ; free physical = 442 ; free virtual = 4839

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 811fd653

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 444 ; free virtual = 4840

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 811fd653

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 444 ; free virtual = 4840

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 444 ; free virtual = 4840
Ending Netlist Obfuscation Task | Checksum: 811fd653

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 444 ; free virtual = 4840
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:59 ; elapsed = 00:02:07 . Memory (MB): peak = 2869.387 ; gain = 7.828 ; free physical = 444 ; free virtual = 4840
# opt_design -merge_equivalent_drivers
Command: opt_design -merge_equivalent_drivers
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 442 ; free virtual = 4838

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Merging equivalent drivers
Phase 1 Merging equivalent drivers | Checksum: 1231770e6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 458 ; free virtual = 4846
INFO: [Opt 31-389] Phase Merging equivalent drivers created 0 cells and removed 90 cells
INFO: [Opt 31-1021] In phase Merging equivalent drivers, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Post Processing Netlist
Phase 2 Post Processing Netlist | Checksum: 1231770e6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 450 ; free virtual = 4846
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


------------------------------------------------------------------------------------------------------------------------
|  Phase                       |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
------------------------------------------------------------------------------------------------------------------------
|  Merging equivalent drivers  |               0  |              90  |                                              1  |
|  Post Processing Netlist     |               0  |               0  |                                              0  |
------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b1f48ad6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 450 ; free virtual = 4846

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 450 ; free virtual = 4846
Ending Netlist Obfuscation Task | Checksum: 1b1f48ad6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 450 ; free virtual = 4846
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 450 ; free virtual = 4846
# report_utilization -file post_utiliziation.rpt
# report_utilization -hierarchical -file post_hierarchical_utilization.rpt
# report_timing -file post_opt_timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 05:59:41 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire4_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 9522 |     0 |    433200 |  2.20 |
|   LUT as Logic          | 9522 |     0 |    433200 |  2.20 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |  552 |     0 |    866400 |  0.06 |
|   Register as Flip Flop |  552 |     0 |    866400 |  0.06 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                | 1937 |     0 |    216600 |  0.89 |
| F8 Muxes                |  813 |     0 |    108300 |  0.75 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 551   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   32 |     0 |      3600 |  0.89 |
|   DSP48E1 only |   32 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 7761 |                 LUT |
| MUXF7    | 1937 |               MuxFx |
| LUT5     | 1189 |                 LUT |
| MUXF8    |  813 |               MuxFx |
| FDRE     |  551 |        Flop & Latch |
| LUT1     |  361 |                 LUT |
| CARRY4   |  246 |          CarryLogic |
| LUT3     |  103 |                 LUT |
| LUT2     |   66 |                 LUT |
| LUT4     |   42 |                 LUT |
| DSP48E1  |   32 |    Block Arithmetic |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
opt_design -directive ExploreSequentialArea
Command: opt_design -directive ExploreSequentialArea
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreSequentialArea
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 361 ; free virtual = 4744

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1b1f48ad6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 362 ; free virtual = 4744

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19011dd7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 403 ; free virtual = 4786
INFO: [Opt 31-389] Phase Retarget created 51 cells and removed 51 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19011dd7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 403 ; free virtual = 4786
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: dab54cb4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 403 ; free virtual = 4786
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: dab54cb4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 403 ; free virtual = 4786
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 681f3e5e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 403 ; free virtual = 4786
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 6 Constant propagation | Checksum: 681f3e5e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 404 ; free virtual = 4786
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Sweep
Phase 7 Sweep | Checksum: 681f3e5e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 404 ; free virtual = 4786
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 8 Resynthesis
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Opt 31-74] Optimized 11 modules.
INFO: [Opt 31-75] Optimized module 'fire4_squeeze'.
INFO: [Opt 31-75] Optimized module 'mac_1'.
INFO: [Opt 31-75] Optimized module 'mac_10'.
INFO: [Opt 31-75] Optimized module 'mac_14'.
INFO: [Opt 31-75] Optimized module 'mac_2'.
INFO: [Opt 31-75] Optimized module 'mac_21'.
INFO: [Opt 31-75] Optimized module 'mac_22'.
INFO: [Opt 31-75] Optimized module 'mac_25'.
INFO: [Opt 31-75] Optimized module 'mac_26'.
INFO: [Opt 31-75] Optimized module 'mac_28'.
INFO: [Opt 31-75] Optimized module 'mac_29'.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 8 Resynthesis | Checksum: c0b1c839

Time (s): cpu = 00:06:02 ; elapsed = 00:01:58 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 399 ; free virtual = 4605
INFO: [Opt 31-389] Phase Resynthesis created 3372 cells and removed 3506 cells
INFO: [Opt 31-1021] In phase Resynthesis, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: c0b1c839

Time (s): cpu = 00:06:02 ; elapsed = 00:01:59 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 399 ; free virtual = 4605
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              51  |              51  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              2  |
|  Sweep                        |               0  |               0  |                                              2  |
|  Resynthesis                  |            3372  |            3506  |                                              2  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 399 ; free virtual = 4605
Ending Logic Optimization Task | Checksum: 1143289a2

Time (s): cpu = 00:06:03 ; elapsed = 00:01:59 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 397 ; free virtual = 4603

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1143289a2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 401 ; free virtual = 4602

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1143289a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 401 ; free virtual = 4602

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 401 ; free virtual = 4602
Ending Netlist Obfuscation Task | Checksum: 1143289a2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 401 ; free virtual = 4602
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:06 ; elapsed = 00:02:02 . Memory (MB): peak = 2869.387 ; gain = 0.000 ; free physical = 401 ; free virtual = 4602
0
report_utilization 
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Mar  4 06:02:18 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization
| Design       : fire4_squeeze
| Device       : 7vx690tffg1157-3
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice LUTs*             | 9470 |     0 |    433200 |  2.19 |
|   LUT as Logic          | 9470 |     0 |    433200 |  2.19 |
|   LUT as Memory         |    0 |     0 |    174200 |  0.00 |
| Slice Registers         |  521 |     0 |    866400 |  0.06 |
|   Register as Flip Flop |  521 |     0 |    866400 |  0.06 |
|   Register as Latch     |    0 |     0 |    866400 |  0.00 |
| F7 Muxes                | 1886 |     0 |    216600 |  0.87 |
| F8 Muxes                |  813 |     0 |    108300 |  0.75 |
+-------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 520   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |      1470 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |      1470 |  0.00 |
|   RAMB18       |    0 |     0 |      2940 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   32 |     0 |      3600 |  0.89 |
|   DSP48E1 only |   32 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |        20 |  0.00 |
| PHASER_REF                  |    0 |     0 |        20 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        80 |  0.00 |
| IN_FIFO                     |    0 |     0 |        80 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |        20 |  0.00 |
| IBUFDS                      |    0 |     0 |       576 |  0.00 |
| GTHE2_CHANNEL               |    0 |     0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        80 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        80 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |      1000 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |       600 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        80 |  0.00 |
| MMCME2_ADV |    0 |     0 |        20 |  0.00 |
| PLLE2_ADV  |    0 |     0 |        20 |  0.00 |
| BUFMRCE    |    0 |     0 |        40 |  0.00 |
| BUFHCE     |    0 |     0 |       240 |  0.00 |
| BUFR       |    0 |     0 |        80 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_3_0    |    0 |     0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 7816 |                 LUT |
| MUXF7    | 1886 |               MuxFx |
| LUT5     | 1100 |                 LUT |
| MUXF8    |  813 |               MuxFx |
| FDRE     |  520 |        Flop & Latch |
| LUT1     |  361 |                 LUT |
| CARRY4   |  246 |          CarryLogic |
| LUT3     |   83 |                 LUT |
| LUT2     |   64 |                 LUT |
| LUT4     |   46 |                 LUT |
| DSP48E1  |   32 |    Block Arithmetic |
| FDSE     |    1 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


vi post_utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi post_utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 06:03:59 2020...
