{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 11:41:28 2013 " "Info: Processing started: Wed Sep 11 11:41:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tutorial2 -c tutorial2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutorial2 -c tutorial2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 96 -112 56 112 "CLOCK_50" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[0\] " "Info: Assuming node \"SW\[0\]\" is an undefined clock" {  } { { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 32 -104 64 48 "SW\[0\]" "" } } } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 62 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register LCD_Display:inst\|CLK_COUNT_400HZ\[6\] register LCD_Display:inst\|CLK_400HZ 241.37 MHz 4.143 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 241.37 MHz between source register \"LCD_Display:inst\|CLK_COUNT_400HZ\[6\]\" and destination register \"LCD_Display:inst\|CLK_400HZ\" (period= 4.143 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.117 ns + Longest register register " "Info: + Longest register to register delay is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst\|CLK_COUNT_400HZ\[6\] 1 REG LCFF_X2_Y18_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y18_N25; Fanout = 3; REG Node = 'LCD_Display:inst\|CLK_COUNT_400HZ\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst|CLK_COUNT_400HZ[6] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.438 ns) 1.198 ns LCD_Display:inst\|LessThan0~0 2 COMB LCCOMB_X2_Y17_N28 1 " "Info: 2: + IC(0.760 ns) + CELL(0.438 ns) = 1.198 ns; Loc. = LCCOMB_X2_Y17_N28; Fanout = 1; COMB Node = 'LCD_Display:inst\|LessThan0~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.198 ns" { LCD_Display:inst|CLK_COUNT_400HZ[6] LCD_Display:inst|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.591 ns LCD_Display:inst\|LessThan0~1 3 COMB LCCOMB_X2_Y17_N22 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.591 ns; Loc. = LCCOMB_X2_Y17_N22; Fanout = 1; COMB Node = 'LCD_Display:inst\|LessThan0~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { LCD_Display:inst|LessThan0~0 LCD_Display:inst|LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 1.995 ns LCD_Display:inst\|LessThan0~2 4 COMB LCCOMB_X2_Y17_N24 2 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X2_Y17_N24; Fanout = 2; COMB Node = 'LCD_Display:inst\|LessThan0~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.404 ns" { LCD_Display:inst|LessThan0~1 LCD_Display:inst|LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.150 ns) 3.033 ns LCD_Display:inst\|CLK_400HZ~0 5 COMB LCCOMB_X1_Y18_N12 1 " "Info: 5: + IC(0.888 ns) + CELL(0.150 ns) = 3.033 ns; Loc. = LCCOMB_X1_Y18_N12; Fanout = 1; COMB Node = 'LCD_Display:inst\|CLK_400HZ~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.038 ns" { LCD_Display:inst|LessThan0~2 LCD_Display:inst|CLK_400HZ~0 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.117 ns LCD_Display:inst\|CLK_400HZ 6 REG LCFF_X1_Y18_N13 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.117 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst|CLK_400HZ~0 LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.972 ns ( 31.18 % ) " "Info: Total cell delay = 0.972 ns ( 31.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.145 ns ( 68.82 % ) " "Info: Total interconnect delay = 2.145 ns ( 68.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.117 ns" { LCD_Display:inst|CLK_COUNT_400HZ[6] LCD_Display:inst|LessThan0~0 LCD_Display:inst|LessThan0~1 LCD_Display:inst|LessThan0~2 LCD_Display:inst|CLK_400HZ~0 LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.117 ns" { LCD_Display:inst|CLK_COUNT_400HZ[6] {} LCD_Display:inst|LessThan0~0 {} LCD_Display:inst|LessThan0~1 {} LCD_Display:inst|LessThan0~2 {} LCD_Display:inst|CLK_400HZ~0 {} LCD_Display:inst|CLK_400HZ {} } { 0.000ns 0.760ns 0.243ns 0.254ns 0.888ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.812 ns - Smallest " "Info: - Smallest clock skew is -0.812 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 1.868 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 1.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 96 -112 56 112 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.537 ns) 1.868 ns LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.332 ns) + CELL(0.537 ns) = 1.868 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.869 ns" { CLOCK_50 LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 82.23 % ) " "Info: Total cell delay = 1.536 ns ( 82.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.332 ns ( 17.77 % ) " "Info: Total interconnect delay = 0.332 ns ( 17.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.868 ns" { CLOCK_50 LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.868 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:inst|CLK_400HZ {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 96 -112 56 112 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 96 -112 56 112 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns LCD_Display:inst\|CLK_COUNT_400HZ\[6\] 3 REG LCFF_X2_Y18_N25 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X2_Y18_N25; Fanout = 3; REG Node = 'LCD_Display:inst\|CLK_COUNT_400HZ\[6\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl LCD_Display:inst|CLK_COUNT_400HZ[6] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst|CLK_COUNT_400HZ[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst|CLK_COUNT_400HZ[6] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.868 ns" { CLOCK_50 LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.868 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:inst|CLK_400HZ {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst|CLK_COUNT_400HZ[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst|CLK_COUNT_400HZ[6] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 62 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.117 ns" { LCD_Display:inst|CLK_COUNT_400HZ[6] LCD_Display:inst|LessThan0~0 LCD_Display:inst|LessThan0~1 LCD_Display:inst|LessThan0~2 LCD_Display:inst|CLK_400HZ~0 LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.117 ns" { LCD_Display:inst|CLK_COUNT_400HZ[6] {} LCD_Display:inst|LessThan0~0 {} LCD_Display:inst|LessThan0~1 {} LCD_Display:inst|LessThan0~2 {} LCD_Display:inst|CLK_400HZ~0 {} LCD_Display:inst|CLK_400HZ {} } { 0.000ns 0.760ns 0.243ns 0.254ns 0.888ns 0.000ns } { 0.000ns 0.438ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.868 ns" { CLOCK_50 LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.868 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:inst|CLK_400HZ {} } { 0.000ns 0.000ns 0.332ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst|CLK_COUNT_400HZ[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst|CLK_COUNT_400HZ[6] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SW\[0\] register register lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[0\] lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[7\] 420.17 MHz Internal " "Info: Clock \"SW\[0\]\" Internal fmax is restricted to 420.17 MHz between source register \"lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[0\]\" and destination register \"lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[7\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.620 ns + Longest register register " "Info: + Longest register to register delay is 1.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[0\] 1 REG LCFF_X37_Y32_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y32_N1; Fanout = 3; REG Node = 'lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.393 ns) 0.700 ns lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X37_Y32_N0 2 " "Info: 2: + IC(0.307 ns) + CELL(0.393 ns) = 0.700 ns; Loc. = LCCOMB_X37_Y32_N0; Fanout = 2; COMB Node = 'lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.700 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.771 ns lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X37_Y32_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.771 ns; Loc. = LCCOMB_X37_Y32_N2; Fanout = 2; COMB Node = 'lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.842 ns lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X37_Y32_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.842 ns; Loc. = LCCOMB_X37_Y32_N4; Fanout = 2; COMB Node = 'lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 45 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.913 ns lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X37_Y32_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.913 ns; Loc. = LCCOMB_X37_Y32_N6; Fanout = 2; COMB Node = 'lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.984 ns lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X37_Y32_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.984 ns; Loc. = LCCOMB_X37_Y32_N8; Fanout = 2; COMB Node = 'lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.055 ns lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X37_Y32_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.055 ns; Loc. = LCCOMB_X37_Y32_N10; Fanout = 2; COMB Node = 'lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 60 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.126 ns lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X37_Y32_N12 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.126 ns; Loc. = LCCOMB_X37_Y32_N12; Fanout = 1; COMB Node = 'lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 65 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.536 ns lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita7 9 COMB LCCOMB_X37_Y32_N14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.536 ns; Loc. = LCCOMB_X37_Y32_N14; Fanout = 1; COMB Node = 'lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|counter_comb_bita7'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.620 ns lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[7\] 10 REG LCFF_X37_Y32_N15 2 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 1.620 ns; Loc. = LCFF_X37_Y32_N15; Fanout = 2; REG Node = 'lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7 lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 81.05 % ) " "Info: Total cell delay = 1.313 ns ( 81.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.307 ns ( 18.95 % ) " "Info: Total interconnect delay = 0.307 ns ( 18.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.620 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7 lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.620 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7 {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 2.667 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[0\]\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 32 -104 64 48 "SW\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns SW\[0\]~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'SW\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.113 ns" { SW[0] SW[0]~clkctrl } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 32 -104 64 48 "SW\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.667 ns lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[7\] 3 REG LCFF_X37_Y32_N15 2 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X37_Y32_N15; Fanout = 2; REG Node = 'lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[7\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.555 ns" { SW[0]~clkctrl lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { SW[0] SW[0]~clkctrl lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { SW[0] {} SW[0]~combout {} SW[0]~clkctrl {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.113ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 2.667 ns - Longest register " "Info: - Longest clock path from clock \"SW\[0\]\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 32 -104 64 48 "SW\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns SW\[0\]~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'SW\[0\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.113 ns" { SW[0] SW[0]~clkctrl } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 32 -104 64 48 "SW\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 2.667 ns lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[0\] 3 REG LCFF_X37_Y32_N1 3 " "Info: 3: + IC(1.018 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X37_Y32_N1; Fanout = 3; REG Node = 'lpm_count0:inst1\|lpm_counter:lpm_counter_component\|cntr_u2i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.555 ns" { SW[0]~clkctrl lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { SW[0] SW[0]~clkctrl lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { SW[0] {} SW[0]~combout {} SW[0]~clkctrl {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.113ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { SW[0] SW[0]~clkctrl lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { SW[0] {} SW[0]~combout {} SW[0]~clkctrl {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.113ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { SW[0] SW[0]~clkctrl lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { SW[0] {} SW[0]~combout {} SW[0]~clkctrl {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.113ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.620 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7 lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.620 ns" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita0~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita1~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita2~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita3~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita4~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita5~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita6~COUT {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|counter_comb_bita7 {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] {} } { 0.000ns 0.307ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { SW[0] SW[0]~clkctrl lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { SW[0] {} SW[0]~combout {} SW[0]~clkctrl {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.113ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.667 ns" { SW[0] SW[0]~clkctrl lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.667 ns" { SW[0] {} SW[0]~combout {} SW[0]~clkctrl {} lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.113ns 1.018ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { lpm_count0:inst1|lpm_counter:lpm_counter_component|cntr_u2i:auto_generated|safe_q[7] {} } {  } {  } "" } } { "db/cntr_u2i.tdf" "" { Text "Z:/My Documents/Desktop/tutorial2/db/cntr_u2i.tdf" 82 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:inst\|CLK_COUNT_400HZ\[9\] KEY\[3\] CLOCK_50 0.597 ns register " "Info: tsu for register \"LCD_Display:inst\|CLK_COUNT_400HZ\[9\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 0.597 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.313 ns + Longest pin register " "Info: + Longest pin to register delay is 3.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[3\] 1 PIN PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 208 -96 72 224 "KEY\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.275 ns) 2.135 ns LCD_Display:inst\|CLK_COUNT_400HZ\[0\]~52 2 COMB LCCOMB_X2_Y17_N20 20 " "Info: 2: + IC(0.861 ns) + CELL(0.275 ns) = 2.135 ns; Loc. = LCCOMB_X2_Y17_N20; Fanout = 20; COMB Node = 'LCD_Display:inst\|CLK_COUNT_400HZ\[0\]~52'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.136 ns" { KEY[3] LCD_Display:inst|CLK_COUNT_400HZ[0]~52 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.510 ns) 3.313 ns LCD_Display:inst\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X2_Y18_N31 3 " "Info: 3: + IC(0.668 ns) + CELL(0.510 ns) = 3.313 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 3; REG Node = 'LCD_Display:inst\|CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.178 ns" { LCD_Display:inst|CLK_COUNT_400HZ[0]~52 LCD_Display:inst|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 53.85 % ) " "Info: Total cell delay = 1.784 ns ( 53.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.529 ns ( 46.15 % ) " "Info: Total interconnect delay = 1.529 ns ( 46.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.313 ns" { KEY[3] LCD_Display:inst|CLK_COUNT_400HZ[0]~52 LCD_Display:inst|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.313 ns" { KEY[3] {} KEY[3]~combout {} LCD_Display:inst|CLK_COUNT_400HZ[0]~52 {} LCD_Display:inst|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.861ns 0.668ns } { 0.000ns 0.999ns 0.275ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 101 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 96 -112 56 112 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 96 -112 56 112 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns LCD_Display:inst\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X2_Y18_N31 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X2_Y18_N31; Fanout = 3; REG Node = 'LCD_Display:inst\|CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl LCD_Display:inst|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.313 ns" { KEY[3] LCD_Display:inst|CLK_COUNT_400HZ[0]~52 LCD_Display:inst|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.313 ns" { KEY[3] {} KEY[3]~combout {} LCD_Display:inst|CLK_COUNT_400HZ[0]~52 {} LCD_Display:inst|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.861ns 0.668ns } { 0.000ns 0.999ns 0.275ns 0.510ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LCD_DATA\[3\] LCD_Display:inst\|DATA_BUS_VALUE\[3\] 8.297 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LCD_DATA\[3\]\" through register \"LCD_Display:inst\|DATA_BUS_VALUE\[3\]\" is 8.297 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 4.293 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 4.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 96 -112 56 112 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.118 ns LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.119 ns" { CLOCK_50 LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.744 ns LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G0 39 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.744 ns; Loc. = CLKCTRL_G0; Fanout = 39; COMB Node = 'LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.626 ns" { LCD_Display:inst|CLK_400HZ LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.293 ns LCD_Display:inst\|DATA_BUS_VALUE\[3\] 4 REG LCFF_X35_Y32_N17 2 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 4.293 ns; Loc. = LCFF_X35_Y32_N17; Fanout = 2; REG Node = 'LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.549 ns" { LCD_Display:inst|CLK_400HZ~clkctrl LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.11 % ) " "Info: Total cell delay = 2.323 ns ( 54.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.970 ns ( 45.89 % ) " "Info: Total interconnect delay = 1.970 ns ( 45.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 LCD_Display:inst|CLK_400HZ LCD_Display:inst|CLK_400HZ~clkctrl LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:inst|CLK_400HZ {} LCD_Display:inst|CLK_400HZ~clkctrl {} LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.332ns 0.626ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.754 ns + Longest register pin " "Info: + Longest register to pin delay is 3.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst\|DATA_BUS_VALUE\[3\] 1 REG LCFF_X35_Y32_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y32_N17; Fanout = 2; REG Node = 'LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(2.798 ns) 3.754 ns LCD_DATA\[3\] 2 PIN PIN_B14 0 " "Info: 2: + IC(0.956 ns) + CELL(2.798 ns) = 3.754 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'LCD_DATA\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.754 ns" { LCD_Display:inst|DATA_BUS_VALUE[3] LCD_DATA[3] } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 256 552 729 272 "LCD_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 74.53 % ) " "Info: Total cell delay = 2.798 ns ( 74.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.956 ns ( 25.47 % ) " "Info: Total interconnect delay = 0.956 ns ( 25.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.754 ns" { LCD_Display:inst|DATA_BUS_VALUE[3] LCD_DATA[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.754 ns" { LCD_Display:inst|DATA_BUS_VALUE[3] {} LCD_DATA[3] {} } { 0.000ns 0.956ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.293 ns" { CLOCK_50 LCD_Display:inst|CLK_400HZ LCD_Display:inst|CLK_400HZ~clkctrl LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.293 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:inst|CLK_400HZ {} LCD_Display:inst|CLK_400HZ~clkctrl {} LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.332ns 0.626ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.754 ns" { LCD_Display:inst|DATA_BUS_VALUE[3] LCD_DATA[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.754 ns" { LCD_Display:inst|DATA_BUS_VALUE[3] {} LCD_DATA[3] {} } { 0.000ns 0.956ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LCD_Display:inst\|CHAR_COUNT\[3\] KEY\[3\] CLOCK_50 0.520 ns register " "Info: th for register \"LCD_Display:inst\|CHAR_COUNT\[3\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 0.520 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.295 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 4.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 96 -112 56 112 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.787 ns) 2.118 ns LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X1_Y18_N13 2 " "Info: 2: + IC(0.332 ns) + CELL(0.787 ns) = 2.118 ns; Loc. = LCFF_X1_Y18_N13; Fanout = 2; REG Node = 'LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.119 ns" { CLOCK_50 LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.744 ns LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G0 39 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.744 ns; Loc. = CLKCTRL_G0; Fanout = 39; COMB Node = 'LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.626 ns" { LCD_Display:inst|CLK_400HZ LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 4.295 ns LCD_Display:inst\|CHAR_COUNT\[3\] 4 REG LCFF_X36_Y32_N19 15 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 4.295 ns; Loc. = LCFF_X36_Y32_N19; Fanout = 15; REG Node = 'LCD_Display:inst\|CHAR_COUNT\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.551 ns" { LCD_Display:inst|CLK_400HZ~clkctrl LCD_Display:inst|CHAR_COUNT[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.09 % ) " "Info: Total cell delay = 2.323 ns ( 54.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.972 ns ( 45.91 % ) " "Info: Total interconnect delay = 1.972 ns ( 45.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.295 ns" { CLOCK_50 LCD_Display:inst|CLK_400HZ LCD_Display:inst|CLK_400HZ~clkctrl LCD_Display:inst|CHAR_COUNT[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.295 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:inst|CLK_400HZ {} LCD_Display:inst|CLK_400HZ~clkctrl {} LCD_Display:inst|CHAR_COUNT[3] {} } { 0.000ns 0.000ns 0.332ns 0.626ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.041 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns KEY\[3\] 1 PIN PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "tutorial2.bdf" "" { Schematic "Z:/My Documents/Desktop/tutorial2/tutorial2.bdf" { { 208 -96 72 224 "KEY\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.660 ns) 4.041 ns LCD_Display:inst\|CHAR_COUNT\[3\] 2 REG LCFF_X36_Y32_N19 15 " "Info: 2: + IC(2.382 ns) + CELL(0.660 ns) = 4.041 ns; Loc. = LCFF_X36_Y32_N19; Fanout = 15; REG Node = 'LCD_Display:inst\|CHAR_COUNT\[3\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.042 ns" { KEY[3] LCD_Display:inst|CHAR_COUNT[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "Z:/My Documents/Desktop/tutorial2/lcd_display.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 41.05 % ) " "Info: Total cell delay = 1.659 ns ( 41.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.382 ns ( 58.95 % ) " "Info: Total interconnect delay = 2.382 ns ( 58.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.041 ns" { KEY[3] LCD_Display:inst|CHAR_COUNT[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.041 ns" { KEY[3] {} KEY[3]~combout {} LCD_Display:inst|CHAR_COUNT[3] {} } { 0.000ns 0.000ns 2.382ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.295 ns" { CLOCK_50 LCD_Display:inst|CLK_400HZ LCD_Display:inst|CLK_400HZ~clkctrl LCD_Display:inst|CHAR_COUNT[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.295 ns" { CLOCK_50 {} CLOCK_50~combout {} LCD_Display:inst|CLK_400HZ {} LCD_Display:inst|CLK_400HZ~clkctrl {} LCD_Display:inst|CHAR_COUNT[3] {} } { 0.000ns 0.000ns 0.332ns 0.626ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.041 ns" { KEY[3] LCD_Display:inst|CHAR_COUNT[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.041 ns" { KEY[3] {} KEY[3]~combout {} LCD_Display:inst|CHAR_COUNT[3] {} } { 0.000ns 0.000ns 2.382ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 11:41:29 2013 " "Info: Processing ended: Wed Sep 11 11:41:29 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
