<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › iwlwifi › iwl-trans-pcie-rx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>iwl-trans-pcie-rx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2003 - 2012 Intel Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Portions of this file are derived from the ipw3945 project, as well</span>
<span class="cm"> * as portions of the ieee80211 subsystem header files.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution in the</span>
<span class="cm"> * file called LICENSE.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> *  Intel Linux Wireless &lt;ilw@linux.intel.com&gt;</span>
<span class="cm"> * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<span class="cm"> *</span>
<span class="cm"> *****************************************************************************/</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/wait.h&gt;</span>
<span class="cp">#include &lt;linux/gfp.h&gt;</span>

<span class="cp">#include &quot;iwl-prph.h&quot;</span>
<span class="cp">#include &quot;iwl-io.h&quot;</span>
<span class="cp">#include &quot;iwl-trans-pcie-int.h&quot;</span>
<span class="cp">#include &quot;iwl-op-mode.h&quot;</span>

<span class="cp">#ifdef CONFIG_IWLWIFI_IDI</span>
<span class="cp">#include &quot;iwl-amfh.h&quot;</span>
<span class="cp">#endif</span>

<span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * RX path functions</span>
<span class="cm"> *</span>
<span class="cm"> ******************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> * Rx theory of operation</span>
<span class="cm"> *</span>
<span class="cm"> * Driver allocates a circular buffer of Receive Buffer Descriptors (RBDs),</span>
<span class="cm"> * each of which point to Receive Buffers to be filled by the NIC.  These get</span>
<span class="cm"> * used not only for Rx frames, but for any command response or notification</span>
<span class="cm"> * from the NIC.  The driver and NIC manage the Rx buffers by means</span>
<span class="cm"> * of indexes into the circular buffer.</span>
<span class="cm"> *</span>
<span class="cm"> * Rx Queue Indexes</span>
<span class="cm"> * The host/firmware share two index registers for managing the Rx buffers.</span>
<span class="cm"> *</span>
<span class="cm"> * The READ index maps to the first position that the firmware may be writing</span>
<span class="cm"> * to -- the driver can read up to (but not including) this position and get</span>
<span class="cm"> * good data.</span>
<span class="cm"> * The READ index is managed by the firmware once the card is enabled.</span>
<span class="cm"> *</span>
<span class="cm"> * The WRITE index maps to the last position the driver has read from -- the</span>
<span class="cm"> * position preceding WRITE is the last slot the firmware can place a packet.</span>
<span class="cm"> *</span>
<span class="cm"> * The queue is empty (no good data) if WRITE = READ - 1, and is full if</span>
<span class="cm"> * WRITE = READ.</span>
<span class="cm"> *</span>
<span class="cm"> * During initialization, the host sets up the READ queue position to the first</span>
<span class="cm"> * INDEX position, and WRITE to the last (READ - 1 wrapped)</span>
<span class="cm"> *</span>
<span class="cm"> * When the firmware places a packet in a buffer, it will advance the READ index</span>
<span class="cm"> * and fire the RX interrupt.  The driver can then query the READ index and</span>
<span class="cm"> * process as many packets as possible, moving the WRITE index forward as it</span>
<span class="cm"> * resets the Rx queue buffers with new memory.</span>
<span class="cm"> *</span>
<span class="cm"> * The management in the driver is as follows:</span>
<span class="cm"> * + A list of pre-allocated SKBs is stored in iwl-&gt;rxq-&gt;rx_free.  When</span>
<span class="cm"> *   iwl-&gt;rxq-&gt;free_count drops to or below RX_LOW_WATERMARK, work is scheduled</span>
<span class="cm"> *   to replenish the iwl-&gt;rxq-&gt;rx_free.</span>
<span class="cm"> * + In iwl_rx_replenish (scheduled) if &#39;processed&#39; != &#39;read&#39; then the</span>
<span class="cm"> *   iwl-&gt;rxq is replenished and the READ INDEX is updated (updating the</span>
<span class="cm"> *   &#39;processed&#39; and &#39;read&#39; driver indexes as well)</span>
<span class="cm"> * + A received packet is processed and handed to the kernel network stack,</span>
<span class="cm"> *   detached from the iwl-&gt;rxq.  The driver &#39;processed&#39; index is updated.</span>
<span class="cm"> * + The Host/Firmware iwl-&gt;rxq is replenished at tasklet time from the rx_free</span>
<span class="cm"> *   list. If there are no allocated buffers in iwl-&gt;rxq-&gt;rx_free, the READ</span>
<span class="cm"> *   INDEX is not incremented and iwl-&gt;status(RX_STALLED) is set.  If there</span>
<span class="cm"> *   were enough free buffers and RX_STALLED is set it is cleared.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * Driver sequence:</span>
<span class="cm"> *</span>
<span class="cm"> * iwl_rx_queue_alloc()   Allocates rx_free</span>
<span class="cm"> * iwl_rx_replenish()     Replenishes rx_free list from rx_used, and calls</span>
<span class="cm"> *                            iwl_rx_queue_restock</span>
<span class="cm"> * iwl_rx_queue_restock() Moves available buffers from rx_free into Rx</span>
<span class="cm"> *                            queue, updates firmware pointers, and updates</span>
<span class="cm"> *                            the WRITE index.  If insufficient rx_free buffers</span>
<span class="cm"> *                            are available, schedules iwl_rx_replenish</span>
<span class="cm"> *</span>
<span class="cm"> * -- enable interrupts --</span>
<span class="cm"> * ISR - iwl_rx()         Detach iwl_rx_mem_buffers from pool up to the</span>
<span class="cm"> *                            READ INDEX, detaching the SKB from the pool.</span>
<span class="cm"> *                            Moves the packet buffer from queue to rx_used.</span>
<span class="cm"> *                            Calls iwl_rx_queue_restock to refill any empty</span>
<span class="cm"> *                            slots.</span>
<span class="cm"> * ...</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * iwl_rx_queue_space - Return number of free slots available in queue.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">iwl_rx_queue_space</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">iwl_rx_queue</span> <span class="o">*</span><span class="n">q</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">s</span> <span class="o">=</span> <span class="n">q</span><span class="o">-&gt;</span><span class="n">read</span> <span class="o">-</span> <span class="n">q</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">s</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">s</span> <span class="o">+=</span> <span class="n">RX_QUEUE_SIZE</span><span class="p">;</span>
	<span class="cm">/* keep some buffer to not confuse full and empty queue */</span>
	<span class="n">s</span> <span class="o">-=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">s</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">s</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">s</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * iwl_rx_queue_update_write_ptr - Update the write pointer for the RX queue</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">iwl_rx_queue_update_write_ptr</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">iwl_rx_queue</span> <span class="o">*</span><span class="n">q</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">q</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">q</span><span class="o">-&gt;</span><span class="n">need_update</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">exit_unlock</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">base_params</span><span class="o">-&gt;</span><span class="n">shadow_reg_enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* shadow register enabled */</span>
		<span class="cm">/* Device expects a multiple of 8 */</span>
		<span class="n">q</span><span class="o">-&gt;</span><span class="n">write_actual</span> <span class="o">=</span> <span class="p">(</span><span class="n">q</span><span class="o">-&gt;</span><span class="n">write</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x7</span><span class="p">);</span>
		<span class="n">iwl_write32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">FH_RSCSR_CHNL0_WPTR</span><span class="p">,</span> <span class="n">q</span><span class="o">-&gt;</span><span class="n">write_actual</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span> <span class="o">=</span>
			<span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

		<span class="cm">/* If power-saving is in use, make sure device is awake */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">STATUS_TPOWER_PMI</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">=</span> <span class="n">iwl_read32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_UCODE_DRV_GP1</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">IWL_DEBUG_INFO</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span>
					<span class="s">&quot;Rx queue requesting wakeup,&quot;</span>
					<span class="s">&quot; GP1 = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
				<span class="n">iwl_set_bit</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_GP_CNTRL</span><span class="p">,</span>
					<span class="n">CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">exit_unlock</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">q</span><span class="o">-&gt;</span><span class="n">write_actual</span> <span class="o">=</span> <span class="p">(</span><span class="n">q</span><span class="o">-&gt;</span><span class="n">write</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x7</span><span class="p">);</span>
			<span class="n">iwl_write_direct32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">FH_RSCSR_CHNL0_WPTR</span><span class="p">,</span>
					<span class="n">q</span><span class="o">-&gt;</span><span class="n">write_actual</span><span class="p">);</span>

		<span class="cm">/* Else device is assumed to be awake */</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* Device expects a multiple of 8 */</span>
			<span class="n">q</span><span class="o">-&gt;</span><span class="n">write_actual</span> <span class="o">=</span> <span class="p">(</span><span class="n">q</span><span class="o">-&gt;</span><span class="n">write</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x7</span><span class="p">);</span>
			<span class="n">iwl_write_direct32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">FH_RSCSR_CHNL0_WPTR</span><span class="p">,</span>
				<span class="n">q</span><span class="o">-&gt;</span><span class="n">write_actual</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">q</span><span class="o">-&gt;</span><span class="n">need_update</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">exit_unlock:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">q</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * iwlagn_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">__le32</span> <span class="nf">iwlagn_dma_addr2rbd_ptr</span><span class="p">(</span><span class="n">dma_addr_t</span> <span class="n">dma_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cpu_to_le32</span><span class="p">((</span><span class="n">u32</span><span class="p">)(</span><span class="n">dma_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * iwlagn_rx_queue_restock - refill RX queue from pre-allocated pool</span>
<span class="cm"> *</span>
<span class="cm"> * If there are slots in the RX queue that need to be restocked,</span>
<span class="cm"> * and we have free pre-allocated buffers, fill the ranks as much</span>
<span class="cm"> * as we can, pulling from rx_free.</span>
<span class="cm"> *</span>
<span class="cm"> * This moves the &#39;write&#39; index forward to catch up with &#39;processed&#39;, and</span>
<span class="cm"> * also updates the memory address in the firmware to reference the new</span>
<span class="cm"> * target buffer.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">iwlagn_rx_queue_restock</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span> <span class="o">=</span>
		<span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

	<span class="k">struct</span> <span class="n">iwl_rx_queue</span> <span class="o">*</span><span class="n">rxq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rxq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="o">*</span><span class="n">element</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwl_rx_mem_buffer</span> <span class="o">*</span><span class="n">rxb</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">iwl_rx_queue_space</span><span class="p">(</span><span class="n">rxq</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">free_count</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* The overwritten rxb must be a used one */</span>
		<span class="n">rxb</span> <span class="o">=</span> <span class="n">rxq</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">[</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">];</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">rxb</span> <span class="o">&amp;&amp;</span> <span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page</span><span class="p">);</span>

		<span class="cm">/* Get next free Rx buffer, remove from free list */</span>
		<span class="n">element</span> <span class="o">=</span> <span class="n">rxq</span><span class="o">-&gt;</span><span class="n">rx_free</span><span class="p">.</span><span class="n">next</span><span class="p">;</span>
		<span class="n">rxb</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">element</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iwl_rx_mem_buffer</span><span class="p">,</span> <span class="n">list</span><span class="p">);</span>
		<span class="n">list_del</span><span class="p">(</span><span class="n">element</span><span class="p">);</span>

		<span class="cm">/* Point to Rx buffer via next RBD in circular buffer */</span>
		<span class="n">rxq</span><span class="o">-&gt;</span><span class="n">bd</span><span class="p">[</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">]</span> <span class="o">=</span> <span class="n">iwlagn_dma_addr2rbd_ptr</span><span class="p">(</span><span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page_dma</span><span class="p">);</span>
		<span class="n">rxq</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">[</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">write</span><span class="p">]</span> <span class="o">=</span> <span class="n">rxb</span><span class="p">;</span>
		<span class="n">rxq</span><span class="o">-&gt;</span><span class="n">write</span> <span class="o">=</span> <span class="p">(</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">write</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RX_QUEUE_MASK</span><span class="p">;</span>
		<span class="n">rxq</span><span class="o">-&gt;</span><span class="n">free_count</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="cm">/* If the pre-allocated buffer pool is dropping low, schedule to</span>
<span class="cm">	 * refill it */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">free_count</span> <span class="o">&lt;=</span> <span class="n">RX_LOW_WATERMARK</span><span class="p">)</span>
		<span class="n">schedule_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rx_replenish</span><span class="p">);</span>


	<span class="cm">/* If we&#39;ve added more space for the firmware to place data, tell it.</span>
<span class="cm">	 * Increment device&#39;s write pointer in multiples of 8. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">write_actual</span> <span class="o">!=</span> <span class="p">(</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">write</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0x7</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">rxq</span><span class="o">-&gt;</span><span class="n">need_update</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">iwl_rx_queue_update_write_ptr</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">rxq</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * iwlagn_rx_replenish - Move all used packet from rx_used to rx_free</span>
<span class="cm"> *</span>
<span class="cm"> * When moving to rx_free an SKB is allocated for the slot.</span>
<span class="cm"> *</span>
<span class="cm"> * Also restock the Rx queue via iwl_rx_queue_restock.</span>
<span class="cm"> * This is called as a scheduled work item (except for during initialization)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">iwlagn_rx_allocate</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">,</span> <span class="n">gfp_t</span> <span class="n">priority</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span> <span class="o">=</span>
		<span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

	<span class="k">struct</span> <span class="n">iwl_rx_queue</span> <span class="o">*</span><span class="n">rxq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rxq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="o">*</span><span class="n">element</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwl_rx_mem_buffer</span> <span class="o">*</span><span class="n">rxb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">page</span> <span class="o">*</span><span class="n">page</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">gfp_t</span> <span class="n">gfp_mask</span> <span class="o">=</span> <span class="n">priority</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">rx_used</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">free_count</span> <span class="o">&gt;</span> <span class="n">RX_LOW_WATERMARK</span><span class="p">)</span>
			<span class="n">gfp_mask</span> <span class="o">|=</span> <span class="n">__GFP_NOWARN</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rx_page_order</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">gfp_mask</span> <span class="o">|=</span> <span class="n">__GFP_COMP</span><span class="p">;</span>

		<span class="cm">/* Alloc a new receive buffer */</span>
		<span class="n">page</span> <span class="o">=</span> <span class="n">alloc_pages</span><span class="p">(</span><span class="n">gfp_mask</span><span class="p">,</span>
				  <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rx_page_order</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">page</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">net_ratelimit</span><span class="p">())</span>
				<span class="n">IWL_DEBUG_INFO</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;alloc_pages failed, &quot;</span>
					   <span class="s">&quot;order: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					   <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rx_page_order</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">free_count</span> <span class="o">&lt;=</span> <span class="n">RX_LOW_WATERMARK</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			    <span class="n">net_ratelimit</span><span class="p">())</span>
				<span class="n">IWL_CRIT</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Failed to alloc_pages with %s.&quot;</span>
					 <span class="s">&quot;Only %u free buffers remaining.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					 <span class="n">priority</span> <span class="o">==</span> <span class="n">GFP_ATOMIC</span> <span class="o">?</span>
					 <span class="s">&quot;GFP_ATOMIC&quot;</span> <span class="o">:</span> <span class="s">&quot;GFP_KERNEL&quot;</span><span class="p">,</span>
					 <span class="n">rxq</span><span class="o">-&gt;</span><span class="n">free_count</span><span class="p">);</span>
			<span class="cm">/* We don&#39;t reschedule replenish work here -- we will</span>
<span class="cm">			 * call the restock method and if it still needs</span>
<span class="cm">			 * more buffers it will schedule replenish */</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">rx_used</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="n">__free_pages</span><span class="p">(</span><span class="n">page</span><span class="p">,</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rx_page_order</span><span class="p">);</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">element</span> <span class="o">=</span> <span class="n">rxq</span><span class="o">-&gt;</span><span class="n">rx_used</span><span class="p">.</span><span class="n">next</span><span class="p">;</span>
		<span class="n">rxb</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">element</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iwl_rx_mem_buffer</span><span class="p">,</span> <span class="n">list</span><span class="p">);</span>
		<span class="n">list_del</span><span class="p">(</span><span class="n">element</span><span class="p">);</span>

		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page</span><span class="p">);</span>
		<span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page</span> <span class="o">=</span> <span class="n">page</span><span class="p">;</span>
		<span class="cm">/* Get physical address of the RB */</span>
		<span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page_dma</span> <span class="o">=</span> <span class="n">dma_map_page</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">page</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				<span class="n">PAGE_SIZE</span> <span class="o">&lt;&lt;</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rx_page_order</span><span class="p">,</span>
				<span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
		<span class="cm">/* dma address must be no more than 36 bits */</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page_dma</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">36</span><span class="p">));</span>
		<span class="cm">/* and also 256 byte aligned! */</span>
		<span class="n">BUG_ON</span><span class="p">(</span><span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page_dma</span> <span class="o">&amp;</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">8</span><span class="p">));</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxb</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">rx_free</span><span class="p">);</span>
		<span class="n">rxq</span><span class="o">-&gt;</span><span class="n">free_count</span><span class="o">++</span><span class="p">;</span>

		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">iwlagn_rx_replenish</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span> <span class="o">=</span> <span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">iwlagn_rx_allocate</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">iwlagn_rx_queue_restock</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">iwlagn_rx_replenish_now</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iwlagn_rx_allocate</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">GFP_ATOMIC</span><span class="p">);</span>

	<span class="n">iwlagn_rx_queue_restock</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">iwl_bg_rx_replenish</span><span class="p">(</span><span class="k">struct</span> <span class="n">work_struct</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span> <span class="o">=</span>
	    <span class="n">container_of</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iwl_trans_pcie</span><span class="p">,</span> <span class="n">rx_replenish</span><span class="p">);</span>

	<span class="n">iwlagn_rx_replenish</span><span class="p">(</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">trans</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">iwl_rx_handle_rxbuf</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">iwl_rx_mem_buffer</span> <span class="o">*</span><span class="n">rxb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span> <span class="o">=</span> <span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">iwl_rx_queue</span> <span class="o">*</span><span class="n">rxq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rxq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwl_tx_queue</span> <span class="o">*</span><span class="n">txq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">txq</span><span class="p">[</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">cmd_queue</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">page_stolen</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">max_len</span> <span class="o">=</span> <span class="n">PAGE_SIZE</span> <span class="o">&lt;&lt;</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rx_page_order</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">rxb</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">dma_unmap_page</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page_dma</span><span class="p">,</span> <span class="n">max_len</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">offset</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_cmd_header</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">max_len</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">iwl_rx_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iwl_device_cmd</span> <span class="o">*</span><span class="n">cmd</span><span class="p">;</span>
		<span class="n">u16</span> <span class="n">sequence</span><span class="p">;</span>
		<span class="n">bool</span> <span class="n">reclaim</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="n">cmd_index</span><span class="p">,</span> <span class="n">err</span><span class="p">,</span> <span class="n">len</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">iwl_rx_cmd_buffer</span> <span class="n">rxcb</span> <span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">_offset</span> <span class="o">=</span> <span class="n">offset</span><span class="p">,</span>
			<span class="p">.</span><span class="n">_page</span> <span class="o">=</span> <span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page</span><span class="p">,</span>
			<span class="p">.</span><span class="n">_page_stolen</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
			<span class="p">.</span><span class="n">truesize</span> <span class="o">=</span> <span class="n">max_len</span><span class="p">,</span>
		<span class="p">};</span>

		<span class="n">pkt</span> <span class="o">=</span> <span class="n">rxb_addr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxcb</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">len_n_flags</span> <span class="o">==</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">FH_RSCSR_FRAME_INVALID</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">IWL_DEBUG_RX</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;cmd at offset %d: %s (0x%.2x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">rxcb</span><span class="p">.</span><span class="n">_offset</span><span class="p">,</span>
			<span class="n">trans_pcie_get_cmd_string</span><span class="p">(</span><span class="n">trans_pcie</span><span class="p">,</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">.</span><span class="n">cmd</span><span class="p">),</span>
			<span class="n">pkt</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">.</span><span class="n">cmd</span><span class="p">);</span>

		<span class="n">len</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">len_n_flags</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">FH_RSCSR_FRAME_SIZE_MSK</span><span class="p">;</span>
		<span class="n">len</span> <span class="o">+=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">);</span> <span class="cm">/* account for status word */</span>
		<span class="n">trace_iwlwifi_dev_rx</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">pkt</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

		<span class="cm">/* Reclaim a command buffer only if this packet is a response</span>
<span class="cm">		 *   to a (driver-originated) command.</span>
<span class="cm">		 * If the packet (e.g. Rx frame) originated from uCode,</span>
<span class="cm">		 *   there is no command buffer to reclaim.</span>
<span class="cm">		 * Ucode should set SEQ_RX_FRAME bit if ucode-originated,</span>
<span class="cm">		 *   but apparently a few don&#39;t get set; catch them here. */</span>
		<span class="n">reclaim</span> <span class="o">=</span> <span class="o">!</span><span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">.</span><span class="n">sequence</span> <span class="o">&amp;</span> <span class="n">SEQ_RX_FRAME</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reclaim</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">n_no_reclaim_cmds</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">no_reclaim_cmds</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span>
							<span class="n">pkt</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">.</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">reclaim</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">sequence</span> <span class="o">=</span> <span class="n">le16_to_cpu</span><span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">hdr</span><span class="p">.</span><span class="n">sequence</span><span class="p">);</span>
		<span class="n">index</span> <span class="o">=</span> <span class="n">SEQ_TO_INDEX</span><span class="p">(</span><span class="n">sequence</span><span class="p">);</span>
		<span class="n">cmd_index</span> <span class="o">=</span> <span class="n">get_cmd_index</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">q</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reclaim</span><span class="p">)</span>
			<span class="n">cmd</span> <span class="o">=</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">entries</span><span class="p">[</span><span class="n">cmd_index</span><span class="p">].</span><span class="n">cmd</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">cmd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

		<span class="n">err</span> <span class="o">=</span> <span class="n">iwl_op_mode_rx</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">op_mode</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rxcb</span><span class="p">,</span> <span class="n">cmd</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * After here, we should always check rxcb._page_stolen,</span>
<span class="cm">		 * if it is true then one of the handlers took the page.</span>
<span class="cm">		 */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">reclaim</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Invoke any callbacks, transfer the buffer to caller,</span>
<span class="cm">			 * and fire off the (possibly) blocking</span>
<span class="cm">			 * iwl_trans_send_cmd()</span>
<span class="cm">			 * as we reclaim the driver command queue */</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rxcb</span><span class="p">.</span><span class="n">_page_stolen</span><span class="p">)</span>
				<span class="n">iwl_tx_cmd_complete</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rxcb</span><span class="p">,</span> <span class="n">err</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">IWL_WARN</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Claim null rxb?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">page_stolen</span> <span class="o">|=</span> <span class="n">rxcb</span><span class="p">.</span><span class="n">_page_stolen</span><span class="p">;</span>
		<span class="n">offset</span> <span class="o">+=</span> <span class="n">ALIGN</span><span class="p">(</span><span class="n">len</span><span class="p">,</span> <span class="n">FH_RSCSR_FRAME_ALIGN</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* page was stolen from us -- free our reference */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">page_stolen</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__free_pages</span><span class="p">(</span><span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page</span><span class="p">,</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rx_page_order</span><span class="p">);</span>
		<span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Reuse the page if possible. For notification packets and</span>
<span class="cm">	 * SKBs that fail to Rx correctly, add them back into the</span>
<span class="cm">	 * rx_free list for reuse later. */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page_dma</span> <span class="o">=</span>
			<span class="n">dma_map_page</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">rxb</span><span class="o">-&gt;</span><span class="n">page</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				<span class="n">PAGE_SIZE</span> <span class="o">&lt;&lt;</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rx_page_order</span><span class="p">,</span>
				<span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxb</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">rx_free</span><span class="p">);</span>
		<span class="n">rxq</span><span class="o">-&gt;</span><span class="n">free_count</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxb</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">rx_used</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * iwl_rx_handle - Main entry function for receiving responses from uCode</span>
<span class="cm"> *</span>
<span class="cm"> * Uses the priv-&gt;rx_handlers callback function array to invoke</span>
<span class="cm"> * the appropriate handlers, including command responses,</span>
<span class="cm"> * frame-received notifications, and other notifications.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">iwl_rx_handle</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span> <span class="o">=</span> <span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">iwl_rx_queue</span> <span class="o">*</span><span class="n">rxq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rxq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">r</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">fill_rx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">total_empty</span><span class="p">;</span>

	<span class="cm">/* uCode&#39;s read index (stored in shared DRAM) indicates the last Rx</span>
<span class="cm">	 * buffer that the driver may process (last buffer filled by ucode). */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">le16_to_cpu</span><span class="p">(</span><span class="n">rxq</span><span class="o">-&gt;</span><span class="n">rb_stts</span><span class="o">-&gt;</span><span class="n">closed_rb_num</span><span class="p">)</span> <span class="o">&amp;</span>  <span class="mh">0x0FFF</span><span class="p">;</span>
	<span class="n">i</span> <span class="o">=</span> <span class="n">rxq</span><span class="o">-&gt;</span><span class="n">read</span><span class="p">;</span>

	<span class="cm">/* Rx interrupt, but nothing sent from uCode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">r</span><span class="p">)</span>
		<span class="n">IWL_DEBUG_RX</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;r = %d, i = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="cm">/* calculate total frames need to be restock after handling RX */</span>
	<span class="n">total_empty</span> <span class="o">=</span> <span class="n">r</span> <span class="o">-</span> <span class="n">rxq</span><span class="o">-&gt;</span><span class="n">write_actual</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">total_empty</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">total_empty</span> <span class="o">+=</span> <span class="n">RX_QUEUE_SIZE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">total_empty</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">RX_QUEUE_SIZE</span> <span class="o">/</span> <span class="mi">2</span><span class="p">))</span>
		<span class="n">fill_rx</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">i</span> <span class="o">!=</span> <span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">iwl_rx_mem_buffer</span> <span class="o">*</span><span class="n">rxb</span><span class="p">;</span>

		<span class="n">rxb</span> <span class="o">=</span> <span class="n">rxq</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">rxq</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

		<span class="n">IWL_DEBUG_RX</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;rxbuf: r = %d, i = %d (%p)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rxb</span><span class="p">);</span>

		<span class="n">iwl_rx_handle_rxbuf</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">rxb</span><span class="p">);</span>

		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RX_QUEUE_MASK</span><span class="p">;</span>
		<span class="cm">/* If there are a lot of unused frames,</span>
<span class="cm">		 * restock the Rx queue so ucode wont assert. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fill_rx</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">count</span><span class="o">++</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&gt;=</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">rxq</span><span class="o">-&gt;</span><span class="n">read</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
				<span class="n">iwlagn_rx_replenish_now</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
				<span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Backtrack one entry */</span>
	<span class="n">rxq</span><span class="o">-&gt;</span><span class="n">read</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fill_rx</span><span class="p">)</span>
		<span class="n">iwlagn_rx_replenish_now</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">iwlagn_rx_queue_restock</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * iwl_irq_handle_error - called for HW or SW error interrupt from card</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">iwl_irq_handle_error</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* W/A for WiFi/WiMAX coex and WiMAX own the RF */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">internal_wimax_coex</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">iwl_read_prph</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">APMG_CLK_CTRL_REG</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="n">APMS_CLK_VAL_MRB_FUNC_MODE</span><span class="p">)</span> <span class="o">||</span>
	     <span class="p">(</span><span class="n">iwl_read_prph</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">APMG_PS_CTRL_REG</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="n">APMG_PS_CTRL_VAL_RESET_REQ</span><span class="p">)))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span><span class="p">;</span>

		<span class="n">trans_pcie</span> <span class="o">=</span> <span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
		<span class="n">clear_bit</span><span class="p">(</span><span class="n">STATUS_HCMD_ACTIVE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">);</span>
		<span class="n">iwl_op_mode_wimax_active</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">op_mode</span><span class="p">);</span>
		<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">wait_command_queue</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">iwl_dump_csr</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
	<span class="n">iwl_dump_fh</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="n">iwl_op_mode_nic_error</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">op_mode</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* tasklet for iwlagn interrupt */</span>
<span class="kt">void</span> <span class="nf">iwl_irq_tasklet</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">inta</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">i</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_IWLWIFI_DEBUG</span>
	<span class="n">u32</span> <span class="n">inta_mask</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span> <span class="o">=</span> <span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">isr_statistics</span> <span class="o">*</span><span class="n">isr_stats</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">isr_stats</span><span class="p">;</span>


	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Ack/clear/reset pending uCode interrupts.</span>
<span class="cm">	 * Note:  Some bits in CSR_INT are &quot;OR&quot; of bits in CSR_FH_INT_STATUS,</span>
<span class="cm">	 */</span>
	<span class="cm">/* There is a hardware bug in the interrupt mask function that some</span>
<span class="cm">	 * interrupts (i.e. CSR_INT_BIT_SCD) can still be generated even if</span>
<span class="cm">	 * they are disabled in the CSR_INT_MASK register. Furthermore the</span>
<span class="cm">	 * ICT interrupt handling mechanism has another bug that might cause</span>
<span class="cm">	 * these unmasked interrupts fail to be detected. We workaround the</span>
<span class="cm">	 * hardware bugs here by ACKing all the possible interrupts so that</span>
<span class="cm">	 * interrupt coalescing can still be achieved.</span>
<span class="cm">	 */</span>
	<span class="n">iwl_write32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_INT</span><span class="p">,</span>
		<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta</span> <span class="o">|</span> <span class="o">~</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta_mask</span><span class="p">);</span>

	<span class="n">inta</span> <span class="o">=</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_IWLWIFI_DEBUG</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iwl_have_debug_level</span><span class="p">(</span><span class="n">IWL_DL_ISR</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* just for debug */</span>
		<span class="n">inta_mask</span> <span class="o">=</span> <span class="n">iwl_read32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_INT_MASK</span><span class="p">);</span>
		<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;inta 0x%08x, enabled 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">inta</span><span class="p">,</span> <span class="n">inta_mask</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="cm">/* saved interrupt in inta variable now we can reset trans_pcie-&gt;inta */</span>
	<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Now service all interrupt bits discovered above. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="n">CSR_INT_BIT_HW_ERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">IWL_ERR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Hardware error detected.  Restarting.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="cm">/* Tell the device to stop sending interrupts */</span>
		<span class="n">iwl_disable_interrupts</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

		<span class="n">isr_stats</span><span class="o">-&gt;</span><span class="n">hw</span><span class="o">++</span><span class="p">;</span>
		<span class="n">iwl_irq_handle_error</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

		<span class="n">handled</span> <span class="o">|=</span> <span class="n">CSR_INT_BIT_HW_ERR</span><span class="p">;</span>

		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#ifdef CONFIG_IWLWIFI_DEBUG</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iwl_have_debug_level</span><span class="p">(</span><span class="n">IWL_DL_ISR</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* NIC fires this, but we don&#39;t use it, redundant with WAKEUP */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="n">CSR_INT_BIT_SCD</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Scheduler finished to transmit &quot;</span>
				      <span class="s">&quot;the frame/frames.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">isr_stats</span><span class="o">-&gt;</span><span class="n">sch</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Alive notification via Rx interrupt will do the real work */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="n">CSR_INT_BIT_ALIVE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Alive interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">isr_stats</span><span class="o">-&gt;</span><span class="n">alive</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="cp">#endif</span>
	<span class="cm">/* Safely ignore these bits for debug checks below */</span>
	<span class="n">inta</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">CSR_INT_BIT_SCD</span> <span class="o">|</span> <span class="n">CSR_INT_BIT_ALIVE</span><span class="p">);</span>

	<span class="cm">/* HW RF KILL switch toggled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="n">CSR_INT_BIT_RF_KILL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">bool</span> <span class="n">hw_rfkill</span><span class="p">;</span>

		<span class="n">hw_rfkill</span> <span class="o">=</span> <span class="n">iwl_is_rfkill_set</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
		<span class="n">IWL_WARN</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;RF_KILL bit toggled to %s.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">hw_rfkill</span> <span class="o">?</span> <span class="s">&quot;disable radio&quot;</span> <span class="o">:</span> <span class="s">&quot;enable radio&quot;</span><span class="p">);</span>

		<span class="n">isr_stats</span><span class="o">-&gt;</span><span class="n">rfkill</span><span class="o">++</span><span class="p">;</span>

		<span class="n">iwl_op_mode_hw_rf_kill</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">op_mode</span><span class="p">,</span> <span class="n">hw_rfkill</span><span class="p">);</span>

		<span class="n">handled</span> <span class="o">|=</span> <span class="n">CSR_INT_BIT_RF_KILL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Chip got too hot and stopped itself */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="n">CSR_INT_BIT_CT_KILL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">IWL_ERR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Microcode CT kill error detected.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">isr_stats</span><span class="o">-&gt;</span><span class="n">ctkill</span><span class="o">++</span><span class="p">;</span>
		<span class="n">handled</span> <span class="o">|=</span> <span class="n">CSR_INT_BIT_CT_KILL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Error detected by uCode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="n">CSR_INT_BIT_SW_ERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">IWL_ERR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Microcode SW error detected. &quot;</span>
			<span class="s">&quot; Restarting 0x%X.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">inta</span><span class="p">);</span>
		<span class="n">isr_stats</span><span class="o">-&gt;</span><span class="n">sw</span><span class="o">++</span><span class="p">;</span>
		<span class="n">iwl_irq_handle_error</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
		<span class="n">handled</span> <span class="o">|=</span> <span class="n">CSR_INT_BIT_SW_ERR</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* uCode wakes up after power-down sleep */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="n">CSR_INT_BIT_WAKEUP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Wakeup interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">iwl_rx_queue_update_write_ptr</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">rxq</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">trans</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">base_params</span><span class="o">-&gt;</span><span class="n">num_of_queues</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">iwl_txq_update_write_ptr</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span>
						 <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">txq</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

		<span class="n">isr_stats</span><span class="o">-&gt;</span><span class="n">wakeup</span><span class="o">++</span><span class="p">;</span>

		<span class="n">handled</span> <span class="o">|=</span> <span class="n">CSR_INT_BIT_WAKEUP</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* All uCode command responses, including Tx command responses,</span>
<span class="cm">	 * Rx &quot;responses&quot; (frame-received notification), and other</span>
<span class="cm">	 * notifications from uCode come through here*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CSR_INT_BIT_FH_RX</span> <span class="o">|</span> <span class="n">CSR_INT_BIT_SW_RX</span> <span class="o">|</span>
			<span class="n">CSR_INT_BIT_RX_PERIODIC</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Rx interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CSR_INT_BIT_FH_RX</span> <span class="o">|</span> <span class="n">CSR_INT_BIT_SW_RX</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">handled</span> <span class="o">|=</span> <span class="p">(</span><span class="n">CSR_INT_BIT_FH_RX</span> <span class="o">|</span> <span class="n">CSR_INT_BIT_SW_RX</span><span class="p">);</span>
			<span class="n">iwl_write32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_FH_INT_STATUS</span><span class="p">,</span>
					<span class="n">CSR_FH_INT_RX_MASK</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="n">CSR_INT_BIT_RX_PERIODIC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">handled</span> <span class="o">|=</span> <span class="n">CSR_INT_BIT_RX_PERIODIC</span><span class="p">;</span>
			<span class="n">iwl_write32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span>
				<span class="n">CSR_INT</span><span class="p">,</span> <span class="n">CSR_INT_BIT_RX_PERIODIC</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* Sending RX interrupt require many steps to be done in the</span>
<span class="cm">		 * the device:</span>
<span class="cm">		 * 1- write interrupt to current index in ICT table.</span>
<span class="cm">		 * 2- dma RX frame.</span>
<span class="cm">		 * 3- update RX shared data to indicate last write index.</span>
<span class="cm">		 * 4- send interrupt.</span>
<span class="cm">		 * This could lead to RX race, driver could receive RX interrupt</span>
<span class="cm">		 * but the shared data changes does not reflect this;</span>
<span class="cm">		 * periodic interrupt will detect any dangling Rx activity.</span>
<span class="cm">		 */</span>

		<span class="cm">/* Disable periodic interrupt; we use it as just a one-shot. */</span>
		<span class="n">iwl_write8</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_INT_PERIODIC_REG</span><span class="p">,</span>
			    <span class="n">CSR_INT_PERIODIC_DIS</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_IWLWIFI_IDI</span>
		<span class="n">iwl_amfh_rx_handler</span><span class="p">();</span>
<span class="cp">#else</span>
		<span class="n">iwl_rx_handle</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="cm">/*</span>
<span class="cm">		 * Enable periodic interrupt in 8 msec only if we received</span>
<span class="cm">		 * real RX interrupt (instead of just periodic int), to catch</span>
<span class="cm">		 * any dangling Rx interrupt.  If it was just the periodic</span>
<span class="cm">		 * interrupt, there was no dangling Rx activity, and no need</span>
<span class="cm">		 * to extend the periodic interrupt; one-shot is enough.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">CSR_INT_BIT_FH_RX</span> <span class="o">|</span> <span class="n">CSR_INT_BIT_SW_RX</span><span class="p">))</span>
			<span class="n">iwl_write8</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_INT_PERIODIC_REG</span><span class="p">,</span>
				    <span class="n">CSR_INT_PERIODIC_ENA</span><span class="p">);</span>

		<span class="n">isr_stats</span><span class="o">-&gt;</span><span class="n">rx</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* This &quot;Tx&quot; DMA channel is used only for loading uCode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="n">CSR_INT_BIT_FH_TX</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">iwl_write32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_FH_INT_STATUS</span><span class="p">,</span> <span class="n">CSR_FH_INT_TX_MASK</span><span class="p">);</span>
		<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;uCode load interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">isr_stats</span><span class="o">-&gt;</span><span class="n">tx</span><span class="o">++</span><span class="p">;</span>
		<span class="n">handled</span> <span class="o">|=</span> <span class="n">CSR_INT_BIT_FH_TX</span><span class="p">;</span>
		<span class="cm">/* Wake up uCode load routine, now that load is complete */</span>
		<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ucode_write_complete</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ucode_write_waitq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">handled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">IWL_ERR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Unhandled INTA bits 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">inta</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">handled</span><span class="p">);</span>
		<span class="n">isr_stats</span><span class="o">-&gt;</span><span class="n">unhandled</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta_mask</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">IWL_WARN</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Disabled INTA bits 0x%08x were pending</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">inta</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta_mask</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Re-enable all interrupts */</span>
	<span class="cm">/* only Re-enable if disabled by irq */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">STATUS_INT_ENABLED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">))</span>
		<span class="n">iwl_enable_interrupts</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
	<span class="cm">/* Re-enable RF_KILL if it occurred */</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">handled</span> <span class="o">&amp;</span> <span class="n">CSR_INT_BIT_RF_KILL</span><span class="p">)</span>
		<span class="n">iwl_enable_rfkill_int</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * ICT functions</span>
<span class="cm"> *</span>
<span class="cm"> ******************************************************************************/</span>

<span class="cm">/* a device (PCI-E) page is 4096 bytes long */</span>
<span class="cp">#define ICT_SHIFT	12</span>
<span class="cp">#define ICT_SIZE	(1 &lt;&lt; ICT_SHIFT)</span>
<span class="cp">#define ICT_COUNT	(ICT_SIZE / sizeof(u32))</span>

<span class="cm">/* Free dram table */</span>
<span class="kt">void</span> <span class="nf">iwl_free_isr_ict</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span> <span class="o">=</span>
		<span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_free_coherent</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ICT_SIZE</span><span class="p">,</span>
				  <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl</span><span class="p">,</span>
				  <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl_dma</span><span class="p">);</span>
		<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl_dma</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * allocate dram shared table, it is an aligned memory</span>
<span class="cm"> * block of ICT_SIZE.</span>
<span class="cm"> * also reset all data related to ICT table interrupt.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">iwl_alloc_isr_ict</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span> <span class="o">=</span>
		<span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

	<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl</span> <span class="o">=</span>
		<span class="n">dma_alloc_coherent</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ICT_SIZE</span><span class="p">,</span>
				   <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl_dma</span><span class="p">,</span>
				   <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="cm">/* just an API sanity check ... it is guaranteed to be aligned */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">WARN_ON</span><span class="p">(</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl_dma</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">ICT_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">iwl_free_isr_ict</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;ict dma addr %Lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		      <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl_dma</span><span class="p">);</span>

	<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;ict vir addr %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl</span><span class="p">);</span>

	<span class="cm">/* reset table and index to all 0 */</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ICT_SIZE</span><span class="p">);</span>
	<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* add periodic RX interrupt */</span>
	<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta_mask</span> <span class="o">|=</span> <span class="n">CSR_INT_BIT_RX_PERIODIC</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Device is going up inform it about using ICT interrupt table,</span>
<span class="cm"> * also we need to tell the driver to start using ICT interrupt.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">iwl_reset_ict</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span> <span class="o">=</span>
		<span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">iwl_disable_interrupts</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ICT_SIZE</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl_dma</span> <span class="o">&gt;&gt;</span> <span class="n">ICT_SHIFT</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">|=</span> <span class="n">CSR_DRAM_INT_TBL_ENABLE</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">CSR_DRAM_INIT_TBL_WRAP_CHECK</span><span class="p">;</span>

	<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;CSR_DRAM_INT_TBL_REG =0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">iwl_write32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_DRAM_INT_TBL_REG</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">use_ict</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">iwl_write32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_INT</span><span class="p">,</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta_mask</span><span class="p">);</span>
	<span class="n">iwl_enable_interrupts</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Device is going down disable ict interrupt usage */</span>
<span class="kt">void</span> <span class="nf">iwl_disable_ict</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span> <span class="o">=</span>
		<span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">use_ict</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">iwl_isr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">inta</span><span class="p">,</span> <span class="n">inta_mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_IWLWIFI_DEBUG</span>
	<span class="n">u32</span> <span class="n">inta_fh</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">trans</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">trace_iwlwifi_dev_irq</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">trans_pcie</span> <span class="o">=</span> <span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Disable (but don&#39;t clear!) interrupts here to avoid</span>
<span class="cm">	 *    back-to-back ISRs and sporadic interrupts from our NIC.</span>
<span class="cm">	 * If we have something to service, the tasklet will re-enable ints.</span>
<span class="cm">	 * If we *don&#39;t* have something, we&#39;ll re-enable before leaving here. */</span>
	<span class="n">inta_mask</span> <span class="o">=</span> <span class="n">iwl_read32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_INT_MASK</span><span class="p">);</span>  <span class="cm">/* just for debug */</span>
	<span class="n">iwl_write32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_INT_MASK</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* Discover which interrupts are active/pending */</span>
	<span class="n">inta</span> <span class="o">=</span> <span class="n">iwl_read32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_INT</span><span class="p">);</span>

	<span class="cm">/* Ignore interrupt if there&#39;s nothing in NIC to service.</span>
<span class="cm">	 * This may be due to IRQ shared with another device,</span>
<span class="cm">	 * or due to sporadic interrupts thrown from our NIC. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">inta</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Ignore interrupt, inta == 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">none</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">inta</span> <span class="o">==</span> <span class="mh">0xFFFFFFFF</span><span class="p">)</span> <span class="o">||</span> <span class="p">((</span><span class="n">inta</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFF0</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xa5a5a5a0</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Hardware disappeared. It might have already raised</span>
<span class="cm">		 * an interrupt */</span>
		<span class="n">IWL_WARN</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;HARDWARE GONE?? INTA == 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">inta</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">unplugged</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#ifdef CONFIG_IWLWIFI_DEBUG</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">iwl_have_debug_level</span><span class="p">(</span><span class="n">IWL_DL_ISR</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">inta_fh</span> <span class="o">=</span> <span class="n">iwl_read32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_FH_INT_STATUS</span><span class="p">);</span>
		<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;ISR inta 0x%08x, enabled 0x%08x, &quot;</span>
			      <span class="s">&quot;fh 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">inta</span><span class="p">,</span> <span class="n">inta_mask</span><span class="p">,</span> <span class="n">inta_fh</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta</span> <span class="o">|=</span> <span class="n">inta</span><span class="p">;</span>
	<span class="cm">/* iwl_irq_tasklet() will service interrupts and re-enable them */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">inta</span><span class="p">))</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_tasklet</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">STATUS_INT_ENABLED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			<span class="o">!</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta</span><span class="p">)</span>
		<span class="n">iwl_enable_interrupts</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

 <span class="nl">unplugged:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>

 <span class="nl">none:</span>
	<span class="cm">/* re-enable interrupts here since we don&#39;t have anything to service. */</span>
	<span class="cm">/* only Re-enable if disabled by irq  and no schedules tasklet. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">STATUS_INT_ENABLED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="o">!</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta</span><span class="p">)</span>
		<span class="n">iwl_enable_interrupts</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* interrupt handler using ict table, with this interrupt driver will</span>
<span class="cm"> * stop using INTA register to get device&#39;s interrupt, reading this register</span>
<span class="cm"> * is expensive, device will write interrupts in ICT dram table, increment</span>
<span class="cm"> * index then will fire interrupt to driver, driver will OR all ICT table</span>
<span class="cm"> * entries from current index up to table entry with 0 value. the result is</span>
<span class="cm"> * the interrupt we need to service, driver will set the entries back to 0 and</span>
<span class="cm"> * set index.</span>
<span class="cm"> */</span>
<span class="n">irqreturn_t</span> <span class="nf">iwl_isr_ict</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwl_trans</span> <span class="o">*</span><span class="n">trans</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwl_trans_pcie</span> <span class="o">*</span><span class="n">trans_pcie</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">inta</span><span class="p">,</span> <span class="n">inta_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">read</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">trans</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="n">trans_pcie</span> <span class="o">=</span> <span class="n">IWL_TRANS_GET_PCIE_TRANS</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

	<span class="cm">/* dram interrupt table not set yet,</span>
<span class="cm">	 * use legacy interrupt.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">use_ict</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">iwl_isr</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>

	<span class="n">trace_iwlwifi_dev_irq</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Disable (but don&#39;t clear!) interrupts here to avoid</span>
<span class="cm">	 * back-to-back ISRs and sporadic interrupts from our NIC.</span>
<span class="cm">	 * If we have something to service, the tasklet will re-enable ints.</span>
<span class="cm">	 * If we *don&#39;t* have something, we&#39;ll re-enable before leaving here.</span>
<span class="cm">	 */</span>
	<span class="n">inta_mask</span> <span class="o">=</span> <span class="n">iwl_read32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_INT_MASK</span><span class="p">);</span>  <span class="cm">/* just for debug */</span>
	<span class="n">iwl_write32</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="n">CSR_INT_MASK</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>


	<span class="cm">/* Ignore interrupt if there&#39;s nothing in NIC to service.</span>
<span class="cm">	 * This may be due to IRQ shared with another device,</span>
<span class="cm">	 * or due to sporadic interrupts thrown from our NIC. */</span>
	<span class="n">read</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl</span><span class="p">[</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_index</span><span class="p">]);</span>
	<span class="n">trace_iwlwifi_dev_ict_read</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_index</span><span class="p">,</span> <span class="n">read</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">read</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;Ignore interrupt, inta == 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">none</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Collect all entries up to the first 0, starting from ict_index;</span>
<span class="cm">	 * note we already read at ict_index.</span>
<span class="cm">	 */</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">read</span><span class="p">;</span>
		<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;ICT index %d value 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_index</span><span class="p">,</span> <span class="n">read</span><span class="p">);</span>
		<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl</span><span class="p">[</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_index</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_index</span> <span class="o">=</span>
			<span class="n">iwl_queue_inc_wrap</span><span class="p">(</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_index</span><span class="p">,</span> <span class="n">ICT_COUNT</span><span class="p">);</span>

		<span class="n">read</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_tbl</span><span class="p">[</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_index</span><span class="p">]);</span>
		<span class="n">trace_iwlwifi_dev_ict_read</span><span class="p">(</span><span class="n">trans</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">ict_index</span><span class="p">,</span>
					   <span class="n">read</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">read</span><span class="p">);</span>

	<span class="cm">/* We should not get this value, just ignore it. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="mh">0xffffffff</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * this is a w/a for a h/w bug. the h/w bug may cause the Rx bit</span>
<span class="cm">	 * (bit 15 before shifting it to 31) to clear when using interrupt</span>
<span class="cm">	 * coalescing. fortunately, bits 18 and 19 stay set when this happens</span>
<span class="cm">	 * so we use them to decide on the real state of the Rx bit.</span>
<span class="cm">	 * In order words, bit 15 is set if bit 18 or bit 19 are set.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xC0000</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="mh">0x8000</span><span class="p">;</span>

	<span class="n">inta</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0xff</span> <span class="o">&amp;</span> <span class="n">val</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="mh">0xff00</span> <span class="o">&amp;</span> <span class="n">val</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">IWL_DEBUG_ISR</span><span class="p">(</span><span class="n">trans</span><span class="p">,</span> <span class="s">&quot;ISR inta 0x%08x, enabled 0x%08x ict 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">inta</span><span class="p">,</span> <span class="n">inta_mask</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">inta</span> <span class="o">&amp;=</span> <span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta_mask</span><span class="p">;</span>
	<span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta</span> <span class="o">|=</span> <span class="n">inta</span><span class="p">;</span>

	<span class="cm">/* iwl_irq_tasklet() will service interrupts and re-enable them */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">inta</span><span class="p">))</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_tasklet</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">STATUS_INT_ENABLED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		 <span class="o">!</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Allow interrupt if was disabled by this handler and</span>
<span class="cm">		 * no tasklet was schedules, We should not enable interrupt,</span>
<span class="cm">		 * tasklet will enable it.</span>
<span class="cm">		 */</span>
		<span class="n">iwl_enable_interrupts</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>

 <span class="nl">none:</span>
	<span class="cm">/* re-enable interrupts here since we don&#39;t have anything to service.</span>
<span class="cm">	 * only Re-enable if disabled by irq.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">STATUS_INT_ENABLED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">inta</span><span class="p">)</span>
		<span class="n">iwl_enable_interrupts</span><span class="p">(</span><span class="n">trans</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">trans_pcie</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
