Return-Path: <linux-tegra-owner@vger.kernel.org>
X-Original-To: lists+linux-tegra@lfdr.de
Delivered-To: lists+linux-tegra@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 938EC25136D
	for <lists+linux-tegra@lfdr.de>; Tue, 25 Aug 2020 09:38:11 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729526AbgHYHiF (ORCPT <rfc822;lists+linux-tegra@lfdr.de>);
        Tue, 25 Aug 2020 03:38:05 -0400
Received: from mx2.suse.de ([195.135.220.15]:33112 "EHLO mx2.suse.de"
        rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
        id S1729322AbgHYHge (ORCPT <rfc822;linux-tegra@vger.kernel.org>);
        Tue, 25 Aug 2020 03:36:34 -0400
X-Virus-Scanned: by amavisd-new at test-mx.suse.de
Received: from relay2.suse.de (unknown [195.135.221.27])
        by mx2.suse.de (Postfix) with ESMTP id ED17EAD26;
        Tue, 25 Aug 2020 07:37:03 +0000 (UTC)
Date:   Tue, 25 Aug 2020 09:36:33 +0200
Message-ID: <s5hd03f6uta.wl-tiwai@suse.de>
From:   Takashi Iwai <tiwai@suse.de>
To:     Mohan Kumar <mkumard@nvidia.com>
Cc:     <tiwai@suse.com>, <aplattner@nvidia.com>, <spujar@nvidia.com>,
        <alsa-devel@alsa-project.org>, <linux-tegra@vger.kernel.org>,
        <treding@nvidia.com>, <jonathanh@nvidia.com>
Subject: Re: [PATCH 2/2] ALSA: hda/tegra: Program WAKEEN register for Tegra
In-Reply-To: <20200825052415.20626-3-mkumard@nvidia.com>
References: <20200825052415.20626-1-mkumard@nvidia.com>
        <20200825052415.20626-3-mkumard@nvidia.com>
User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI/1.14.6 (Maruoka)
 FLIM/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL/10.8 Emacs/25.3
 (x86_64-suse-linux-gnu) MULE/6.0 (HANACHIRUSATO)
MIME-Version: 1.0 (generated by SEMI 1.14.6 - "Maruoka")
Content-Type: text/plain; charset=US-ASCII
Sender: linux-tegra-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-tegra.vger.kernel.org>
X-Mailing-List: linux-tegra@vger.kernel.org

On Tue, 25 Aug 2020 07:24:15 +0200,
Mohan Kumar wrote:
> 
> The WAKEEN bits are used to indicate which bits in the
> STATESTS register may cause wake event during the codec
> state change request. Configure the WAKEEN register for
> the Tegra to detect the wake events.
> 
> Signed-off-by: Mohan Kumar <mkumard@nvidia.com>

Thanks, applied.


Takashi
