{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527883022159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527883022163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 01 22:57:02 2018 " "Processing started: Fri Jun 01 22:57:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527883022163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527883022163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAM -c VGAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAM -c VGAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527883022163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527883022740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527883022740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "video_signal VIDEO_SIGNAL VGAM.v(194) " "Verilog HDL Declaration information at VGAM.v(194): object \"video_signal\" differs only in case from object \"VIDEO_SIGNAL\" in the same scope" {  } { { "VGAM.v" "" { Text "D:/Proje/vga/vga2/VGAM.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527883032759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgam.v 5 5 " "Found 5 design units, including 5 entities, in source file vgam.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAM " "Found entity 1: VGAM" {  } { { "VGAM.v" "" { Text "D:/Proje/vga/vga2/VGAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527883032760 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGASignalModule " "Found entity 2: VGASignalModule" {  } { { "VGAM.v" "" { Text "D:/Proje/vga/vga2/VGAM.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527883032760 ""} { "Info" "ISGN_ENTITY_NAME" "3 SYNCHRONIZER " "Found entity 3: SYNCHRONIZER" {  } { { "VGAM.v" "" { Text "D:/Proje/vga/vga2/VGAM.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527883032760 ""} { "Info" "ISGN_ENTITY_NAME" "4 COUNTER10BIT " "Found entity 4: COUNTER10BIT" {  } { { "VGAM.v" "" { Text "D:/Proje/vga/vga2/VGAM.v" 261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527883032760 ""} { "Info" "ISGN_ENTITY_NAME" "5 CLOCKDIVIDER " "Found entity 5: CLOCKDIVIDER" {  } { { "VGAM.v" "" { Text "D:/Proje/vga/vga2/VGAM.v" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527883032760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527883032760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGAM " "Elaborating entity \"VGAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527883032832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKDIVIDER CLOCKDIVIDER:generator25 " "Elaborating entity \"CLOCKDIVIDER\" for hierarchy \"CLOCKDIVIDER:generator25\"" {  } { { "VGAM.v" "generator25" { Text "D:/Proje/vga/vga2/VGAM.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527883032893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGASignalModule VGASignalModule:vgasm " "Elaborating entity \"VGASignalModule\" for hierarchy \"VGASignalModule:vgasm\"" {  } { { "VGAM.v" "vgasm" { Text "D:/Proje/vga/vga2/VGAM.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527883032919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKDIVIDER VGASignalModule:vgasm\|CLOCKDIVIDER:generator31 " "Elaborating entity \"CLOCKDIVIDER\" for hierarchy \"VGASignalModule:vgasm\|CLOCKDIVIDER:generator31\"" {  } { { "VGAM.v" "generator31" { Text "D:/Proje/vga/vga2/VGAM.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527883032975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNCHRONIZER VGASignalModule:vgasm\|SYNCHRONIZER:vsyncer " "Elaborating entity \"SYNCHRONIZER\" for hierarchy \"VGASignalModule:vgasm\|SYNCHRONIZER:vsyncer\"" {  } { { "VGAM.v" "vsyncer" { Text "D:/Proje/vga/vga2/VGAM.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527883033009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER10BIT VGASignalModule:vgasm\|SYNCHRONIZER:vsyncer\|COUNTER10BIT:line_counter " "Elaborating entity \"COUNTER10BIT\" for hierarchy \"VGASignalModule:vgasm\|SYNCHRONIZER:vsyncer\|COUNTER10BIT:line_counter\"" {  } { { "VGAM.v" "line_counter" { Text "D:/Proje/vga/vga2/VGAM.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527883033050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNCHRONIZER VGASignalModule:vgasm\|SYNCHRONIZER:hsyncer " "Elaborating entity \"SYNCHRONIZER\" for hierarchy \"VGASignalModule:vgasm\|SYNCHRONIZER:hsyncer\"" {  } { { "VGAM.v" "hsyncer" { Text "D:/Proje/vga/vga2/VGAM.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527883033088 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "vgaram VGATESTRAM " "Node instance \"vgaram\" instantiates undefined entity \"VGATESTRAM\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "VGAM.v" "vgaram" { Text "D:/Proje/vga/vga2/VGAM.v" 72 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1527883033126 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Proje/vga/vga2/output_files/VGAM.map.smsg " "Generated suppressed messages file D:/Proje/vga/vga2/output_files/VGAM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527883033170 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527883033259 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 01 22:57:13 2018 " "Processing ended: Fri Jun 01 22:57:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527883033259 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527883033259 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527883033259 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527883033259 ""}
