Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Aug  8 20:23:22 2018
| Host         : nicolas-xeon running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file ME_top_timing_summary_routed.rpt -rpx ME_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ME_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk_div_ss_display/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.824        0.000                      0                  491        0.084        0.000                      0                  491        4.500        0.000                       0                   266  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.824        0.000                      0                  491        0.084        0.000                      0                  491        4.500        0.000                       0                   266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 UART_control_inst/TX_control_inst0/hold_state_timer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.014ns (24.450%)  route 3.133ns (75.550%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.721     5.324    UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  UART_control_inst/TX_control_inst0/hold_state_timer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  UART_control_inst/TX_control_inst0/hold_state_timer_reg[9]/Q
                         net (fo=3, routed)           1.445     7.286    UART_control_inst/TX_control_inst0/hold_state_timer_reg[9]
    SLICE_X7Y88          LUT6 (Prop_lut6_I0_O)        0.124     7.410 f  UART_control_inst/TX_control_inst0/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.670     8.081    UART_control_inst/TX_control_inst0/FSM_sequential_state[2]_i_4_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.124     8.205 f  UART_control_inst/TX_control_inst0/FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.434     8.639    UART_control_inst/TX_control_inst0/FSM_sequential_state[2]_i_3_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I2_O)        0.124     8.763 r  UART_control_inst/TX_control_inst0/FSM_sequential_state[2]_i_2__0/O
                         net (fo=3, routed)           0.584     9.347    UART_control_inst/TX_control_inst0/FSM_sequential_state[2]_i_2__0_n_0
    SLICE_X5Y89          LUT5 (Prop_lut5_I2_O)        0.124     9.471 r  UART_control_inst/TX_control_inst0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.471    UART_control_inst/TX_control_inst0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.601    15.024    UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y89          FDRE (Setup_fdre_C_D)        0.031    15.295    UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 clk_div_ss_display/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_ss_display/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.952ns (26.365%)  route 2.659ns (73.635%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.647     5.250    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  clk_div_ss_display/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  clk_div_ss_display/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     6.576    clk_div_ss_display/counter[18]
    SLICE_X10Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.452     7.152    clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.276 f  clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.453     7.730    clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.162     8.016    clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.140 r  clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.721     8.861    clk_div_ss_display/clk_out
    SLICE_X11Y98         FDRE                                         r  clk_div_ss_display/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.528    14.951    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  clk_div_ss_display/counter_reg[25]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.429    14.761    clk_div_ss_display/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 clk_div_ss_display/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_ss_display/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 0.952ns (26.365%)  route 2.659ns (73.635%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.647     5.250    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  clk_div_ss_display/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  clk_div_ss_display/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     6.576    clk_div_ss_display/counter[18]
    SLICE_X10Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.452     7.152    clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.276 f  clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.453     7.730    clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.162     8.016    clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.140 r  clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.721     8.861    clk_div_ss_display/clk_out
    SLICE_X11Y98         FDRE                                         r  clk_div_ss_display/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.528    14.951    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y98         FDRE                                         r  clk_div_ss_display/counter_reg[26]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X11Y98         FDRE (Setup_fdre_C_R)       -0.429    14.761    clk_div_ss_display/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 clk_div_ss_display/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_ss_display/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.952ns (26.396%)  route 2.655ns (73.604%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.647     5.250    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  clk_div_ss_display/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  clk_div_ss_display/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     6.576    clk_div_ss_display/counter[18]
    SLICE_X10Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.452     7.152    clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.276 f  clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.453     7.730    clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.162     8.016    clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.140 r  clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.717     8.856    clk_div_ss_display/clk_out
    SLICE_X11Y97         FDRE                                         r  clk_div_ss_display/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.528    14.951    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y97         FDRE                                         r  clk_div_ss_display/counter_reg[21]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X11Y97         FDRE (Setup_fdre_C_R)       -0.429    14.761    clk_div_ss_display/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 clk_div_ss_display/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_ss_display/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.952ns (26.396%)  route 2.655ns (73.604%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.647     5.250    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  clk_div_ss_display/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  clk_div_ss_display/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     6.576    clk_div_ss_display/counter[18]
    SLICE_X10Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.452     7.152    clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.276 f  clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.453     7.730    clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.162     8.016    clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.140 r  clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.717     8.856    clk_div_ss_display/clk_out
    SLICE_X11Y97         FDRE                                         r  clk_div_ss_display/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.528    14.951    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y97         FDRE                                         r  clk_div_ss_display/counter_reg[22]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X11Y97         FDRE (Setup_fdre_C_R)       -0.429    14.761    clk_div_ss_display/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 clk_div_ss_display/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_ss_display/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.952ns (26.396%)  route 2.655ns (73.604%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.647     5.250    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  clk_div_ss_display/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  clk_div_ss_display/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     6.576    clk_div_ss_display/counter[18]
    SLICE_X10Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.452     7.152    clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.276 f  clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.453     7.730    clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.162     8.016    clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.140 r  clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.717     8.856    clk_div_ss_display/clk_out
    SLICE_X11Y97         FDRE                                         r  clk_div_ss_display/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.528    14.951    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y97         FDRE                                         r  clk_div_ss_display/counter_reg[23]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X11Y97         FDRE (Setup_fdre_C_R)       -0.429    14.761    clk_div_ss_display/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 clk_div_ss_display/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_ss_display/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.952ns (26.396%)  route 2.655ns (73.604%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.647     5.250    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  clk_div_ss_display/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  clk_div_ss_display/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     6.576    clk_div_ss_display/counter[18]
    SLICE_X10Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.452     7.152    clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.276 f  clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.453     7.730    clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.162     8.016    clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.140 r  clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.717     8.856    clk_div_ss_display/clk_out
    SLICE_X11Y97         FDRE                                         r  clk_div_ss_display/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.528    14.951    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y97         FDRE                                         r  clk_div_ss_display/counter_reg[24]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X11Y97         FDRE (Setup_fdre_C_R)       -0.429    14.761    clk_div_ss_display/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                          -8.856    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.925ns  (required time - arrival time)
  Source:                 uctrl_inst/result16_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.828ns (21.392%)  route 3.043ns (78.608%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.725     5.328    uctrl_inst/clk_100M_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  uctrl_inst/result16_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  uctrl_inst/result16_reg[15]/Q
                         net (fo=2, routed)           1.045     6.829    uctrl_inst/result16[15]
    SLICE_X5Y98          LUT6 (Prop_lut6_I0_O)        0.124     6.953 r  uctrl_inst/bcd[0]_i_4/O
                         net (fo=1, routed)           0.741     7.694    uctrl_inst/bcd[0]_i_4_n_0
    SLICE_X5Y99          LUT6 (Prop_lut6_I1_O)        0.124     7.818 r  uctrl_inst/bcd[0]_i_2/O
                         net (fo=1, routed)           0.572     8.390    u32_to_bcd_inst/result16_reg[7]
    SLICE_X5Y97          LUT6 (Prop_lut6_I5_O)        0.124     8.514 r  u32_to_bcd_inst/bcd[0]_i_1/O
                         net (fo=2, routed)           0.685     9.198    u32_to_bcd_inst/bcd[0]_i_1_n_0
    SLICE_X8Y95          FDRE                                         r  u32_to_bcd_inst/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.524    14.947    u32_to_bcd_inst/clk_100M_IBUF_BUFG
    SLICE_X8Y95          FDRE                                         r  u32_to_bcd_inst/bcd_reg[0]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X8Y95          FDRE (Setup_fdre_C_D)       -0.047    15.123    u32_to_bcd_inst/bcd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  5.925    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 clk_div_ss_display/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_ss_display/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.952ns (26.747%)  route 2.607ns (73.253%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.647     5.250    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  clk_div_ss_display/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  clk_div_ss_display/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     6.576    clk_div_ss_display/counter[18]
    SLICE_X10Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.452     7.152    clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.276 f  clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.453     7.730    clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.162     8.016    clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.140 r  clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.669     8.809    clk_div_ss_display/clk_out
    SLICE_X11Y93         FDRE                                         r  clk_div_ss_display/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.527    14.950    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  clk_div_ss_display/counter_reg[5]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429    14.760    clk_div_ss_display/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 clk_div_ss_display/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_ss_display/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.952ns (26.747%)  route 2.607ns (73.253%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.647     5.250    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  clk_div_ss_display/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 f  clk_div_ss_display/counter_reg[18]/Q
                         net (fo=2, routed)           0.871     6.576    clk_div_ss_display/counter[18]
    SLICE_X10Y95         LUT4 (Prop_lut4_I0_O)        0.124     6.700 f  clk_div_ss_display/clk_out_i_5/O
                         net (fo=1, routed)           0.452     7.152    clk_div_ss_display/clk_out_i_5_n_0
    SLICE_X10Y95         LUT5 (Prop_lut5_I4_O)        0.124     7.276 f  clk_div_ss_display/clk_out_i_4/O
                         net (fo=2, routed)           0.453     7.730    clk_div_ss_display/clk_out_i_4_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.854 f  clk_div_ss_display/counter[26]_i_5/O
                         net (fo=1, routed)           0.162     8.016    clk_div_ss_display/counter[26]_i_5_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.140 r  clk_div_ss_display/counter[26]_i_1/O
                         net (fo=26, routed)          0.669     8.809    clk_div_ss_display/clk_out
    SLICE_X11Y93         FDRE                                         r  clk_div_ss_display/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.527    14.950    clk_div_ss_display/clk_100M_IBUF_BUFG
    SLICE_X11Y93         FDRE                                         r  clk_div_ss_display/counter_reg[6]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X11Y93         FDRE (Setup_fdre_C_R)       -0.429    14.760    clk_div_ss_display/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/bcd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.646%)  route 0.207ns (58.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.570     1.489    u32_to_bcd_inst/clk_100M_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  u32_to_bcd_inst/shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.148     1.637 r  u32_to_bcd_inst/shift_reg[14]/Q
                         net (fo=4, routed)           0.207     1.845    u32_to_bcd_inst/shift[14]
    SLICE_X9Y99          FDRE                                         r  u32_to_bcd_inst/bcd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.847     2.012    u32_to_bcd_inst/clk_100M_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  u32_to_bcd_inst/bcd_reg[15]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X9Y99          FDRE (Hold_fdre_C_D)        -0.006     1.760    u32_to_bcd_inst/bcd_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.192ns (39.461%)  route 0.295ns (60.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.597     1.516    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_100M_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.295     1.952    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X4Y97          LUT3 (Prop_lut3_I2_O)        0.051     2.003 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.003    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.875     2.040    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_100M_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.107     1.901    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.005%)  route 0.291ns (60.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.597     1.516    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_100M_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/Q
                         net (fo=2, routed)           0.291     1.948    uart_basic_inst/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[0]
    SLICE_X4Y97          LUT3 (Prop_lut3_I0_O)        0.045     1.993 r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.993    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.875     2.040    uart_basic_inst/uart_rx_blk/rx_sync_inst/clk_100M_IBUF_BUFG
    SLICE_X4Y97          FDRE                                         r  uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.092     1.886    uart_basic_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.605     1.524    uart_basic_inst/uart_rx_blk/clk_100M_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.099     1.765    uart_basic_inst/uart_rx_blk/state__0[0]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.045     1.810 r  uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    uart_basic_inst/uart_rx_blk/spacing_counter[0]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.878     2.043    uart_basic_inst/uart_rx_blk/clk_100M_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     1.658    uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/bcd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.331%)  route 0.328ns (66.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.570     1.489    u32_to_bcd_inst/clk_100M_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  u32_to_bcd_inst/shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y100         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  u32_to_bcd_inst/shift_reg[12]/Q
                         net (fo=6, routed)           0.328     1.981    u32_to_bcd_inst/shift[12]
    SLICE_X9Y99          FDRE                                         r  u32_to_bcd_inst/bcd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.847     2.012    u32_to_bcd_inst/clk_100M_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  u32_to_bcd_inst/bcd_reg[13]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X9Y99          FDRE (Hold_fdre_C_D)         0.061     1.827    u32_to_bcd_inst/bcd_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 reset_sr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.605     1.524    clk_100M_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  reset_sr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  reset_sr_reg[0]/Q
                         net (fo=1, routed)           0.056     1.744    reset_sr_reg_n_0_[0]
    SLICE_X2Y99          FDRE                                         r  reset_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.878     2.043    clk_100M_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  reset_sr_reg[1]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.060     1.584    reset_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u32_to_bcd_inst/shift_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u32_to_bcd_inst/bcd_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.429%)  route 0.123ns (46.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.576     1.495    u32_to_bcd_inst/clk_100M_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  u32_to_bcd_inst/shift_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  u32_to_bcd_inst/shift_reg[25]/Q
                         net (fo=5, routed)           0.123     1.759    u32_to_bcd_inst/shift[25]
    SLICE_X9Y98          FDRE                                         r  u32_to_bcd_inst/bcd_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.847     2.012    u32_to_bcd_inst/clk_100M_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  u32_to_bcd_inst/bcd_reg[26]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.075     1.586    u32_to_bcd_inst/bcd_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 UART_control_inst/TX_control_inst0/tx_data16_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.600     1.519    UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UART_control_inst/TX_control_inst0/tx_data16_reg[13]/Q
                         net (fo=1, routed)           0.105     1.766    UART_control_inst/TX_control_inst0/p_1_in[5]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.045     1.811 r  UART_control_inst/TX_control_inst0/tx_data_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.811    uart_basic_inst/uart_tx_blk/tx_data16_reg[15][5]
    SLICE_X1Y87          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.873     2.038    uart_basic_inst/uart_tx_blk/clk_100M_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.092     1.627    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 UART_control_inst/TX_control_inst0/tx_data16_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.046%)  route 0.109ns (36.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.600     1.519    UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UART_control_inst/TX_control_inst0/tx_data16_reg[4]/Q
                         net (fo=1, routed)           0.109     1.769    UART_control_inst/TX_control_inst0/tx_data16_reg_n_0_[4]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.814 r  UART_control_inst/TX_control_inst0/tx_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    uart_basic_inst/uart_tx_blk/tx_data16_reg[15][4]
    SLICE_X1Y87          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.873     2.038    uart_basic_inst/uart_tx_blk/clk_100M_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.092     1.627    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UART_control_inst/TX_control_inst0/tx_data16_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_basic_inst/uart_tx_blk/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.539%)  route 0.111ns (37.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.600     1.519    UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  UART_control_inst/TX_control_inst0/tx_data16_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  UART_control_inst/TX_control_inst0/tx_data16_reg[9]/Q
                         net (fo=1, routed)           0.111     1.772    UART_control_inst/TX_control_inst0/p_1_in[1]
    SLICE_X1Y88          LUT4 (Prop_lut4_I0_O)        0.045     1.817 r  UART_control_inst/TX_control_inst0/tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    uart_basic_inst/uart_tx_blk/tx_data16_reg[15][1]
    SLICE_X1Y88          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.875     2.040    uart_basic_inst/uart_tx_blk/clk_100M_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  uart_basic_inst/uart_tx_blk/tx_data_reg_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.091     1.628    uart_basic_inst/uart_tx_blk/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y89     UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     UART_control_inst/TX_control_inst0/hold_state_timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     UART_control_inst/TX_control_inst0/hold_state_timer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     UART_control_inst/TX_control_inst0/hold_state_timer_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     UART_control_inst/TX_control_inst0/hold_state_timer_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     UART_control_inst/TX_control_inst0/hold_state_timer_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     UART_control_inst/TX_control_inst0/hold_state_timer_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    clk_div_ss_display/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    clk_div_ss_display/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    clk_div_ss_display/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    clk_div_ss_display/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    clk_div_ss_display/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    clk_div_ss_display/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    clk_div_ss_display/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    clk_div_ss_display/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94    clk_div_ss_display/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    u32_to_bcd_inst/shift_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y97    clk_div_ss_display/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y97    clk_div_ss_display/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y97    clk_div_ss_display/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y97    clk_div_ss_display/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y98    clk_div_ss_display/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     u32_to_bcd_inst/bcd_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     u32_to_bcd_inst/bcd_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y99     u32_to_bcd_inst/bcd_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y98     u32_to_bcd_inst/bcd_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     u32_to_bcd_inst/bcd_reg[23]/C



