From 48c3c93d6af832552e9cd47e1df7d03108744373 Mon Sep 17 00:00:00 2001
From: weijinmei <jinmei.wei@space-t.cn>
Date: Tue, 6 Aug 2024 09:17:10 +0800
Subject: [PATCH 0860/1204] clock: add rcpu i2c clock

Change-Id: Ie052102a8445c97dc8f499d4481b09ef4eb53a28
---
 drivers/clk/spacemit/ccu-spacemit-k1x.c        | 11 +++++++++++
 include/dt-bindings/clock/spacemit-k1x-clock.h |  3 ++-
 2 files changed, 13 insertions(+), 1 deletion(-)

diff --git a/drivers/clk/spacemit/ccu-spacemit-k1x.c b/drivers/clk/spacemit/ccu-spacemit-k1x.c
index 05e6c40c8913..b018c3060895 100644
--- a/drivers/clk/spacemit/ccu-spacemit-k1x.c
+++ b/drivers/clk/spacemit/ccu-spacemit-k1x.c
@@ -169,6 +169,7 @@ DEFINE_SPINLOCK(g_cru_lock);
 /* RCPU register offset */
 #define RCPU_HDMI_CLK_RST		0x2044
 #define RCPU_CAN_CLK_RST		0x4c
+#define RCPU_I2C0_CLK_RST		0x30
 /* end of RCPU register offset */
 
 /* RCPU2 register offset */
@@ -1135,6 +1136,15 @@ static SPACEMIT_CCU_DIV_MUX_GATE(rpwm_clk, "rpwm_clk", rpwm_parent_names,
 	BIT(1), BIT(1), 0x0,
 	0);
 
+static const char *ri2c_parent_names[] = {
+	"pll1_d40_61p44", "pll1_d96_25p6", "pll1_d192_12p8", "pll1_d768_3p2"
+};
+static SPACEMIT_CCU_DIV_MUX_GATE(ri2c0_clk, "ri2c0_clk", ri2c_parent_names,
+	BASE_TYPE_RCPU, RCPU_I2C0_CLK_RST,
+	8, 11, 4, 2,
+	0x6, 0x6, 0x0,
+	0);
+
 static struct clk_hw_onecell_data spacemit_k1x_hw_clks = {
 	.hws	= {
 		[CLK_PLL2]		= &pll2.common.hw,
@@ -1324,6 +1334,7 @@ static struct clk_hw_onecell_data spacemit_k1x_hw_clks = {
 		[CLK_RCPU_CAN] 		= &rcan_clk.common.hw,
 		[CLK_RCPU_CAN_BUS]	= &rcan_bus_clk.common.hw,
 		[CLK_RCPU2_PWM] 	= &rpwm_clk.common.hw,
+		[CLK_RCPU_I2C0] 	= &ri2c0_clk.common.hw,
 	},
 	.num = CLK_MAX_NO,
 };
diff --git a/include/dt-bindings/clock/spacemit-k1x-clock.h b/include/dt-bindings/clock/spacemit-k1x-clock.h
index 209856ec1f57..183c435ddf18 100644
--- a/include/dt-bindings/clock/spacemit-k1x-clock.h
+++ b/include/dt-bindings/clock/spacemit-k1x-clock.h
@@ -196,6 +196,7 @@
 #define CLK_RCPU_CAN_BUS    185
 
 #define CLK_RCPU2_PWM       186
+#define CLK_RCPU_I2C0       187
 
-#define CLK_MAX_NO      187
+#define CLK_MAX_NO      188
 #endif /* _DT_BINDINGS_CLK_SPACEMIT_K1X_H_ */
-- 
2.47.0

