<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : cmd_dma_channel_error</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : cmd_dma_channel_error</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a.html">Component : ALT_NAND_DMA</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Bits indicating CMD-DMA channel receiving an error condition. To get more information on the error, s/w needs to read the status field of the descriptor.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3</a> </td></tr>
<tr>
<td align="left">[31:4] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : channel0 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe5e0c2be1bc5f5584b9323564e600a9d"></a><a class="anchor" id="ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0"></a></p>
<p>CMD-DMA channel 0 received an error.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga20f572d8d62bdd694527565d0d33e36f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga20f572d8d62bdd694527565d0d33e36f">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga20f572d8d62bdd694527565d0d33e36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a8746b0fdd5e835476f08a83ff4631"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gab4a8746b0fdd5e835476f08a83ff4631">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab4a8746b0fdd5e835476f08a83ff4631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd3d8b91bb252c4f12af505910d9f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga3bd3d8b91bb252c4f12af505910d9f06">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3bd3d8b91bb252c4f12af505910d9f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5af4ff40f073dfc71890bd3253a39926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga5af4ff40f073dfc71890bd3253a39926">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga5af4ff40f073dfc71890bd3253a39926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fbb557213515e2d01557100247d576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga68fbb557213515e2d01557100247d576">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga68fbb557213515e2d01557100247d576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d194baed41b96f84c695840ea5e01dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga2d194baed41b96f84c695840ea5e01dc">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2d194baed41b96f84c695840ea5e01dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga621bd118cf4ceec0a6ae8b9470cbc6a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga621bd118cf4ceec0a6ae8b9470cbc6a0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga621bd118cf4ceec0a6ae8b9470cbc6a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0edadc186a79569619c440c8b97e9ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga0edadc186a79569619c440c8b97e9ac7">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga0edadc186a79569619c440c8b97e9ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : channel1 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0a4d9ca431ab40dc81b05d2b271b9f01"></a><a class="anchor" id="ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1"></a></p>
<p>CMD-DMA channel 1 received an error.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1361410330838e043df04c0be172c7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga1361410330838e043df04c0be172c7bb">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1361410330838e043df04c0be172c7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5799ef1429755e715640b5a20fb73f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gac5799ef1429755e715640b5a20fb73f7">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac5799ef1429755e715640b5a20fb73f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b92f0929e0e24118c46d06ed91c9a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gab1b92f0929e0e24118c46d06ed91c9a8">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab1b92f0929e0e24118c46d06ed91c9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3499f59e03e23d15a003ecc25359cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gaa3499f59e03e23d15a003ecc25359cf3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gaa3499f59e03e23d15a003ecc25359cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24fb07e0d393187fee97b5bd62eb8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gaf24fb07e0d393187fee97b5bd62eb8eb">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:gaf24fb07e0d393187fee97b5bd62eb8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6824846e742ddd81b85a7a134d3cafe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gae6824846e742ddd81b85a7a134d3cafe">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae6824846e742ddd81b85a7a134d3cafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e11aac4ea04ad72dfd1710a474a5297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga9e11aac4ea04ad72dfd1710a474a5297">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga9e11aac4ea04ad72dfd1710a474a5297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d31cb1888acad7672df5e21ddeaf2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga35d31cb1888acad7672df5e21ddeaf2b">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga35d31cb1888acad7672df5e21ddeaf2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : channel2 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp955ea2208e1e16a80824f92ca4df6bcf"></a><a class="anchor" id="ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2"></a></p>
<p>CMD-DMA channel 2 received an error.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab0e47e87a776bc137ee0af7209f44611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gab0e47e87a776bc137ee0af7209f44611">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab0e47e87a776bc137ee0af7209f44611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697b4a6b59c30c5c9228e1550115b06e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga697b4a6b59c30c5c9228e1550115b06e">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga697b4a6b59c30c5c9228e1550115b06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678289c712bc1364948e8ea3c9d7fc10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga678289c712bc1364948e8ea3c9d7fc10">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga678289c712bc1364948e8ea3c9d7fc10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae847c1d386d895ec7f10eba3e4189830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gae847c1d386d895ec7f10eba3e4189830">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gae847c1d386d895ec7f10eba3e4189830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b81d59fc7d15080126a238537063fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga9b81d59fc7d15080126a238537063fb8">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga9b81d59fc7d15080126a238537063fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f8d427b02faf35626d2ae7b92e438d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga61f8d427b02faf35626d2ae7b92e438d">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga61f8d427b02faf35626d2ae7b92e438d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c139dd4b2c29cf400a365babe067605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga4c139dd4b2c29cf400a365babe067605">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga4c139dd4b2c29cf400a365babe067605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0d1d8c3c6a391353e7212d71c3907ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gad0d1d8c3c6a391353e7212d71c3907ae">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gad0d1d8c3c6a391353e7212d71c3907ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : channel3 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpcb3c223e32a2f33d0ccdfd3c5ee95ebe"></a><a class="anchor" id="ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3"></a></p>
<p>CMD-DMA channel 3 received an error.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga56a2d6bd893a918d14e717901d1bc90a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga56a2d6bd893a918d14e717901d1bc90a">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga56a2d6bd893a918d14e717901d1bc90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd77bbc283d760e1912cd660fbdc80ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gafd77bbc283d760e1912cd660fbdc80ba">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gafd77bbc283d760e1912cd660fbdc80ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3789f7e7f45a8a7665c1b429233373a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga3789f7e7f45a8a7665c1b429233373a4">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3789f7e7f45a8a7665c1b429233373a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c841dcbac538e7a754579427a73c343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga9c841dcbac538e7a754579427a73c343">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga9c841dcbac538e7a754579427a73c343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99522542ddc72de7bddecb10051681f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga99522542ddc72de7bddecb10051681f9">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga99522542ddc72de7bddecb10051681f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0402cd23cdc489d2dffef371724338d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gaf0402cd23cdc489d2dffef371724338d">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf0402cd23cdc489d2dffef371724338d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba263093959f1004ebdfca9550d953b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga4ba263093959f1004ebdfca9550d953b">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga4ba263093959f1004ebdfca9550d953b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffc6a178a1a66752df60a9e6f01e62f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga0ffc6a178a1a66752df60a9e6f01e62f">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga0ffc6a178a1a66752df60a9e6f01e62f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r__s">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gacefc985a591cea0cdeeee864cb3d679f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gacefc985a591cea0cdeeee864cb3d679f">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gacefc985a591cea0cdeeee864cb3d679f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2551489b06527705e9faced9a2f7bbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ga2551489b06527705e9faced9a2f7bbcb">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_OFST</a>&#160;&#160;&#160;0xc0</td></tr>
<tr class="separator:ga2551489b06527705e9faced9a2f7bbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaf19506f005af05f5d76518804a66db49"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r__s">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gaf19506f005af05f5d76518804a66db49">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_t</a></td></tr>
<tr class="separator:gaf19506f005af05f5d76518804a66db49"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r__s" id="struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8a5575fa2c024f895912252587375e63"></a>uint32_t</td>
<td class="fieldname">
channel0: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acac09c189d2350ebb92db4bd8be59455"></a>uint32_t</td>
<td class="fieldname">
channel1: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a184438140173ca6a0c9d638d40cb5aaa"></a>uint32_t</td>
<td class="fieldname">
channel2: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3c0904af03e935e9292349dfeb02908d"></a>uint32_t</td>
<td class="fieldname">
channel3: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2c2ac8bdae4d51dcaf90daea55f767ea"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 28</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga20f572d8d62bdd694527565d0d33e36f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab4a8746b0fdd5e835476f08a83ff4631"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3bd3d8b91bb252c4f12af505910d9f06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5af4ff40f073dfc71890bd3253a39926"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga68fbb557213515e2d01557100247d576"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2d194baed41b96f84c695840ea5e01dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga621bd118cf4ceec0a6ae8b9470cbc6a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0edadc186a79569619c440c8b97e9ac7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL0</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1361410330838e043df04c0be172c7bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5799ef1429755e715640b5a20fb73f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab1b92f0929e0e24118c46d06ed91c9a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa3499f59e03e23d15a003ecc25359cf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf24fb07e0d393187fee97b5bd62eb8eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae6824846e742ddd81b85a7a134d3cafe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9e11aac4ea04ad72dfd1710a474a5297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga35d31cb1888acad7672df5e21ddeaf2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL1</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab0e47e87a776bc137ee0af7209f44611"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga697b4a6b59c30c5c9228e1550115b06e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga678289c712bc1364948e8ea3c9d7fc10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae847c1d386d895ec7f10eba3e4189830"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9b81d59fc7d15080126a238537063fb8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga61f8d427b02faf35626d2ae7b92e438d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4c139dd4b2c29cf400a365babe067605"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad0d1d8c3c6a391353e7212d71c3907ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL2</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga56a2d6bd893a918d14e717901d1bc90a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafd77bbc283d760e1912cd660fbdc80ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3789f7e7f45a8a7665c1b429233373a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9c841dcbac538e7a754579427a73c343"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga99522542ddc72de7bddecb10051681f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf0402cd23cdc489d2dffef371724338d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4ba263093959f1004ebdfca9550d953b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga0ffc6a178a1a66752df60a9e6f01e62f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_CHANNEL3</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gacefc985a591cea0cdeeee864cb3d679f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR</a> register. </p>

</div>
</div>
<a class="anchor" id="ga2551489b06527705e9faced9a2f7bbcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_OFST&#160;&#160;&#160;0xc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gaf19506f005af05f5d76518804a66db49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#struct_a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r__s">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_s</a> <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html#gaf19506f005af05f5d76518804a66db49">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___d_m_a___c_m_d___d_m_a___c_h_a_n_n_e_l___e_r_r_o_r.html">ALT_NAND_DMA_CMD_DMA_CHANNEL_ERROR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:44 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
