Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/cody/Documents/ISE/Research-master/Research-master/PR_Project/pcores/reconfig_modules_source/rp_osc/rp/ring_osc/rp_test_fixture_isim_beh.exe" -prj "C:/Users/cody/Documents/ISE/Research-master/Research-master/PR_Project/pcores/reconfig_modules_source/rp_osc/rp/ring_osc/rp_test_fixture_beh.prj" "work.rp_test_fixture" "work.glbl" 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/cody/Documents/ISE/Research-master/Research-master/PR_Project/pcores/reconfig_modules_source/rp_osc/rp/ring_osc/rp.v" into library work
Analyzing Verilog file "C:/Users/cody/Documents/ISE/Research-master/Research-master/PR_Project/pcores/reconfig_modules_source/rp_osc/rp/ring_osc/rp_test_fixture.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module rp
Compiling module rp_test_fixture
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/cody/Documents/ISE/Research-master/Research-master/PR_Project/pcores/reconfig_modules_source/rp_osc/rp/ring_osc/rp_test_fixture_isim_beh.exe
Fuse Memory Usage: 29048 KB
Fuse CPU Usage: 608 ms
