
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ipc1_public/server_003.champsimtrace.xz
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 0 Entangling prefetcher
cpu0_L1D next line prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000000 cycles: 2558590 heartbeat IPC: 3.9084 cumulative IPC: 3.9084 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5123085 heartbeat IPC: 3.8994 cumulative IPC: 3.9039 (Simulation time: 0 hr 0 min 52 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6396712 (Simulation time: 0 hr 1 min 5 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 9205191 heartbeat IPC: 2.44972 cumulative IPC: 1.78032 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 16632342 heartbeat IPC: 1.34641 cumulative IPC: 1.46547 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 24469112 heartbeat IPC: 1.27604 cumulative IPC: 1.38332 (Simulation time: 0 hr 2 min 55 sec) 
Finished CPU 0 instructions: 25000000 cycles: 18072400 cumulative IPC: 1.38332 (Simulation time: 0 hr 2 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.38332 instructions: 25000000 cycles: 18072400
cpu0_DTLB TOTAL     ACCESS:    5130542  HIT:    4913219  MISS:     217323
cpu0_DTLB LOAD      ACCESS:    3615828  HIT:    3411780  MISS:     204048
cpu0_DTLB RFO       ACCESS:    1514714  HIT:    1501439  MISS:      13275
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.2116 cycles
cpu0_ITLB TOTAL     ACCESS:    2041351  HIT:    1970873  MISS:      70478
cpu0_ITLB LOAD      ACCESS:    2041351  HIT:    1970873  MISS:      70478
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.4755 cycles
cpu0_L1I TOTAL     ACCESS:   11016366  HIT:   10218846  MISS:     797520
cpu0_L1I LOAD      ACCESS:    2734466  HIT:    2639070  MISS:      95396
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:    8281900  HIT:    7579776  MISS:     702124
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:   12001843  ISSUED:    8324384  USEFUL:     603305  USELESS:     120160
cpu0_L1I AVERAGE MISS LATENCY: 21.4652 cycles
cpu0_STLB TOTAL     ACCESS:     287801  HIT:     261283  MISS:      26518
cpu0_STLB LOAD      ACCESS:     274526  HIT:     249384  MISS:      25142
cpu0_STLB RFO       ACCESS:      13275  HIT:      11899  MISS:       1376
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 21.7805 cycles
cpu0_L1D TOTAL     ACCESS:    9865538  HIT:    9229630  MISS:     635908
cpu0_L1D LOAD      ACCESS:    3802401  HIT:    3510173  MISS:     292228
cpu0_L1D RFO       ACCESS:    2341347  HIT:    2273712  MISS:      67635
cpu0_L1D PREFETCH  ACCESS:    3695999  HIT:    3424250  MISS:     271749
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      25791  HIT:      21495  MISS:       4296
cpu0_L1D PREFETCH  REQUESTED:    3834995  ISSUED:    3812623  USEFUL:     201684  USELESS:      86842
cpu0_L1D AVERAGE MISS LATENCY: 43.5793 cycles
cpu0_L2C TOTAL     ACCESS:    1575444  HIT:    1168247  MISS:     407197
cpu0_L2C LOAD      ACCESS:     352478  HIT:     250862  MISS:     101616
cpu0_L2C RFO       ACCESS:      64718  HIT:      19233  MISS:      45485
cpu0_L2C PREFETCH  ACCESS:    1011900  HIT:     753502  MISS:     258398
cpu0_L2C WRITEBACK ACCESS:     142052  HIT:     141302  MISS:        750
cpu0_L2C TRANSLATION ACCESS:       4296  HIT:       3348  MISS:        948
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 77.2063 cycles
LLC TOTAL     ACCESS:     490197  HIT:     414558  MISS:      75639
LLC LOAD      ACCESS:     101612  HIT:      86897  MISS:      14715
LLC RFO       ACCESS:      45482  HIT:      17905  MISS:      27577
LLC PREFETCH  ACCESS:     258398  HIT:     225264  MISS:      33134
LLC WRITEBACK ACCESS:      83757  HIT:      83592  MISS:        165
LLC TRANSLATION ACCESS:        948  HIT:        900  MISS:         48
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 302.766 cycles
CPU 0 L1I Entangling prefetcher final stats
IP accesses: c78a 31e280 33235 / 2739153
IP misses: 46ec 11bb00 227 / 100084
IP hits: 0 0 0 / 0
IP late: 76f6 1dbd80 193 / 60139
IP wrong: 735 1cd40 482 / 261661
miss rate: 0.0365383
coverage: 0
coverage_late: 0.600885
accuracy: 0
accuracy_late: 0.186883
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 20713
max bb size: 111
formats: 551 11183 14876 4576 2684 6870 0 
hist_lookups: 17163 20020 15737 12059 8963 6228 4284 3051 2093 1351 857 541 353 231 130 0 3 3168 
hist_lookups_evict: 0.00311747 %
hist_lookups_shortlat: 3.29204 %
bb_found_hist: 0 606365 322014 186641 93736 91418 53797 31873 15979 9161 7408 9596 2515 1802 2421 3281 1638 128 166 93 170 25 13 207 12 0 50 12 74 0 38 50 0 0 0 27 26 0 0 12 0 0 0 0 0 0 0 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_found_summary: 3767184 1440773 2.6147
entangled_found_hist: 0 366085 658663 295132 102671 11114 1512 0 
entangled_found_summary: 3044133 1435177 2.12109
bb_ent_found_hist: 0 933392 487887 310754 106499 145683 63459 37820 26765 11054 3083 17142 1408 3095 5488 3640 4351 678 1237 283 92 100 26 1894 24 0 0 12 246 0 108 0 0 0 0 79 0 0 0 25 0 0 0 0 0 0 0 25 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
bb_ent_found_summary: 5535696 2166349 2.55531

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      18015  ROW_BUFFER_MISS:      57450
 DBUS AVG_CONGESTED_CYCLE:    3.91654
 WQ ROW_BUFFER_HIT:       4775  ROW_BUFFER_MISS:      29958  FULL:          0


CPU 0 Branch Prediction Accuracy: 93.3398% MPKI: 13.8515 Average ROB Occupancy at Mispredict: 146.732
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.19824
BRANCH_INDIRECT: 0.51728
BRANCH_CONDITIONAL: 9.45216
BRANCH_DIRECT_CALL: 0.37436
BRANCH_INDIRECT_CALL: 2.6942
BRANCH_RETURN: 0.61524

