set_property -dict {PACKAGE_PIN V7 IOSTANDARD LVCMOS25 } [get_port {leds_4bits_tri_o[3]}]
set_property -dict {PACKAGE_PIN W10 IOSTANDARD LVCMOS25 } [get_port {leds_4bits_tri_o[2]}]
set_property -dict {PACKAGE_PIN P18 IOSTANDARD LVCMOS25 } [get_port {leds_4bits_tri_o[1]}]
set_property -dict {PACKAGE_PIN P17 IOSTANDARD LVCMOS25 } [get_port {leds_4bits_tri_o[0]}]
#set_property -dict {PACKAGE_PIN C9 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_ps_srstb }]
#set_property -dict {PACKAGE_PIN B5 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_ps_porb }]
#set_property -dict {PACKAGE_PIN F7 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_ps_clk }]
#set_property -dict {PACKAGE_PIN C12 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[53] }]
#set_property -dict {PACKAGE_PIN D10 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[52] }]
#set_property -dict {PACKAGE_PIN C10 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[51] }]
#set_property -dict {PACKAGE_PIN D13 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[50] }]
#set_property -dict {PACKAGE_PIN C14 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[49] }]
#set_property -dict {PACKAGE_PIN D11 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[48] }]
#set_property -dict {PACKAGE_PIN B10 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[47] }]
#set_property -dict {PACKAGE_PIN D12 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[46] }]
#set_property -dict {PACKAGE_PIN B9 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[45] }]
#set_property -dict {PACKAGE_PIN E13 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[44]}]
#set_property -dict {PACKAGE_PIN B11 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[43]}]
#set_property -dict {PACKAGE_PIN D8 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[42]}]
#set_property -dict {PACKAGE_PIN C8 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[41]}]
#set_property -dict {PACKAGE_PIN E14 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[40]}]
#set_property -dict {PACKAGE_PIN C13 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[39]}]
#set_property -dict {PACKAGE_PIN F13 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[38]}]
#set_property -dict {PACKAGE_PIN B14 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[37]}]
#set_property -dict {PACKAGE_PIN A9 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[36]}]
#set_property -dict {PACKAGE_PIN F14 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[35]}]
#set_property -dict {PACKAGE_PIN B12 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[34]}]
#set_property -dict {PACKAGE_PIN G13 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[33]}]
#set_property -dict {PACKAGE_PIN C7 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[32]}]
#set_property -dict {PACKAGE_PIN F9 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[31]}]
#set_property -dict {PACKAGE_PIN A11 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[30]}]
#set_property -dict {PACKAGE_PIN E8 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[29]}]
#set_property -dict {PACKAGE_PIN A12 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[28]}]
#set_property -dict {PACKAGE_PIN D7 IOSTANDARD HSTL } [get_port {FIXED_IO_mio[27]}]
#set_property -dict {PACKAGE_PIN A13 IOSTANDARD HSTL } [get_port {FIXED_IO_mio[26]}]
#set_property -dict {PACKAGE_PIN F12 IOSTANDARD HSTL } [get_port {FIXED_IO_mio[25]}]
#set_property -dict {PACKAGE_PIN B7 IOSTANDARD HSTL } [get_port {FIXED_IO_mio[24]}]
#set_property -dict {PACKAGE_PIN E11 IOSTANDARD HSTL } [get_port {FIXED_IO_mio[23]}]
#set_property -dict {PACKAGE_PIN A14 IOSTANDARD HSTL } [get_port {FIXED_IO_mio[22]}]
#set_property -dict {PACKAGE_PIN F11 IOSTANDARD HSTL } [get_port {FIXED_IO_mio[21]}]
#set_property -dict {PACKAGE_PIN A8 IOSTANDARD HSTL } [get_port {FIXED_IO_mio[20]}]
#set_property -dict {PACKAGE_PIN E10 IOSTANDARD HSTL } [get_port {FIXED_IO_mio[19]}]
#set_property -dict {PACKAGE_PIN A7 IOSTANDARD HSTL } [get_port {FIXED_IO_mio[18]}]
#set_property -dict {PACKAGE_PIN E9 IOSTANDARD HSTL } [get_port {FIXED_IO_mio[17]}]
#set_property -dict {PACKAGE_PIN D6 IOSTANDARD HSTL } [get_port {FIXED_IO_mio[16]}]
#set_property -dict {PACKAGE_PIN E6 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[15]}]
#set_property -dict {PACKAGE_PIN B6 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[14]}]
#set_property -dict {PACKAGE_PIN A6 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[13]}]
#set_property -dict {PACKAGE_PIN C5 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[12]}]
#set_property -dict {PACKAGE_PIN B4 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[11]}]
#set_property -dict {PACKAGE_PIN G7 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[10]}]
#set_property -dict {PACKAGE_PIN C4 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[9]}]
#set_property -dict {PACKAGE_PIN E5 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[8]}]
#set_property -dict {PACKAGE_PIN D5 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[7]}]
#set_property -dict {PACKAGE_PIN A4 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[6]}]
#set_property -dict {PACKAGE_PIN A3 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[5]}]
#set_property -dict {PACKAGE_PIN E4 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[4]}]
#set_property -dict {PACKAGE_PIN F6 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[3]}]
#set_property -dict {PACKAGE_PIN A2 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[2]}]
#set_property -dict {PACKAGE_PIN A1 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[1]}]
#set_property -dict {PACKAGE_PIN G6 IOSTANDARD LVCMOS18 } [get_port {FIXED_IO_mio[0]}]
#set_property -dict {PACKAGE_PIN N7 IOSTANDARD SSTL15 } [get_port {FIXED_IO_ddr_vrp}]
#set_property -dict {PACKAGE_PIN M7 IOSTANDARD SSTL15 } [get_port {FIXED_IO_ddr_vrn}]
#set_property -dict {PACKAGE_PIN R4 IOSTANDARD SSTL15 } [get_port {DDR_we_n}]
#set_property -dict {PACKAGE_PIN F3 IOSTANDARD SSTL15 } [get_port {DDR_reset_n}]
#set_property -dict {PACKAGE_PIN R5 IOSTANDARD SSTL15 } [get_port {DDR_ras_n}]
#set_property -dict {PACKAGE_PIN P5 IOSTANDARD SSTL15 } [get_port {DDR_odt}]
#set_property -dict {PACKAGE_PIN V2 IOSTANDARD DIFF } [get_port {DDR_dqs_p[3]}]
#set_property -dict {PACKAGE_PIN N2 IOSTANDARD DIFF } [get_port {DDR_dqs_p[2]}]
#set_property -dict {PACKAGE_PIN H2 IOSTANDARD DIFF } [get_port {DDR_dqs_p[1]}]
#set_property -dict {PACKAGE_PIN C2 IOSTANDARD DIFF } [get_port {DDR_dqs_p[0]}]
#set_property -dict {PACKAGE_PIN W2 IOSTANDARD DIFF } [get_port {DDR_dqs_n[3]}]
#set_property -dict {PACKAGE_PIN P2 IOSTANDARD DIFF } [get_port {DDR_dqs_n[2]}]
#set_property -dict {PACKAGE_PIN J2 IOSTANDARD DIFF } [get_port {DDR_dqs_n[1]}]
#set_property -dict {PACKAGE_PIN D2 IOSTANDARD DIFF } [get_port {DDR_dqs_n[0]}]
#set_property -dict {PACKAGE_PIN Y1 IOSTANDARD SSTL15 } [get_port {DDR_dq[31]}]
#set_property -dict {PACKAGE_PIN W3 IOSTANDARD SSTL15 } [get_port {DDR_dq[30]}]
#set_property -dict {PACKAGE_PIN Y3 IOSTANDARD SSTL15 } [get_port {DDR_dq[29]}]
#set_property -dict {PACKAGE_PIN W1 IOSTANDARD SSTL15 } [get_port {DDR_dq[28]}]
#set_property -dict {PACKAGE_PIN U2 IOSTANDARD SSTL15 } [get_port {DDR_dq[27]}]
#set_property -dict {PACKAGE_PIN AA1 IOSTANDARD SSTL15 } [get_port {DDR_dq[26]}]
#set_property -dict {PACKAGE_PIN U1 IOSTANDARD SSTL15 } [get_port {DDR_dq[25]}]
#set_property -dict {PACKAGE_PIN AA3 IOSTANDARD SSTL15 } [get_port {DDR_dq[24]}]
#set_property -dict {PACKAGE_PIN R1 IOSTANDARD SSTL15 } [get_port {DDR_dq[23]}]
#set_property -dict {PACKAGE_PIN M2 IOSTANDARD SSTL15 } [get_port {DDR_dq[22]}]
#set_property -dict {PACKAGE_PIN T2 IOSTANDARD SSTL15 } [get_port {DDR_dq[21]}]
#set_property -dict {PACKAGE_PIN R3 IOSTANDARD SSTL15 } [get_port {DDR_dq[20]}]
#set_property -dict {PACKAGE_PIN T1 IOSTANDARD SSTL15 } [get_port {DDR_dq[19]}]
#set_property -dict {PACKAGE_PIN N3 IOSTANDARD SSTL15 } [get_port {DDR_dq[18]}]
#set_property -dict {PACKAGE_PIN T3 IOSTANDARD SSTL15 } [get_port {DDR_dq[17]}]
#set_property -dict {PACKAGE_PIN M1 IOSTANDARD SSTL15 } [get_port {DDR_dq[16]}]
#set_property -dict {PACKAGE_PIN K3 IOSTANDARD SSTL15 } [get_port {DDR_dq[15]}]
#set_property -dict {PACKAGE_PIN J1 IOSTANDARD SSTL15 } [get_port {DDR_dq[14]}]
#set_property -dict {PACKAGE_PIN K1 IOSTANDARD SSTL15 } [get_port {DDR_dq[13]}]
#set_property -dict {PACKAGE_PIN L3 IOSTANDARD SSTL15 } [get_port {DDR_dq[12]}]
#set_property -dict {PACKAGE_PIN L2 IOSTANDARD SSTL15 } [get_port {DDR_dq[11]}]
#set_property -dict {PACKAGE_PIN L1 IOSTANDARD SSTL15 } [get_port {DDR_dq[10]}]
#set_property -dict {PACKAGE_PIN G1 IOSTANDARD SSTL15 } [get_port {DDR_dq[9]}]
#set_property -dict {PACKAGE_PIN G2 IOSTANDARD SSTL15 } [get_port {DDR_dq[8]}]
#set_property -dict {PACKAGE_PIN F1 IOSTANDARD SSTL15 } [get_port {DDR_dq[7]}]
#set_property -dict {PACKAGE_PIN F2 IOSTANDARD SSTL15 } [get_port {DDR_dq[6]}]
#set_property -dict {PACKAGE_PIN E1 IOSTANDARD SSTL15 } [get_port {DDR_dq[5]}]
#set_property -dict {PACKAGE_PIN E3 IOSTANDARD SSTL15 } [get_port {DDR_dq[4]}]
#set_property -dict {PACKAGE_PIN D3 IOSTANDARD SSTL15 } [get_port {DDR_dq[3]}]
#set_property -dict {PACKAGE_PIN B2 IOSTANDARD SSTL15 } [get_port {DDR_dq[2]}]
#set_property -dict {PACKAGE_PIN C3 IOSTANDARD SSTL15 } [get_port {DDR_dq[1]}]
#set_property -dict {PACKAGE_PIN D1 IOSTANDARD SSTL15 } [get_port {DDR_dq[0]}]
#set_property -dict {PACKAGE_PIN AA2 IOSTANDARD SSTL15 } [get_port {DDR_dm[3]}]
#set_property -dict {PACKAGE_PIN P1 IOSTANDARD SSTL15 } [get_port {DDR_dm[2]}]
#set_property -dict {PACKAGE_PIN H3 IOSTANDARD SSTL15 } [get_port {DDR_dm[1]}]
#set_property -dict {PACKAGE_PIN B1 IOSTANDARD SSTL15 } [get_port {DDR_dm[0]}]
#set_property -dict {PACKAGE_PIN P6 IOSTANDARD SSTL15 } [get_port {DDR_cs_n}]
#set_property -dict {PACKAGE_PIN V3 IOSTANDARD SSTL15 } [get_port {DDR_cke}]
#set_property -dict {PACKAGE_PIN N4 IOSTANDARD DIFF } [get_port {DDR_ck_p}]
#set_property -dict {PACKAGE_PIN N5 IOSTANDARD DIFF } [get_port {DDR_ck_n}]
#set_property -dict {PACKAGE_PIN P3 IOSTANDARD SSTL15 } [get_port {DDR_cas_n}]
#set_property -dict {PACKAGE_PIN M6 IOSTANDARD SSTL15 } [get_port {DDR_ba[2]}]
#set_property -dict {PACKAGE_PIN L6 IOSTANDARD SSTL15 } [get_port {DDR_ba[1]}]
#set_property -dict {PACKAGE_PIN L7 IOSTANDARD SSTL15 } [get_port {DDR_ba[0]}]
#set_property -dict {PACKAGE_PIN G4 IOSTANDARD SSTL15 } [get_port {DDR_addr[14]}]
#set_property -dict {PACKAGE_PIN F4 IOSTANDARD SSTL15 } [get_port {DDR_addr[13]}]
#set_property -dict {PACKAGE_PIN H4 IOSTANDARD SSTL15 } [get_port {DDR_addr[12]}]
#set_property -dict {PACKAGE_PIN G5 IOSTANDARD SSTL15 } [get_port {DDR_addr[11]}]
#set_property -dict {PACKAGE_PIN J3 IOSTANDARD SSTL15 } [get_port {DDR_addr[10]}]
#set_property -dict {PACKAGE_PIN H5 IOSTANDARD SSTL15 } [get_port {DDR_addr[9]}]
#set_property -dict {PACKAGE_PIN J5 IOSTANDARD SSTL15 } [get_port {DDR_addr[8]}]
#set_property -dict {PACKAGE_PIN J6 IOSTANDARD SSTL15 } [get_port {DDR_addr[7]}]
#set_property -dict {PACKAGE_PIN J7 IOSTANDARD SSTL15 } [get_port {DDR_addr[6]}]
#set_property -dict {PACKAGE_PIN K5 IOSTANDARD SSTL15 } [get_port {DDR_addr[5]}]
#set_property -dict {PACKAGE_PIN K6 IOSTANDARD SSTL15 } [get_port {DDR_addr[4]}]
#set_property -dict {PACKAGE_PIN L4 IOSTANDARD SSTL15 } [get_port {DDR_addr[3]}]
#set_property -dict {PACKAGE_PIN K4 IOSTANDARD SSTL15 } [get_port {DDR_addr[2]}]
#set_property -dict {PACKAGE_PIN M5 IOSTANDARD SSTL15 } [get_port {DDR_addr[1]}]
#set_property -dict {PACKAGE_PIN M4 IOSTANDARD SSTL15 } [get_port {DDR_addr[0]}]
