
5. Printing statistics.

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add_18                         1
     $dff_18                         1

=== c_matrix_vec_mult_core_18_10_16_2_1 ===

   Number of wires:                505
   Number of wire bits:           8563
   Number of public wires:         488
   Number of public wire bits:    8308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                161
     $and_1                          7
     $neg_18                        14
     $not_1                          1
     $sdffe_1                        4
     $sdffe_18                     118
     dft_16_top_18                   1
     elementwise_add_core_18_18_9      2
     elementwise_mult_core_18_1810_9_1      8
     elementwise_sub_core_18_18_9      2
     shift_register_group_18_910      4

=== codeBlock88206_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add_32                         4
     $dffe_18                       80
     $not_32                         4
     $sdff_1                         1
     addfxp_18_1                    40
     multfix_alt_dsp_18             12
     shiftRegFIFO_5_1                1
     subfxp_18_1                    40

=== codeBlock89324_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe_18                       32
     $sdff_1                         1
     addfxp_18_1                    32
     shiftRegFIFO_2_1                1
     subfxp_18_1                    32

=== dft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     codeBlock88206_18               1
     codeBlock89324_18               1

=== dsp_signed_mult_18x18_unit_18_18_1 ===

   Number of wires:                 22
   Number of wire bits:            374
   Number of public wires:          20
   Number of public wire bits:     300
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $mul_37                         2
     $sdffe_1                        3
     $sdffe_18                       4
     $sdffe_37                       2

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff_36                         2
     $mul_36                         2
     $sdffe_1                        3

=== elementwise_add_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $add_18                         9
     $and_1                          1
     $sdffe_1                        2
     $sdffe_18                      27

=== elementwise_mult_core_18_1810_9_1 ===

   Number of wires:                 99
   Number of wire bits:           1665
   Number of public wires:          99
   Number of public wire bits:    1665
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $and_1                          1
     $sdffe_1                        1
     $sdffe_18                      18
     dsp_signed_mult_18x18_unit_18_18_1      5
     fp_rounding_unit_1_37_10        9

=== elementwise_sub_core_18_18_9 ===

   Number of wires:                 72
   Number of wire bits:           1143
   Number of public wires:          63
   Number of public wire bits:     981
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     $and_1                          1
     $sdffe_1                        2
     $sdffe_18                      27
     $sub_18                         9

=== fp_rounding_unit_1_37_10 ===

   Number of wires:                 15
   Number of wire bits:            267
   Number of public wires:          14
   Number of public wire bits:     230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $add_37                         1
     $mux_37                         1
     $sdffe_1                        3
     $sdffe_27                       1
     $sdffe_37                       2

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     dsp_signed_mult_18x18_unit_18_36_0      1

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff_1                         2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff_1                         5

=== shift_register_group_18_910 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     shift_register_unit_18_10       9

=== shift_register_unit_18_10 ===

   Number of wires:                 15
   Number of wire bits:            219
   Number of public wires:          15
   Number of public wire bits:     219
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $sdffe_18                      10

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add_18                         1
     $dff_18                         1

=== design hierarchy ===

   c_matrix_vec_mult_core_18_10_16_2_1      1
     dft_16_top_18                   1
       codeBlock88206_18             1
         addfxp_18_1                40
         multfix_alt_dsp_18         12
           dsp_signed_mult_18x18_unit_18_36_0      1
         shiftRegFIFO_5_1            1
         subfxp_18_1                40
       codeBlock89324_18             1
         addfxp_18_1                32
         shiftRegFIFO_2_1            1
         subfxp_18_1                32
     elementwise_add_core_18_18_9      2
     elementwise_mult_core_18_1810_9_1      8
       dsp_signed_mult_18x18_unit_18_18_1      5
       fp_rounding_unit_1_37_10      9
     elementwise_sub_core_18_18_9      2
     shift_register_group_18_910      4
       shift_register_unit_18_10      9

   Number of wires:               6068
   Number of wire bits:         100821
   Number of public wires:        5687
   Number of public wire bits:   90582
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2337
     $add_18                       162
     $add_32                         4
     $add_37                        72
     $and_1                         19
     $dff_18                       144
     $dff_36                        24
     $dffe_18                      112
     $mul_36                        24
     $mul_37                        80
     $mux_37                        72
     $neg_18                        14
     $not_1                          1
     $not_32                         4
     $sdff_1                         9
     $sdffe_1                      392
     $sdffe_18                     890
     $sdffe_27                      72
     $sdffe_37                     224
     $sub_18                        18

