#ifndef __SOC_LPMCU_BASEADDR_INTERFACE_H__
#define __SOC_LPMCU_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_LPMCU_M3_CS_ROM_table_BASE_ADDR (0xE00FF000)
#define SOC_LPMCU_M3_CS_CTI_BASE_ADDR (0xE00FE000)
#define SOC_LPMCU_M3_CS_SCS_BASE_ADDR (0xE000E000)
#define SOC_LPMCU_M3_CS_FPB_BASE_ADDR (0xE0002000)
#define SOC_LPMCU_M3_CS_DWT_BASE_ADDR (0xE0001000)
#define SOC_LPMCU_CODEC_SSI_BASE_ADDR (0xBED3F000)
#define SOC_LPMCU_IPC_NS_BASE_ADDR (0xBED20000)
#define SOC_LPMCU_IPC_BASE_ADDR (0xBED10000)
#define SOC_LPMCU_IOC_BASE_ADDR (0xBED02000)
#define SOC_LPMCU_LoadMonitor1_BASE_ADDR (0xBEC41000)
#define SOC_LPMCU_LoadMonitor0_BASE_ADDR (0xBEC40000)
#define SOC_LPMCU_PCTRL_BASE_ADDR (0xBEC3E000)
#define SOC_LPMCU_ATGC_BASE_ADDR (0xBEC3D000)
#define SOC_LPMCU_TZPC_BASE_ADDR (0xBEC3C000)
#define SOC_LPMCU_ATGC1_BASE_ADDR (0xBEC39000)
#define SOC_LPMCU_WD1_BASE_ADDR (0xBEC37000)
#define SOC_LPMCU_WD0_BASE_ADDR (0xBEC36000)
#define SOC_LPMCU_BLPWM_BASE_ADDR (0xBEC34000)
#define SOC_LPMCU_GPUPCR_BASE_ADDR (0xBEC30000)
#define SOC_LPMCU_TIMER12_BASE_ADDR (0xBEC2F000)
#define SOC_LPMCU_TIMER11_BASE_ADDR (0xBEC2E000)
#define SOC_LPMCU_TIMER10_BASE_ADDR (0xBEC2D000)
#define SOC_LPMCU_TIMER9_BASE_ADDR (0xBEC2C000)
#define SOC_LPMCU_GPIO19_BASE_ADDR (0xBEC25000)
#define SOC_LPMCU_GPIO18_BASE_ADDR (0xBEC24000)
#define SOC_LPMCU_GPIO17_BASE_ADDR (0xBEC23000)
#define SOC_LPMCU_GPIO16_BASE_ADDR (0xBEC22000)
#define SOC_LPMCU_GPIO15_BASE_ADDR (0xBEC21000)
#define SOC_LPMCU_GPIO14_BASE_ADDR (0xBEC20000)
#define SOC_LPMCU_GPIO13_BASE_ADDR (0xBEC1F000)
#define SOC_LPMCU_GPIO12_BASE_ADDR (0xBEC1E000)
#define SOC_LPMCU_GPIO11_BASE_ADDR (0xBEC1D000)
#define SOC_LPMCU_GPIO10_BASE_ADDR (0xBEC1C000)
#define SOC_LPMCU_GPIO9_BASE_ADDR (0xBEC1B000)
#define SOC_LPMCU_GPIO8_BASE_ADDR (0xBEC1A000)
#define SOC_LPMCU_GPIO7_BASE_ADDR (0xBEC19000)
#define SOC_LPMCU_GPIO6_BASE_ADDR (0xBEC18000)
#define SOC_LPMCU_GPIO5_BASE_ADDR (0xBEC17000)
#define SOC_LPMCU_GPIO4_BASE_ADDR (0xBEC16000)
#define SOC_LPMCU_GPIO3_BASE_ADDR (0xBEC15000)
#define SOC_LPMCU_GPIO2_BASE_ADDR (0xBEC14000)
#define SOC_LPMCU_GPIO1_BASE_ADDR (0xBEC13000)
#define SOC_LPMCU_GPIO0_BASE_ADDR (0xBEC12000)
#define SOC_LPMCU_GPIO0_SE_BASE_ADDR (0xBEC10000)
#define SOC_LPMCU_fcm_service_target_BASE_ADDR (0xBEC00000)
#define SOC_LPMCU_FCM_GIC_HW_SPI1_BASE_ADDR (0xBEB07000)
#define SOC_LPMCU_FCM_LOCAL_GIC_BASE_ADDR (0xBEB05000)
#define SOC_LPMCU_FCM_GIC_HW_SPI0_BASE_ADDR (0xBEB04000)
#define SOC_LPMCU_FCM_LOCAL_PERI_BASE_ADDR (0xBEB03000)
#define SOC_LPMCU_FCM_SECURE_BASE_ADDR (0xBEB02000)
#define SOC_LPMCU_FCM_LOCAL_IP_BASE_ADDR (0xBEA0C000)
#define SOC_LPMCU_FCM_CORE7_LOCAL_CFG_BASE_ADDR (0xBEA0B000)
#define SOC_LPMCU_FCM_CORE6_LOCAL_CFG_BASE_ADDR (0xBEA0A000)
#define SOC_LPMCU_FCM_CORE5_LOCAL_CFG_BASE_ADDR (0xBEA09000)
#define SOC_LPMCU_FCM_CORE4_LOCAL_CFG_BASE_ADDR (0xBEA08000)
#define SOC_LPMCU_FCM_CORE3_LOCAL_CFG_BASE_ADDR (0xBEA07000)
#define SOC_LPMCU_FCM_CORE2_LOCAL_CFG_BASE_ADDR (0xBEA06000)
#define SOC_LPMCU_FCM_CORE1_LOCAL_CFG_BASE_ADDR (0xBEA05000)
#define SOC_LPMCU_FCM_CORE0_LOCAL_CFG_BASE_ADDR (0xBEA04000)
#define SOC_LPMCU_PCR_MID_WRAP_BASE_ADDR (0xBEA03000)
#define SOC_LPMCU_PCR_BIG_WRAP_BASE_ADDR (0xBEA02000)
#define SOC_LPMCU_FCM_LOCAL_CPU_BASE_ADDR (0xBEA01000)
#define SOC_LPMCU_GIC600_BASE_ADDR (0xBE800000)
#define SOC_LPMCU_MAA_BASE_ADDR (0xBE3A0000)
#define SOC_LPMCU_MDM_5G_Service_Target_BASE_ADDR (0xBE290000)
#define SOC_LPMCU_FD_BUS_Service_Target_BASE_ADDR (0xBE280000)
#define SOC_LPMCU_AOBUS_Service_Target_BASE_ADDR (0xBE270000)
#define SOC_LPMCU_DMA_NOC_Service_Target_BASE_ADDR (0xBE260000)
#define SOC_LPMCU_CFGBUS_Service_Target_BASE_ADDR (0xBE250000)
#define SOC_LPMCU_SYS_BUS_Service_Target_BASE_ADDR (0xBE240000)
#define SOC_LPMCU_ASP_Service_Target_BASE_ADDR (0xBE230000)
#define SOC_LPMCU_Modem_Service_Target_BASE_ADDR (0xBE220000)
#define SOC_LPMCU_HSDT_Service_Target_BASE_ADDR (0xBE210000)
#define SOC_LPMCU_MMC0_Service_target_BASE_ADDR (0xBE200000)
#define SOC_LPMCU_G3D_BASE_ADDR (0xBB000000)
#define SOC_LPMCU_UFS_SYS_CTRL_BASE_ADDR (0xBABE0000)
#define SOC_LPMCU_UFS_MCU_BASE_ADDR (0xBABC0000)
#define SOC_LPMCU_UFS_CFG_BASE_ADDR (0xBAA00000)
#define SOC_LPMCU_AO_TCP_BASE_ADDR (0xBA980000)
#define SOC_LPMCU_DSF_IF_BASE_ADDR (0xBA902000)
#define SOC_LPMCU_MAD_Timer_BASE_ADDR (0xBA901000)
#define SOC_LPMCU_MAD_REG_BASE_ADDR (0xBA900000)
#define SOC_LPMCU_IOMCU_RTC_BASE_ADDR (0xBA87F000)
#define SOC_LPMCU_IOMCU_CONFIG_BASE_ADDR (0xBA87E000)
#define SOC_LPMCU_IOMCU_TIMER_BASE_ADDR (0xBA87D000)
#define SOC_LPMCU_IOMCU_WDG_BASE_ADDR (0xBA87C000)
#define SOC_LPMCU_IOMCU_GPIO3_BASE_ADDR (0xBA87B000)
#define SOC_LPMCU_IOMCU_GPIO2_BASE_ADDR (0xBA87A000)
#define SOC_LPMCU_IOMCU_GPIO1_BASE_ADDR (0xBA879000)
#define SOC_LPMCU_IOMCU_GPIO0_BASE_ADDR (0xBA878000)
#define SOC_LPMCU_IOMCU_DMAC_BASE_ADDR (0xBA877000)
#define SOC_LPMCU_IOMCU_UART7_BASE_ADDR (0xBA876000)
#define SOC_LPMCU_IOMCU_BLPWM_BASE_ADDR (0xBA875000)
#define SOC_LPMCU_IOMCU_UART3_BASE_ADDR (0xBA874000)
#define SOC_LPMCU_IOMCU_I3C1_BASE_ADDR (0xBA873000)
#define SOC_LPMCU_IOMCU_I2C1_BASE_ADDR (0xBA872000)
#define SOC_LPMCU_IOMCU_I2C0_BASE_ADDR (0xBA871000)
#define SOC_LPMCU_IOMCU_SPI0_BASE_ADDR (0xBA870000)
#define SOC_LPMCU_IOMCU_DTCM1Remap_BASE_ADDR (0xBA86F000)
#define SOC_LPMCU_IOMCU_DTCM0Remap_BASE_ADDR (0xBA86E000)
#define SOC_LPMCU_IOMCU_ITCMRemap_BASE_ADDR (0xBA86C000)
#define SOC_LPMCU_IOMCU_Remapctrl_BASE_ADDR (0xBA86B000)
#define SOC_LPMCU_IOMCU_I3C2_BASE_ADDR (0xBA86A000)
#define SOC_LPMCU_IOMCU_UART8_BASE_ADDR (0xBA869000)
#define SOC_LPMCU_IOMCU_SPI2_BASE_ADDR (0xBA868000)
#define SOC_LPMCU_IOMCU_DMMU_BASE_ADDR (0xBA867000)
#define SOC_LPMCU_IOMCU_TIMER2_BASE_ADDR (0xBA866000)
#define SOC_LPMCU_IOMCU_I3C_BASE_ADDR (0xBA865000)
#define SOC_LPMCU_IOMCU_I3C3_BASE_ADDR (0xBA864000)
#define SOC_LPMCU_IOMCU_I2C5_BASE_ADDR (0xBA863000)
#define SOC_LPMCU_IOMCU_DTCM_BASE_ADDR (0xBA700000)
#define SOC_LPMCU_IOMCU_ITCM_BASE_ADDR (0xBA600000)
#define SOC_LPMCU_DSP_ITCM_BASE_ADDR (0xBA580000)
#define SOC_LPMCU_DSP_DTCM_BASE_ADDR (0xBA558000)
#define SOC_LPMCU_ASP_CODEC_BASE_ADDR (0xBA552000)
#define SOC_LPMCU_SLIMBUS_BASE_ADDR (0xBA550000)
#define SOC_LPMCU_DSD_BASE_ADDR (0xBA54FC00)
#define SOC_LPMCU_ASP_CFG_BASE_ADDR (0xBA54E000)
#define SOC_LPMCU_ASP_WD_BASE_ADDR (0xBA54D000)
#define SOC_LPMCU_ASP_IPC_BASE_ADDR (0xBA54C000)
#define SOC_LPMCU_ASP_DMAC_BASE_ADDR (0xBA54B000)
#define SOC_LPMCU_ASP_TIMER1_BASE_ADDR (0xBA54A000)
#define SOC_LPMCU_ASP_TIMER0_BASE_ADDR (0xBA549000)
#define SOC_LPMCU_ASP_GPIO_BASE_ADDR (0xBA548000)
#define SOC_LPMCU_ASP_DMMU_BASE_ADDR (0xBA547000)
#define SOC_LPMCU_SECRAM_BASE_ADDR (0xBA480000)
#define SOC_LPMCU_SOCP_BASE_ADDR (0xBA0A0000)
#define SOC_LPMCU_EICC_BASE_ADDR (0xBA090000)
#define SOC_LPMCU_IPF_BASE_ADDR (0xBA088000)
#define SOC_LPMCU_SPE_BASE_ADDR (0xBA084000)
#define SOC_LPMCU_IPC_MDM_NS_BASE_ADDR (0xBA081000)
#define SOC_LPMCU_IPC_MDM_S_BASE_ADDR (0xBA080000)
#define SOC_LPMCU_LAT_STAT_BASE_ADDR (0xBA057000)
#define SOC_LPMCU_PERF_STAT_BASE_ADDR (0xBA056000)
#define SOC_LPMCU_UART0_BASE_ADDR (0xBA054000)
#define SOC_LPMCU_I3C4_BASE_ADDR (0xBA050000)
#define SOC_LPMCU_I2C7_BASE_ADDR (0xBA04F000)
#define SOC_LPMCU_I2C6_BASE_ADDR (0xBA04E000)
#define SOC_LPMCU_I2C4_BASE_ADDR (0xBA04D000)
#define SOC_LPMCU_I2C3_BASE_ADDR (0xBA04C000)
#define SOC_LPMCU_I2C9_BASE_ADDR (0xBA04B000)
#define SOC_LPMCU_SPI4_BASE_ADDR (0xBA049000)
#define SOC_LPMCU_SPI1_BASE_ADDR (0xBA048000)
#define SOC_LPMCU_UART5_BASE_ADDR (0xBA045000)
#define SOC_LPMCU_UART2_BASE_ADDR (0xBA044000)
#define SOC_LPMCU_UART4_BASE_ADDR (0xBA041000)
#define SOC_LPMCU_UART1_BASE_ADDR (0xBA040000)
#define SOC_LPMCU_PERI_DMAC_BASE_ADDR (0xBA000000)
#define SOC_LPMCU_USB20PHY_BASE_ADDR (0xB8587000)
#define SOC_LPMCU_USB20_SYSCTRL_BASE_ADDR (0xB8586000)
#define SOC_LPMCU_PERI_IOCG_R_BASE_ADDR (0xB8585000)
#define SOC_LPMCU_PERI_IOCG_L_BASE_ADDR (0xB8584000)
#define SOC_LPMCU_SD3_BASE_ADDR (0xB8583000)
#define SOC_LPMCU_MMC0_SYS_CTRL_BASE_ADDR (0xB8582000)
#define SOC_LPMCU_MMC0_CRG_BASE_ADDR (0xB8581000)
#define SOC_LPMCU_IOC_MMC0_BASE_ADDR (0xB8580000)
#define SOC_LPMCU_USB_OTG_BASE_ADDR (0xB8400000)
#define SOC_LPMCU_HSDT_TBU_BASE_ADDR (0xB81E0000)
#define SOC_LPMCU_HSDT_TCU_BASE_ADDR (0xB8180000)
#define SOC_LPMCU_HSDT_SYS_CTRL_BASE_ADDR (0xB817F000)
#define SOC_LPMCU_HSDT_CRG_BASE_ADDR (0xB817E000)
#define SOC_LPMCU_PCIE_PLL_BASE_ADDR (0xB817D000)
#define SOC_LPMCU_MMC1_IOC_BASE_ADDR (0xB8105000)
#define SOC_LPMCU_MMC1_SDIO_BASE_ADDR (0xB8104000)
#define SOC_LPMCU_PCIE0_APB_CFG_BASE_ADDR (0xB8102000)
#define SOC_LPMCU_CCP_BASE_ADDR (0xB8101000)
#define SOC_LPMCU_CCS_BASE_ADDR (0xB8100000)
#define SOC_LPMCU_PCIE_MCU_BASE_ADDR (0xB80F0000)
#define SOC_LPMCU_PCIEPHY0_BASE_ADDR (0xB8000000)
#define SOC_LPMCU_TSP_DSS1_L1TCM_GLOBAL_BASE_ADDR (0xB6040000)
#define SOC_LPMCU_TSP_DSS0_L1TCM_GLOBAL_BASE_ADDR (0xB6000000)
#define SOC_LPMCU_TSP_L1TCM_LOCAL_BASE_ADDR (0xB5F00000)
#define SOC_LPMCU_TSP_REG_BASE_ADDR (0xB5800000)
#define SOC_LPMCU_TSP_L2M_BASE_ADDR (0xB5000000)
#define SOC_LPMCU_NOC_MDMBUS_SERVICE_TARGET_BASE_ADDR (0xB4D00000)
#define SOC_LPMCU_MDM_AMON_BASE_ADDR (0xB4C00000)
#define SOC_LPMCU_MDM_IPCM3_BASE_ADDR (0xB4B5B000)
#define SOC_LPMCU_MDM_IPCM2_BASE_ADDR (0xB4B5A000)
#define SOC_LPMCU_MDM_IPCM1_BASE_ADDR (0xB4B59000)
#define SOC_LPMCU_MDM_IPCM0_BASE_ADDR (0xB4B58000)
#define SOC_LPMCU_CICOM_BASE_ADDR (0xB4B57000)
#define SOC_LPMCU_UPACC_BASE_ADDR (0xB4B54000)
#define SOC_LPMCU_CIPHER_BASE_ADDR (0xB4B50000)
#define SOC_LPMCU_L2DLE_BASE_ADDR (0xB4B40000)
#define SOC_LPMCU_MDM_EICC1_BASE_ADDR (0xB4B08000)
#define SOC_LPMCU_MDM_EICC0_BASE_ADDR (0xB4B00000)
#define SOC_LPMCU_MDM_SYSCNT_BASE_ADDR (0xB4A3A000)
#define SOC_LPMCU_MDM_EDMA1_BASE_ADDR (0xB4A39000)
#define SOC_LPMCU_MDM_EDMA0_BASE_ADDR (0xB4A38000)
#define SOC_LPMCU_LATENCYM_BASE_ADDR (0xB4A33000)
#define SOC_LPMCU_RRT_BASE_ADDR (0xB4A32000)
#define SOC_LPMCU_MDM_LOAD_MON1_BASE_ADDR (0xB4A2D000)
#define SOC_LPMCU_MDM_LOAD_MON0_BASE_ADDR (0xB4A2C000)
#define SOC_LPMCU_MDM_RTC_BASE_ADDR (0xB4A2A000)
#define SOC_LPMCU_MDM_PM_CTRL0_BASE_ADDR (0xB4A29000)
#define SOC_LPMCU_MDM_PM_CTRL1_BASE_ADDR (0xB4A28000)
#define SOC_LPMCU_MDM_UART1_BASE_ADDR (0xB4A27000)
#define SOC_LPMCU_MDM_UART0_BASE_ADDR (0xB4A26000)
#define SOC_LPMCU_MDM_TIMER15_BASE_ADDR (0xB4A24000)
#define SOC_LPMCU_MDM_TIMER14_BASE_ADDR (0xB4A23000)
#define SOC_LPMCU_MDM_TIMER13_BASE_ADDR (0xB4A22000)
#define SOC_LPMCU_MDM_TIMER12_BASE_ADDR (0xB4A21000)
#define SOC_LPMCU_MDM_TIMER11_BASE_ADDR (0xB4A20000)
#define SOC_LPMCU_MDM_TIMER10_BASE_ADDR (0xB4A1F000)
#define SOC_LPMCU_MDM_TIMER9_BASE_ADDR (0xB4A1E000)
#define SOC_LPMCU_MDM_TIMER8_BASE_ADDR (0xB4A1D000)
#define SOC_LPMCU_MDM_TIMER7_BASE_ADDR (0xB4A1C000)
#define SOC_LPMCU_MDM_TIMER6_BASE_ADDR (0xB4A1B000)
#define SOC_LPMCU_MDM_TIMER5_BASE_ADDR (0xB4A1A000)
#define SOC_LPMCU_MDM_TIMER4_BASE_ADDR (0xB4A19000)
#define SOC_LPMCU_MDM_TIMER3_BASE_ADDR (0xB4A18000)
#define SOC_LPMCU_MDM_TIMER2_BASE_ADDR (0xB4A17000)
#define SOC_LPMCU_MDM_TIMER1_BASE_ADDR (0xB4A16000)
#define SOC_LPMCU_MDM_TIMER0_BASE_ADDR (0xB4A15000)
#define SOC_LPMCU_MDM_WDT15_BASE_ADDR (0xB4A13000)
#define SOC_LPMCU_MDM_WDT14_BASE_ADDR (0xB4A12000)
#define SOC_LPMCU_MDM_WDT13_BASE_ADDR (0xB4A11000)
#define SOC_LPMCU_MDM_WDT12_BASE_ADDR (0xB4A10000)
#define SOC_LPMCU_MDM_WDT11_BASE_ADDR (0xB4A0F000)
#define SOC_LPMCU_MDM_WDT10_BASE_ADDR (0xB4A0E000)
#define SOC_LPMCU_MDM_WDT9_BASE_ADDR (0xB4A0D000)
#define SOC_LPMCU_MDM_WDT8_BASE_ADDR (0xB4A0C000)
#define SOC_LPMCU_MDM_WDT7_BASE_ADDR (0xB4A0B000)
#define SOC_LPMCU_MDM_WDT6_BASE_ADDR (0xB4A0A000)
#define SOC_LPMCU_MDM_WDT5_BASE_ADDR (0xB4A09000)
#define SOC_LPMCU_MDM_WDT4_BASE_ADDR (0xB4A08000)
#define SOC_LPMCU_MDM_WDT3_BASE_ADDR (0xB4A07000)
#define SOC_LPMCU_MDM_WDT2_BASE_ADDR (0xB4A06000)
#define SOC_LPMCU_MDM_WDT1_BASE_ADDR (0xB4A05000)
#define SOC_LPMCU_MDM_WDT0_BASE_ADDR (0xB4A04000)
#define SOC_LPMCU_MDM_AUTO_DFS_BASE_ADDR (0xB4A02000)
#define SOC_LPMCU_SYS_MDM_BASE_ADDR (0xB4A01000)
#define SOC_LPMCU_CRG_MDM_BASE_ADDR (0xB4A00000)
#define SOC_LPMCU_SYS_BBP_APB_BASE_ADDR (0xB42D0000)
#define SOC_LPMCU_NOC_BBPBUS_SERVICE_TARGET_BASE_ADDR (0xB4280000)
#define SOC_LPMCU_BBP_BASE_ADDR (0xB0000000)
#define SOC_LPMCU_PCIECtrl0_DBI_BASE_ADDR (0xAC000000)
#define SOC_LPMCU_PCIECtrl0_BASE_ADDR (0xAA000000)
#define SOC_LPMCU_HIEPS_BASE_ADDR (0xA9500000)
#define SOC_LPMCU_NOC_EPS_Service_Target_BASE_ADDR (0xA93D0000)
#define SOC_LPMCU_NOC_VENC_Service_Target_BASE_ADDR (0xA93B0000)
#define SOC_LPMCU_NOC_VDEC_Service_Target_BASE_ADDR (0xA93A0000)
#define SOC_LPMCU_NOC_VCODECBUS_Service_Target_BASE_ADDR (0xA9390000)
#define SOC_LPMCU_NOC_IVP32_Service_Target_BASE_ADDR (0xA9380000)
#define SOC_LPMCU_MEDAI2_LoadMonitor_BASE_ADDR (0xA9301000)
#define SOC_LPMCU_MEDIA2_CRG_BASE_ADDR (0xA9300000)
#define SOC_LPMCU_VENC_BASE_ADDR (0xA9280000)
#define SOC_LPMCU_VDEC_BASE_ADDR (0xA9200000)
#define SOC_LPMCU_IVP32_SMMU_BASE_ADDR (0xA91C0000)
#define SOC_LPMCU_IVP32_TIMER1_BASE_ADDR (0xA9183000)
#define SOC_LPMCU_IVP32_TIMER0_BASE_ADDR (0xA9182000)
#define SOC_LPMCU_IVP32_WDG_BASE_ADDR (0xA9181000)
#define SOC_LPMCU_IVP32_CFG_BASE_ADDR (0xA9180000)
#define SOC_LPMCU_IVP32_IRAM_BASE_ADDR (0xA9100000)
#define SOC_LPMCU_IVP32_DRAM1_BASE_ADDR (0xA9040000)
#define SOC_LPMCU_IVP32_DRAM0_BASE_ADDR (0xA9000000)
#define SOC_LPMCU_NOC_VIVO_Service_Target_BASE_ADDR (0xA86A0000)
#define SOC_LPMCU_NOC_ISP_Service_Target_BASE_ADDR (0xA8690000)
#define SOC_LPMCU_NOC_DSS_Service_Target_BASE_ADDR (0xA8680000)
#define SOC_LPMCU_CSI_E_BASE_ADDR (0xA8608000)
#define SOC_LPMCU_CSI_D_BASE_ADDR (0xA8607000)
#define SOC_LPMCU_CSI_C_BASE_ADDR (0xA8606000)
#define SOC_LPMCU_CSI_B_BASE_ADDR (0xA8605000)
#define SOC_LPMCU_CSI_A_BASE_ADDR (0xA8604000)
#define SOC_LPMCU_CSI_adapter_BASE_ADDR (0xA8603000)
#define SOC_LPMCU_MEDIA1_CRG_BASE_ADDR (0xA8601000)
#define SOC_LPMCU_MEDIA1_LoadMonitor_BASE_ADDR (0xA8600000)
#define SOC_LPMCU_GMP_LUT1_BASE_ADDR (0xA84EE000)
#define SOC_LPMCU_GMP_LUT0_BASE_ADDR (0xA84DE000)
#define SOC_LPMCU_CROSSBAR_BASE_ADDR (0xA84BE000)
#define SOC_LPMCU_DISP_CH1_BASE_ADDR (0xA84A2000)
#define SOC_LPMCU_DISP_GLB_BASE_ADDR (0xA84A1000)
#define SOC_LPMCU_WB_BASE_ADDR (0xA84A0000)
#define SOC_LPMCU_DSS_PRO_BASE_ADDR (0xA8490000)
#define SOC_LPMCU_DBCU0_SMMU_BASE_ADDR (0xA8480000)
#define SOC_LPMCU_DISP_CH0_BASE_ADDR (0xA8462000)
#define SOC_LPMCU_OV2_BASE_ADDR (0xA8460800)
#define SOC_LPMCU_OV0_BASE_ADDR (0xA8460000)
#define SOC_LPMCU_WCH1_BASE_ADDR (0xA845C000)
#define SOC_LPMCU_RCH_D0_BASE_ADDR (0xA8452000)
#define SOC_LPMCU_RCH_D3_BASE_ADDR (0xA8451000)
#define SOC_LPMCU_RCH_D2_BASE_ADDR (0xA8450000)
#define SOC_LPMCU_RCH_G0_BASE_ADDR (0xA8438000)
#define SOC_LPMCU_RCH_V1_BASE_ADDR (0xA8428000)
#define SOC_LPMCU_RCH_V0_BASE_ADDR (0xA8420000)
#define SOC_LPMCU_GLB_BASE_ADDR (0xA8412000)
#define SOC_LPMCU_DBUG_BASE_ADDR (0xA8411000)
#define SOC_LPMCU_MCTL_MUTEX_BASE_ADDR (0xA8410800)
#define SOC_LPMCU_MCTL_SYS_BASE_ADDR (0xA8410000)
#define SOC_LPMCU_DBCU0_MIF_BASE_ADDR (0xA840A000)
#define SOC_LPMCU_DBCU1_AIF_BASE_ADDR (0xA8409000)
#define SOC_LPMCU_DBCU0_AIF_BASE_ADDR (0xA8407000)
#define SOC_LPMCU_CMD_BASE_ADDR (0xA8402000)
#define SOC_LPMCU_ASC_BASE_ADDR (0xA8401800)
#define SOC_LPMCU_DSI0_BASE_ADDR (0xA8401000)
#define SOC_LPMCU_MMBUF_CFG_BASE_ADDR (0xA8400000)
#define SOC_LPMCU_SMMUv500_CFG_BASE_ADDR (0xA83F0000)
#define SOC_LPMCU_ISP_R8_PERI_BASE_BASE_ADDR (0xA83EE000)
#define SOC_LPMCU_ISP_TCMDMA_BASE_ADDR (0xA83E4000)
#define SOC_LPMCU_ISP_SUB_CTRL_BASE_ADDR (0xA83E3000)
#define SOC_LPMCU_ISP_IPC_BASE_ADDR (0xA83E2000)
#define SOC_LPMCU_ISP_TIMER_BASE_ADDR (0xA83E1000)
#define SOC_LPMCU_ISP_WDT_BASE_ADDR (0xA83E0000)
#define SOC_LPMCU_ISP_R8_DTCM_BASE_ADDR (0xA83D0000)
#define SOC_LPMCU_ISP_R8_ITCM_BASE_ADDR (0xA83C0000)
#define SOC_LPMCU_ISP_Core_CFG_BASE_ADDR (0xA8200000)
#define SOC_LPMCU_SMMU_BASE_ADDR (0xA8020000)
#define SOC_LPMCU_ORB_BASE_ADDR (0xA800C000)
#define SOC_LPMCU_CVDR_BASE_ADDR (0xA8006000)
#define SOC_LPMCU_CMDLST_BASE_ADDR (0xA8005000)
#define SOC_LPMCU_TOP_BASE_ADDR (0xA8004000)
#define SOC_LPMCU_JPGENC_BASE_ADDR (0xA8000000)
#define SOC_LPMCU_NPU_TCU_BASE_ADDR (0xA5F40000)
#define SOC_LPMCU_SYSDMA_TBU_BASE_ADDR (0xA5F20000)
#define SOC_LPMCU_AIC_TBU_BASE_ADDR (0xA5F00000)
#define SOC_LPMCU_sysdma_cfg_BASE_ADDR (0xA5EE0000)
#define SOC_LPMCU_npu_etzpc_BASE_ADDR (0xA5E07000)
#define SOC_LPMCU_npu_hw_exp_irq_BASE_ADDR (0xA5E06000)
#define SOC_LPMCU_npu_uart_BASE_ADDR (0xA5E05000)
#define SOC_LPMCU_npu_sysctrl_BASE_ADDR (0xA5E04000)
#define SOC_LPMCU_npu_crg_BASE_ADDR (0xA5E03000)
#define SOC_LPMCU_npu_tzpc_BASE_ADDR (0xA5E02000)
#define SOC_LPMCU_npu_ipc_ns_BASE_ADDR (0xA5E01000)
#define SOC_LPMCU_npu_ipc_s_BASE_ADDR (0xA5E00000)
#define SOC_LPMCU_gic_cfg_BASE_ADDR (0xA5C00000)
#define SOC_LPMCU_aic0_subsys_cfg_BASE_ADDR (0xA5000000)
#define SOC_LPMCU_npu_bus_service_target_BASE_ADDR (0xA4D30000)
#define SOC_LPMCU_SRAM_reg_BASE_ADDR (0xA4230000)
#define SOC_LPMCU_SRAM_atomicdec_BASE_ADDR (0xA4220000)
#define SOC_LPMCU_SRAM_atomicadd_BASE_ADDR (0xA4210000)
#define SOC_LPMCU_SRAM_normal_BASE_ADDR (0xA4200000)
#define SOC_LPMCU_bs_slv_BASE_ADDR (0xA4110000)
#define SOC_LPMCU_doorbell_sts_BASE_ADDR (0xA4100000)
#define SOC_LPMCU_doorbell_cfg_BASE_ADDR (0xA4080000)
#define SOC_LPMCU_npu_cpu_secure_BASE_ADDR (0xA4037000)
#define SOC_LPMCU_axi_mon_soc_BASE_ADDR (0xA4036000)
#define SOC_LPMCU_axi_mon_bs_BASE_ADDR (0xA4035000)
#define SOC_LPMCU_axi_mon_cpu_BASE_ADDR (0xA4034000)
#define SOC_LPMCU_ai_cpu_local_ctrl_BASE_ADDR (0xA4032000)
#define SOC_LPMCU_ts_cpu_local_ctrl_BASE_ADDR (0xA4031000)
#define SOC_LPMCU_sysctrl_npu_cpu_BASE_ADDR (0xA4030000)
#define SOC_LPMCU_fcm_local_ctrl_BASE_ADDR (0xA4022000)
#define SOC_LPMCU_ts_cpu_a55_ctrl_BASE_ADDR (0xA4021000)
#define SOC_LPMCU_ts_cpu_timer_BASE_ADDR (0xA4011000)
#define SOC_LPMCU_ai_cpu_timer_BASE_ADDR (0xA4010000)
#define SOC_LPMCU_ts_cpu_watchdog_BASE_ADDR (0xA4001000)
#define SOC_LPMCU_ai_cpu_watchdog_BASE_ADDR (0xA4000000)
#define SOC_LPMCU_SECRAM_remap_BASE_ADDR (0x60000000)
#define SOC_LPMCU_AHB_RADIO_VIRTUAL_BASE_ADDR (0x5A9C0000)
#define SOC_LPMCU_DMSS_BASE_ADDR (0x5A980000)
#define SOC_LPMCU_DMCPACK1_BASE_ADDR (0x5A920000)
#define SOC_LPMCU_DMCPACK0_BASE_ADDR (0x5A900000)
#define SOC_LPMCU_CSSYS_APB_BASE_ADDR (0x50000000)
#define SOC_LPMCU_LP_CONFIG_BASE_ADDR (0x4028F000)
#define SOC_LPMCU_LP_TIMER_BASE_ADDR (0x4028E000)
#define SOC_LPMCU_LP_WDG_BASE_ADDR (0x4028D000)
#define SOC_LPMCU_CORE_CRG_B_M_BASE_ADDR (0x40289000)
#define SOC_LPMCU_CORE_CRG_L_L3_BASE_ADDR (0x40288000)
#define SOC_LPMCU_LP_PCTRL_BASE_ADDR (0x40287000)
#define SOC_LPMCU_PERI_CRG_BASE_ADDR (0x40285000)
#define SOC_LPMCU_APB2SPI_BASE_ADDR (0x40284000)
#define SOC_LPMCU_UART6_BASE_ADDR (0x40282000)
#define SOC_LPMCU_PMC_BASE_ADDR (0x40281000)
#define SOC_LPMCU_TSENSORC_BASE_ADDR (0x40280000)
#define SOC_LPMCU_BB_DRX_BASE_ADDR (0x40240000)
#define SOC_LPMCU_GPIO36_BASE_ADDR (0x40238000)
#define SOC_LPMCU_GPIO35_BASE_ADDR (0x40237000)
#define SOC_LPMCU_GPIO34_BASE_ADDR (0x40236000)
#define SOC_LPMCU_GPIO33_BASE_ADDR (0x40235000)
#define SOC_LPMCU_GPIO32_BASE_ADDR (0x40234000)
#define SOC_LPMCU_GPIO31_BASE_ADDR (0x40233000)
#define SOC_LPMCU_GPIO30_BASE_ADDR (0x40232000)
#define SOC_LPMCU_GPIO29_BASE_ADDR (0x40231000)
#define SOC_LPMCU_GPIO28_BASE_ADDR (0x40230000)
#define SOC_LPMCU_GPIO27_BASE_ADDR (0x4022F000)
#define SOC_LPMCU_GPIO26_BASE_ADDR (0x4022E000)
#define SOC_LPMCU_GPIO25_BASE_ADDR (0x4022D000)
#define SOC_LPMCU_GPIO24_BASE_ADDR (0x4022C000)
#define SOC_LPMCU_GPIO23_BASE_ADDR (0x4022B000)
#define SOC_LPMCU_GPIO22_BASE_ADDR (0x4022A000)
#define SOC_LPMCU_GPIO21_BASE_ADDR (0x40229000)
#define SOC_LPMCU_GPIO20_BASE_ADDR (0x40228000)
#define SOC_LPMCU_SPI5_BASE_ADDR (0x40225000)
#define SOC_LPMCU_EFUSEC2_BASE_ADDR (0x40224000)
#define SOC_LPMCU_TIMER17_BASE_ADDR (0x40223000)
#define SOC_LPMCU_TIMER16_BASE_ADDR (0x40222000)
#define SOC_LPMCU_GPIO1_SE_BASE_ADDR (0x40221000)
#define SOC_LPMCU_AO_WDG_BASE_ADDR (0x40220000)
#define SOC_LPMCU_SPI3_BASE_ADDR (0x4021F000)
#define SOC_LPMCU_AO_TZPC_BASE_ADDR (0x4021E000)
#define SOC_LPMCU_AO_LoadMonitor_BASE_ADDR (0x4021D000)
#define SOC_LPMCU_AO_IOC_BASE_ADDR (0x4021C000)
#define SOC_LPMCU_SCTRL_BASE_ADDR (0x4021B000)
#define SOC_LPMCU_EFUSEC_BASE_ADDR (0x4021A000)
#define SOC_LPMCU_AO_IPC_NS_BASE_ADDR (0x40219000)
#define SOC_LPMCU_AO_IPC_S_BASE_ADDR (0x40218000)
#define SOC_LPMCU_SYS_CNT_BASE_ADDR (0x40216000)
#define SOC_LPMCU_SPMI_BASE_ADDR (0x40210000)
#define SOC_LPMCU_SCI1_BASE_ADDR (0x4020F000)
#define SOC_LPMCU_SCI0_BASE_ADDR (0x4020E000)
#define SOC_LPMCU_RTC1_BASE_ADDR (0x4020D000)
#define SOC_LPMCU_RTC0_BASE_ADDR (0x4020C000)
#define SOC_LPMCU_TIMER15_BASE_ADDR (0x4020B000)
#define SOC_LPMCU_TIMER14_BASE_ADDR (0x4020A000)
#define SOC_LPMCU_TIMER13_BASE_ADDR (0x40209000)
#define SOC_LPMCU_TIMER8_BASE_ADDR (0x40208000)
#define SOC_LPMCU_TIMER7_BASE_ADDR (0x40207000)
#define SOC_LPMCU_TIMER6_BASE_ADDR (0x40206000)
#define SOC_LPMCU_TIMER5_BASE_ADDR (0x40205000)
#define SOC_LPMCU_TIMER4_BASE_ADDR (0x40204000)
#define SOC_LPMCU_TIMER3_BASE_ADDR (0x40203000)
#define SOC_LPMCU_TIMER2_BASE_ADDR (0x40202000)
#define SOC_LPMCU_TIMER1_BASE_ADDR (0x40201000)
#define SOC_LPMCU_TIMER0_BASE_ADDR (0x40200000)
#define SOC_LPMCU_DRAM_BASE_ADDR (0x10000000)
#define SOC_LPMCU_PERI_LPRAM_BASE_ADDR (0x00048000)
#define SOC_LPMCU_AO_LPRAM_BASE_ADDR (0x00020000)
#define SOC_LPMCU_BOOTROM_BASE_ADDR (0x00000000)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
