# Reading D:/ModelSim/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim
# reading modelsim.ini
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:56:26 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 22:56:27 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:56:27 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 22:56:28 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:56:28 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 22:56:28 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:56:28 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 22:56:28 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:56:28 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 22:56:29 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:56:29 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 22:56:30 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:56:30 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 22:56:30 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:56:30 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/unit_seeker.sv 
# -- Compiling module unit_seeker
# 
# Top level modules:
# 	unit_seeker
# End time: 22:56:30 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:56:30 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/HS2.sv 
# -- Compiling module HS2
# ** Error: (vlog-13069) ../src/HS2.sv(13): near "logic": syntax error, unexpected "SystemVerilog keyword 'logic'", expecting ';'.
# End time: 22:56:30 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/ModelSim/win64/vlog failed.
# Error in macro ./runwave_lane_drop_regression.do line 22
# D:/ModelSim/win64/vlog failed.
#     while executing
# "vlog -work work ../src/HS2.sv"
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:57:58 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 22:57:59 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:57:59 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 22:58:00 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:00 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 22:58:00 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:00 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 22:58:00 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:00 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 22:58:00 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:00 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 22:58:00 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:00 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 22:58:00 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:00 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/unit_seeker.sv 
# -- Compiling module unit_seeker
# 
# Top level modules:
# 	unit_seeker
# End time: 22:58:00 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:00 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/HS2.sv 
# -- Compiling module HS2
# ** Error: (vlog-13069) ../src/HS2.sv(31): near "end": syntax error, unexpected end, expecting ';'.
# ** Error: (vlog-13069) ../src/HS2.sv(39): near "<=": syntax error, unexpected <=.
# ** Error: ../src/HS2.sv(39): (vlog-13205) Syntax error found in the scope following 'offset_pos'. Is there a missing '::'?
# End time: 22:58:00 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: D:/ModelSim/win64/vlog failed.
# Error in macro ./runwave_lane_drop_regression.do line 22
# D:/ModelSim/win64/vlog failed.
#     while executing
# "vlog -work work ../src/HS2.sv"
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:52 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 22:58:52 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:53 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 22:58:53 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:53 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 22:58:53 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:54 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 22:58:54 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:54 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 22:58:54 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:54 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 22:58:54 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:54 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 22:58:54 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:54 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/unit_seeker.sv 
# -- Compiling module unit_seeker
# 
# Top level modules:
# 	unit_seeker
# End time: 22:58:54 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:54 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/HS2.sv 
# -- Compiling module HS2
# 
# Top level modules:
# 	HS2
# End time: 22:58:54 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:54 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 22:58:54 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:54 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 22:58:55 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:55 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 22:58:55 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:55 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 22:58:55 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:55 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 22:58:55 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:55 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 22:58:55 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:55 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 22:58:55 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:55 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 22:58:55 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:55 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 22:58:56 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:56 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 22:58:56 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:56 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 22:58:56 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 22:58:56 on Aug 30,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 22:58:56 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 22:58:57 on Aug 30,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.board_pkg
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.HS2
# Loading work.HS2
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.unit_seeker
# Loading work.unit_seeker
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3017) ../src/HS2.sv(17): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 fs  Iteration: 0  Instance: /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL File: ../src/unit_seeker.sv
# ** Warning: (vsim-3722) ../src/HS2.sv(17): [TFMPC] - Missing connection for port 'buffer_dv'.
# ** Warning: (vsim-3017) ../src/HS2.sv(22): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 fs  Iteration: 0  Instance: /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR File: ../src/unit_seeker.sv
# ** Warning: (vsim-3722) ../src/HS2.sv(22): [TFMPC] - Missing connection for port 'buffer_dv'.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/hdr_cnt'.
# Executing ONERROR command at macro ./unit_seeker_wave.do line 90
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/buffer'.
# Executing ONERROR command at macro ./unit_seeker_wave.do line 91
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seeker'.
# Executing ONERROR command at macro ./unit_seeker_wave.do line 93
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seeker_pos_idx_n'.
# Executing ONERROR command at macro ./unit_seeker_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seeker_pos_idx_c'.
# Executing ONERROR command at macro ./unit_seeker_wave.do line 97
run
#  offset     : blocks      
add wave -position end sim:/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/HS2_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/HS2_wave.do
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:12 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 23:01:13 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:13 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 23:01:13 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:13 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 23:01:13 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:13 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 23:01:14 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:14 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 23:01:14 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:14 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 23:01:14 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:14 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 23:01:14 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:14 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/unit_seeker.sv 
# -- Compiling module unit_seeker
# 
# Top level modules:
# 	unit_seeker
# End time: 23:01:14 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:14 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/HS2.sv 
# -- Compiling module HS2
# 
# Top level modules:
# 	HS2
# End time: 23:01:14 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:14 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 23:01:14 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:14 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 23:01:15 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:15 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 23:01:15 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:15 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 23:01:15 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:15 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 23:01:15 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:15 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 23:01:15 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:15 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 23:01:15 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:15 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 23:01:15 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:15 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 23:01:15 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:15 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 23:01:15 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:15 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 23:01:15 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:01:15 on Aug 30,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 23:01:16 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 23:01:16 on Aug 30,2022, Elapsed time: 0:02:19
# Errors: 15, Warnings: 5
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 23:01:16 on Aug 30,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.board_pkg
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.HS2
# Loading work.HS2
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.unit_seeker
# Loading work.unit_seeker
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3017) ../src/HS2.sv(17): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 fs  Iteration: 0  Instance: /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL File: ../src/unit_seeker.sv
# ** Warning: (vsim-3722) ../src/HS2.sv(17): [TFMPC] - Missing connection for port 'buffer_dv'.
# ** Warning: (vsim-3017) ../src/HS2.sv(22): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 fs  Iteration: 0  Instance: /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR File: ../src/unit_seeker.sv
# ** Warning: (vsim-3722) ../src/HS2.sv(22): [TFMPC] - Missing connection for port 'buffer_dv'.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
run -all
#  offset     : blocks      
add wave -position end sim:/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/*
add wave -position end sim:/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/HS2_wave.do
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:04:58 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 23:04:58 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:04:58 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 23:04:59 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:04:59 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 23:04:59 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:04:59 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 23:04:59 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:04:59 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 23:05:00 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:00 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 23:05:00 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:00 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 23:05:00 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:00 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/unit_seeker.sv 
# -- Compiling module unit_seeker
# 
# Top level modules:
# 	unit_seeker
# End time: 23:05:00 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:00 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/HS2.sv 
# -- Compiling module HS2
# 
# Top level modules:
# 	HS2
# End time: 23:05:00 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:00 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 23:05:00 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:00 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 23:05:01 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:01 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 23:05:01 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:01 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 23:05:01 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:01 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 23:05:01 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:01 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 23:05:01 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:01 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 23:05:01 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:01 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 23:05:01 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:01 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 23:05:01 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:01 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 23:05:01 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:01 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 23:05:01 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:05:01 on Aug 30,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 23:05:01 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:05:02 on Aug 30,2022, Elapsed time: 0:03:46
# Errors: 0, Warnings: 5
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 23:05:02 on Aug 30,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.board_pkg
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.HS2
# Loading work.HS2
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.unit_seeker
# Loading work.unit_seeker
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.descrambler
# Loading work.descrambler
# ** Warning: (vsim-3017) ../src/HS2.sv(17): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 fs  Iteration: 0  Instance: /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL File: ../src/unit_seeker.sv
# ** Warning: (vsim-3722) ../src/HS2.sv(17): [TFMPC] - Missing connection for port 'buffer_dv'.
# ** Warning: (vsim-3017) ../src/HS2.sv(22): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 fs  Iteration: 0  Instance: /sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR File: ../src/unit_seeker.sv
# ** Warning: (vsim-3722) ../src/HS2.sv(22): [TFMPC] - Missing connection for port 'buffer_dv'.
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
run -all
#  offset     : blocks      
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:41 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 23:06:42 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:42 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 23:06:42 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:42 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 23:06:42 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:42 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 23:06:42 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:42 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 23:06:43 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:43 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 23:06:43 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:43 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 23:06:43 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:43 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/unit_seeker.sv 
# -- Compiling module unit_seeker
# 
# Top level modules:
# 	unit_seeker
# End time: 23:06:43 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:43 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/HS2.sv 
# -- Compiling module HS2
# 
# Top level modules:
# 	HS2
# End time: 23:06:43 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:43 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 23:06:43 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:43 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 23:06:44 on Aug 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:44 on Aug 30,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 23:06:44 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:44 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 23:06:44 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:44 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 23:06:44 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:44 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 23:06:44 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:44 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 23:06:44 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:44 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 23:06:44 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:44 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 23:06:44 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:44 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 23:06:44 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:44 on Aug 30,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 23:06:44 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 23:06:44 on Aug 30,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 23:06:44 on Aug 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:06:45 on Aug 30,2022, Elapsed time: 0:01:43
# Errors: 0, Warnings: 5
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 23:06:46 on Aug 30,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.board_pkg
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.HS2
# Loading work.HS2
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.unit_seeker
# Loading work.unit_seeker
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.descrambler
# Loading work.descrambler
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
run -all
#  offset     : blocks      
#            0            0
#            1           11
#            2           16
#            3           12
#            4           18
#            5           18
#            6           16
#            7           20
#            8           26
#            9           17
#           10           27
#           11           22
#           12           22
#           13           25
#           14           27
#           15           24
#           16           30
#           17           27
#           18           25
#           19           27
#           20           32
#           21           25
#           22           25
#           23           27
#           24           26
#           25           26
#           26           31
#           27           25
#           28           31
#           29           23
#           30           23
#           31           29
#           32           29
#           33           25
#           34           30
#           35           27
#           36           22
#           37           26
#           38           29
#           39           22
#           40           28
#           41           25
#           42           21
#           43           22
#           44           22
#           45           21
#           46           30
#           47           27
#           48           24
#           49           28
#           50           30
#           51           26
#           52           33
#           53           29
#           54           27
#           55           28
#           56           34
#           57           31
#           58           36
#           59           36
#           60           35
#           61           38
#           62           40
#           63           37
#           64           44
#           65           39
do runwave_
# Cannot open macro file: runwave_
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:31 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 00:13:32 on Aug 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:32 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 00:13:33 on Aug 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:33 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 00:13:33 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:33 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 00:13:33 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:33 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 00:13:33 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:33 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 00:13:34 on Aug 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:34 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 00:13:34 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:34 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/unit_seeker.sv 
# -- Compiling module unit_seeker
# 
# Top level modules:
# 	unit_seeker
# End time: 00:13:34 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:34 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/HS2.sv 
# -- Compiling module HS2
# 
# Top level modules:
# 	HS2
# End time: 00:13:34 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:34 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/HSn.sv 
# -- Compiling module HSn
# 
# Top level modules:
# 	--none--
# End time: 00:13:34 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:34 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 00:13:34 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:34 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 00:13:34 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:34 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 00:13:35 on Aug 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 00:13:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 00:13:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 00:13:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 00:13:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 00:13:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 00:13:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 00:13:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 00:13:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:13:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 00:13:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:13:36 on Aug 31,2022, Elapsed time: 1:06:50
# Errors: 1, Warnings: 1
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 00:13:36 on Aug 31,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.board_pkg
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.HS2
# Loading work.HS2
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.unit_seeker
# Loading work.unit_seeker
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.descrambler
# Loading work.descrambler
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:33 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 00:14:33 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:33 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 00:14:34 on Aug 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:34 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 00:14:34 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:34 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 00:14:34 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:34 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 00:14:35 on Aug 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 00:14:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 00:14:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/unit_seeker.sv 
# -- Compiling module unit_seeker
# 
# Top level modules:
# 	unit_seeker
# End time: 00:14:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/HS2.sv 
# -- Compiling module HS2
# 
# Top level modules:
# 	HS2
# End time: 00:14:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:35 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/HSn.sv 
# -- Compiling module HSn
# 
# Top level modules:
# 	--none--
# End time: 00:14:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:35 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 00:14:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:35 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 00:14:35 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:35 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 00:14:36 on Aug 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:36 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 00:14:36 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:36 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 00:14:36 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:36 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 00:14:36 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:36 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 00:14:36 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:36 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 00:14:36 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:36 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 00:14:36 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:36 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 00:14:36 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:36 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 00:14:36 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:14:36 on Aug 31,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 00:14:36 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:14:37 on Aug 31,2022, Elapsed time: 0:01:01
# Errors: 0, Warnings: 1
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 00:14:37 on Aug 31,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.board_pkg
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.HSn
# Loading work.HSn
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.unit_seeker
# Loading work.unit_seeker
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.descrambler
# Loading work.descrambler
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/rst_i'.
# Executing ONERROR command at macro ./HS2_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/clk_i'.
# Executing ONERROR command at macro ./HS2_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/gbox_buffer'.
# Executing ONERROR command at macro ./HS2_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/gbox_cnt'.
# Executing ONERROR command at macro ./HS2_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/buffer_dv'.
# Executing ONERROR command at macro ./HS2_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/is_synced'.
# Executing ONERROR command at macro ./HS2_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/offset_pos'.
# Executing ONERROR command at macro ./HS2_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/buffer'.
# Executing ONERROR command at macro ./HS2_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/hdr_cnt'.
# Executing ONERROR command at macro ./HS2_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/seeker'.
# Executing ONERROR command at macro ./HS2_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/seeker_pos_idx_n'.
# Executing ONERROR command at macro ./HS2_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/seeker_pos_idx_c'.
# Executing ONERROR command at macro ./HS2_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/rst_i'.
# Executing ONERROR command at macro ./HS2_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/clk_i'.
# Executing ONERROR command at macro ./HS2_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/gbox_buffer'.
# Executing ONERROR command at macro ./HS2_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/gbox_cnt'.
# Executing ONERROR command at macro ./HS2_wave.do line 123
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/buffer_dv'.
# Executing ONERROR command at macro ./HS2_wave.do line 125
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/is_synced'.
# Executing ONERROR command at macro ./HS2_wave.do line 127
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/offset_pos'.
# Executing ONERROR command at macro ./HS2_wave.do line 129
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/buffer'.
# Executing ONERROR command at macro ./HS2_wave.do line 131
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/hdr_cnt'.
# Executing ONERROR command at macro ./HS2_wave.do line 133
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/seeker'.
# Executing ONERROR command at macro ./HS2_wave.do line 135
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/seeker_pos_idx_n'.
# Executing ONERROR command at macro ./HS2_wave.do line 137
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/seeker_pos_idx_c'.
# Executing ONERROR command at macro ./HS2_wave.do line 139
run -all
#  offset     : blocks      
run -all
#            0            0
#            1           11
#            2           16
#            3           12
#            4           18
#            5           18
#            6           16
#            7           20
#            8           26
#            9           17
#           10           27
#           11           22
#           12           22
#           13           25
#           14           27
#           15           24
#           16           30
#           17           27
#           18           25
#           19           27
#           20           32
#           21           25
#           22           25
#           23           27
#           24           26
#           25           26
#           26           31
#           27           25
#           28           31
#           29           23
#           30           23
#           31           29
#           32           29
#           33           25
#           34           30
#           35           27
#           36           22
#           37           26
#           38           29
#           39           22
#           40           28
#           41           25
do runwave_lane_drop_regression.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:25 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/serdes_1_to_468_idelay_ddr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity serdes_1_to_468_idelay_ddr
# -- Compiling architecture arch_serdes_1_to_468_idelay_ddr of serdes_1_to_468_idelay_ddr
# End time: 00:22:25 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:25 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/delay_controller_wrap.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity delay_controller_wrap
# -- Compiling architecture arch_delay_controller_wrap of delay_controller_wrap
# End time: 00:22:26 on Aug 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:26 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/tef1001_R2_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package hw_type_pkg
# End time: 00:22:26 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:26 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/board_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Compiling package board_pkg
# End time: 00:22:26 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:26 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/cdr_serdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cdr_serdes
# -- Compiling architecture rtl of cdr_serdes
# End time: 00:22:26 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:26 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/descrambler.v 
# -- Compiling module descrambler
# 
# Top level modules:
# 	descrambler
# End time: 00:22:26 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:27 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/scrambler.v 
# -- Compiling module scrambler
# 
# Top level modules:
# 	scrambler
# End time: 00:22:27 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:27 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/unit_seeker.sv 
# -- Compiling module unit_seeker
# 
# Top level modules:
# 	unit_seeker
# End time: 00:22:27 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:27 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/HS2.sv 
# -- Compiling module HS2
# 
# Top level modules:
# 	HS2
# End time: 00:22:27 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:27 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/HSn.sv 
# -- Compiling module HSn
# 
# Top level modules:
# 	--none--
# End time: 00:22:27 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:27 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/gearbox32to66_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gearbox32to66
# -- Compiling architecture rtl of gearbox32to66
# End time: 00:22:27 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:27 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/aurora_rx_lane_wip.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package hw_type_pkg
# -- Loading package board_pkg
# -- Compiling entity aurora_rx_lane
# -- Compiling architecture behavioral of aurora_rx_lane
# End time: 00:22:27 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:27 on Aug 31,2022
# vcom -reportprogress 300 -work work ../src/rr_arbiter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rr_arbiter
# -- Compiling architecture behavioral of rr_arbiter
# End time: 00:22:27 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:27 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker1.sv 
# -- Compiling module seeker1
# 
# Top level modules:
# 	seeker1
# End time: 00:22:27 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:27 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker2.sv 
# -- Compiling module seeker2
# 
# Top level modules:
# 	seeker2
# End time: 00:22:28 on Aug 31,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:28 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker3.sv 
# -- Compiling module seeker3
# 
# Top level modules:
# 	seeker3
# End time: 00:22:28 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:28 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker6.sv 
# -- Compiling module seeker6
# 
# Top level modules:
# 	seeker6
# End time: 00:22:28 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:28 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker11.sv 
# -- Compiling module seeker11
# 
# Top level modules:
# 	seeker11
# End time: 00:22:28 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:28 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker22.sv 
# -- Compiling module seeker22
# 
# Top level modules:
# 	seeker22
# End time: 00:22:28 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:28 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/seeker33.sv 
# -- Compiling module seeker33
# 
# Top level modules:
# 	seeker33
# End time: 00:22:28 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:28 on Aug 31,2022
# vlog -reportprogress 300 -work work ../src/aligner.sv 
# -- Compiling module aligner
# 
# Top level modules:
# 	aligner
# End time: 00:22:28 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 00:22:28 on Aug 31,2022
# vlog -reportprogress 300 -work work ./sim_aurora_lane_drop_regression.sv 
# -- Compiling module sim_aurora_lane
# 
# Top level modules:
# 	sim_aurora_lane
# End time: 00:22:28 on Aug 31,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:22:29 on Aug 31,2022, Elapsed time: 0:07:52
# Errors: 72, Warnings: 1
# vsim -t 1fs -novopt sim_aurora_lane -L unisim -L secureip -L unifast -L unimacro 
# Start time: 00:22:29 on Aug 31,2022
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.sim_aurora_lane
# Loading sv_std.std
# Loading work.sim_aurora_lane
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.scrambler
# Loading work.scrambler
# Loading std.standard
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.aurora_rx_lane(behavioral)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.board_pkg
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.hw_type_pkg
# Loading work.hw_type_pkg
# Loading work.board_pkg
# Loading work.aurora_rx_lane(behavioral)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.serdes_1_to_468_idelay_ddr(arch_serdes_1_to_468_idelay_ddr)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading work.delay_controller_wrap(arch_delay_controller_wrap)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.idelaye2(idelaye2_v)
# Loading unisim.iserdese2(iserdese2_v)
# Loading secureip.ISERDESE2_WRAP
# Loading secureip.B_ISERDESE2
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.gearbox32to66(rtl)
# Loading work.gearbox32to66(rtl)
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.HSn
# Loading work.HSn
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.unit_seeker
# Loading work.unit_seeker
# Refreshing D:/UW/A-MasterResearch-LHC/YARR-rx-recovery-Revise/sim/work.descrambler
# Loading work.descrambler
# .main_pane.objects.interior.cs.body.tree
# .main_pane.wave.interior.cs.body.pw.wf
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/rst_i'.
# Executing ONERROR command at macro ./HS2_wave.do line 94
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/clk_i'.
# Executing ONERROR command at macro ./HS2_wave.do line 95
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/gbox_buffer'.
# Executing ONERROR command at macro ./HS2_wave.do line 97
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/gbox_cnt'.
# Executing ONERROR command at macro ./HS2_wave.do line 99
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/buffer_dv'.
# Executing ONERROR command at macro ./HS2_wave.do line 101
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/is_synced'.
# Executing ONERROR command at macro ./HS2_wave.do line 103
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/offset_pos'.
# Executing ONERROR command at macro ./HS2_wave.do line 105
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/buffer'.
# Executing ONERROR command at macro ./HS2_wave.do line 107
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/hdr_cnt'.
# Executing ONERROR command at macro ./HS2_wave.do line 109
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/seeker'.
# Executing ONERROR command at macro ./HS2_wave.do line 111
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/seeker_pos_idx_n'.
# Executing ONERROR command at macro ./HS2_wave.do line 113
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerL/seeker_pos_idx_c'.
# Executing ONERROR command at macro ./HS2_wave.do line 115
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/rst_i'.
# Executing ONERROR command at macro ./HS2_wave.do line 117
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/clk_i'.
# Executing ONERROR command at macro ./HS2_wave.do line 119
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/gbox_buffer'.
# Executing ONERROR command at macro ./HS2_wave.do line 121
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/gbox_cnt'.
# Executing ONERROR command at macro ./HS2_wave.do line 123
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/buffer_dv'.
# Executing ONERROR command at macro ./HS2_wave.do line 125
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/is_synced'.
# Executing ONERROR command at macro ./HS2_wave.do line 127
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/offset_pos'.
# Executing ONERROR command at macro ./HS2_wave.do line 129
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/buffer'.
# Executing ONERROR command at macro ./HS2_wave.do line 131
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/hdr_cnt'.
# Executing ONERROR command at macro ./HS2_wave.do line 133
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/seeker'.
# Executing ONERROR command at macro ./HS2_wave.do line 135
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/seeker_pos_idx_n'.
# Executing ONERROR command at macro ./HS2_wave.do line 137
# ** Error: (vish-4014) No objects found matching '/sim_aurora_lane/u_aurora_rx_lane/gearbox32to66_cmp/u_aligner/seekerR/seeker_pos_idx_c'.
# Executing ONERROR command at macro ./HS2_wave.do line 139
run -all
#  offset     : blocks      
#            0            0
#            1           14
#            2           16
#            3           13
#            4           19
#            5           19
#            6           16
#            7           20
#            8           21
#            9           18
#           10           23
#           11           20
#           12           21
#           13           25
#           14           22
#           15           21
run -continue
#           16           24
#           17           25
#           18           20
#           19           23
#           20           24
#           21           20
#           22           22
#           23           22
#           24           19
#           25           24
#           26           21
#           27           19
#           28           24
#           29           23
#           30           18
#           31           25
#           32           22
#           33           20
#           34           23
#           35           21
#           36           20
#           37           23
#           38           24
#           39           18
#           40           24
#           41           22
#           42           19
#           43           22
#           44           19
#           45           18
#           46           22
#           47           23
#           48           20
#           49           21
#           50           22
#           51           18
#           52           23
#           53           21
#           54           19
#           55           19
#           56           24
#           57           21
#           58           26
#           59           25
#           60           23
#           61           29
#           62           28
#           63           28
#           64           32
#           65           31
