\hypertarget{classUART__v1__0}{}\section{U\+A\+R\+T\+\_\+v1\+\_\+0 Entity Reference}
\label{classUART__v1__0}\index{U\+A\+R\+T\+\_\+v1\+\_\+0@{U\+A\+R\+T\+\_\+v1\+\_\+0}}


Inheritance diagram for U\+A\+R\+T\+\_\+v1\+\_\+0\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=195pt]{classUART__v1__0__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for U\+A\+R\+T\+\_\+v1\+\_\+0\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=195pt]{classUART__v1__0__coll__graph}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classUART__v1__0_1_1arch__imp}{arch\+\_\+imp} architecture
\begin{DoxyCompactList}\small\item\em componente U\+A\+R\+T\+\_\+\+A\+X\+I\+\_\+\+S00  componente nel quale Ã¨ incapsulato il componente U\+A\+RT e la logica di gestione delle interruzioni. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classUART__v1__0_a0a6af6eef40212dbaf130d57ce711256}\label{classUART__v1__0_a0a6af6eef40212dbaf130d57ce711256}} 
\hyperlink{classUART__v1__0_a0a6af6eef40212dbaf130d57ce711256}{ieee} 
\begin{DoxyCompactList}\small\item\em Viene utilizzata la libreria I\+E\+EE. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classUART__v1__0_acd03516902501cd1c7296a98e22c6fcb}\label{classUART__v1__0_acd03516902501cd1c7296a98e22c6fcb}} 
\hyperlink{classUART__v1__0_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\begin{DoxyCompactList}\small\item\em Sono utilizzati i segnali della standard logic. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classUART__v1__0_a2edc34402b573437d5f25fa90ba4013e}\label{classUART__v1__0_a2edc34402b573437d5f25fa90ba4013e}} 
\hyperlink{classUART__v1__0_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}   
\begin{DoxyCompactList}\small\item\em Vengono utilizzate le funzioni numeriche. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classUART__v1__0_af2979064a441fc814952a2a01b2e0bd3}\label{classUART__v1__0_af2979064a441fc814952a2a01b2e0bd3}} 
\hyperlink{classUART__v1__0_af2979064a441fc814952a2a01b2e0bd3}{baudrate} {\bfseries {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9600} \textcolor{vhdlchar}{ }}}
\begin{DoxyCompactList}\small\item\em baudare trasmissione \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classUART__v1__0_a378457a97325b4f40100f5b52b3dd886}\label{classUART__v1__0_a378457a97325b4f40100f5b52b3dd886}} 
\hyperlink{classUART__v1__0_a378457a97325b4f40100f5b52b3dd886}{clock\+\_\+freq} {\bfseries {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{50\+\_\+000\+\_\+000} \textcolor{vhdlchar}{ }}}
\begin{DoxyCompactList}\small\item\em frequenza clock ingresso \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classUART__v1__0_afce7943994a4ddfa81f224225976a4c7}\label{classUART__v1__0_afce7943994a4ddfa81f224225976a4c7}} 
\hyperlink{classUART__v1__0_afce7943994a4ddfa81f224225976a4c7}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}
\item 
\mbox{\Hypertarget{classUART__v1__0_ab7787f274c76bb896ac98fdcfb570c65}\label{classUART__v1__0_ab7787f274c76bb896ac98fdcfb570c65}} 
\hyperlink{classUART__v1__0_ab7787f274c76bb896ac98fdcfb570c65}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH} {\bfseries {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classUART__v1__0_aa1eb566eeabe2a672e15ebb95aecc44f}\label{classUART__v1__0_aa1eb566eeabe2a672e15ebb95aecc44f}} 
\hyperlink{classUART__v1__0_aa1eb566eeabe2a672e15ebb95aecc44f}{tx}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em linea uscita per la trasmissione \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classUART__v1__0_a98ea5026beb91d6383a8a2aa2d69b32f}\label{classUART__v1__0_a98ea5026beb91d6383a8a2aa2d69b32f}} 
\hyperlink{classUART__v1__0_a98ea5026beb91d6383a8a2aa2d69b32f}{rx}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em linea ingresso per la ricezione \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classUART__v1__0_a5b78f3e3edfaf6e8ec79031b9e631e9d}\label{classUART__v1__0_a5b78f3e3edfaf6e8ec79031b9e631e9d}} 
\hyperlink{classUART__v1__0_a5b78f3e3edfaf6e8ec79031b9e631e9d}{interrupt}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em segnale per richiede l\textquotesingle{}interrupt \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classUART__v1__0_a037f9e3df8559bfd59db37bcba9cb7a8}\label{classUART__v1__0_a037f9e3df8559bfd59db37bcba9cb7a8}} 
\hyperlink{classUART__v1__0_a037f9e3df8559bfd59db37bcba9cb7a8}{s00\+\_\+axi\+\_\+aclk}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_a8249c106fbd80196dcad2666c9f0b3fc}\label{classUART__v1__0_a8249c106fbd80196dcad2666c9f0b3fc}} 
\hyperlink{classUART__v1__0_a8249c106fbd80196dcad2666c9f0b3fc}{s00\+\_\+axi\+\_\+aresetn}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_a9fe80d3cc7f862afb670536e4e05dbeb}\label{classUART__v1__0_a9fe80d3cc7f862afb670536e4e05dbeb}} 
\hyperlink{classUART__v1__0_a9fe80d3cc7f862afb670536e4e05dbeb}{s00\+\_\+axi\+\_\+awaddr}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_a719659c1addef5432978cc949d9e10ed}\label{classUART__v1__0_a719659c1addef5432978cc949d9e10ed}} 
\hyperlink{classUART__v1__0_a719659c1addef5432978cc949d9e10ed}{s00\+\_\+axi\+\_\+awprot}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_a45aa02a72ae1a8389346d47173c60ed0}\label{classUART__v1__0_a45aa02a72ae1a8389346d47173c60ed0}} 
\hyperlink{classUART__v1__0_a45aa02a72ae1a8389346d47173c60ed0}{s00\+\_\+axi\+\_\+awvalid}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_ad0a1f71502d91a45dbc6c365f85c6566}\label{classUART__v1__0_ad0a1f71502d91a45dbc6c365f85c6566}} 
\hyperlink{classUART__v1__0_ad0a1f71502d91a45dbc6c365f85c6566}{s00\+\_\+axi\+\_\+awready}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_ae2b15b55ee463fd9dd030ee29db6bb17}\label{classUART__v1__0_ae2b15b55ee463fd9dd030ee29db6bb17}} 
\hyperlink{classUART__v1__0_ae2b15b55ee463fd9dd030ee29db6bb17}{s00\+\_\+axi\+\_\+wdata}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_a120924bc3fd5fd10ec0f96e19c3f4904}\label{classUART__v1__0_a120924bc3fd5fd10ec0f96e19c3f4904}} 
\hyperlink{classUART__v1__0_a120924bc3fd5fd10ec0f96e19c3f4904}{s00\+\_\+axi\+\_\+wstrb}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_a24e90907193647007d2947353740114d}\label{classUART__v1__0_a24e90907193647007d2947353740114d}} 
\hyperlink{classUART__v1__0_a24e90907193647007d2947353740114d}{s00\+\_\+axi\+\_\+wvalid}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_a3fc60abc0cfbfa90003a83bffdd476c4}\label{classUART__v1__0_a3fc60abc0cfbfa90003a83bffdd476c4}} 
\hyperlink{classUART__v1__0_a3fc60abc0cfbfa90003a83bffdd476c4}{s00\+\_\+axi\+\_\+wready}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_af8799be946d3f5354263e7deb15f94f1}\label{classUART__v1__0_af8799be946d3f5354263e7deb15f94f1}} 
\hyperlink{classUART__v1__0_af8799be946d3f5354263e7deb15f94f1}{s00\+\_\+axi\+\_\+bresp}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_a5110b7dd4fb9548a2aab88f50dbe1d5e}\label{classUART__v1__0_a5110b7dd4fb9548a2aab88f50dbe1d5e}} 
\hyperlink{classUART__v1__0_a5110b7dd4fb9548a2aab88f50dbe1d5e}{s00\+\_\+axi\+\_\+bvalid}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_a1ef2019b0613bc23d4829eeeb24eb98d}\label{classUART__v1__0_a1ef2019b0613bc23d4829eeeb24eb98d}} 
\hyperlink{classUART__v1__0_a1ef2019b0613bc23d4829eeeb24eb98d}{s00\+\_\+axi\+\_\+bready}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_af70a86336cd6505064e45b69f4623939}\label{classUART__v1__0_af70a86336cd6505064e45b69f4623939}} 
\hyperlink{classUART__v1__0_af70a86336cd6505064e45b69f4623939}{s00\+\_\+axi\+\_\+araddr}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_adc648df07895bf808b8c721e1dc6811b}\label{classUART__v1__0_adc648df07895bf808b8c721e1dc6811b}} 
\hyperlink{classUART__v1__0_adc648df07895bf808b8c721e1dc6811b}{s00\+\_\+axi\+\_\+arprot}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_a94b78b2ae3cd13860f15afbdfb199e44}\label{classUART__v1__0_a94b78b2ae3cd13860f15afbdfb199e44}} 
\hyperlink{classUART__v1__0_a94b78b2ae3cd13860f15afbdfb199e44}{s00\+\_\+axi\+\_\+arvalid}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_ad35bd95f3352ff8dbdaea55205a98e53}\label{classUART__v1__0_ad35bd95f3352ff8dbdaea55205a98e53}} 
\hyperlink{classUART__v1__0_ad35bd95f3352ff8dbdaea55205a98e53}{s00\+\_\+axi\+\_\+arready}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_ad2655fadb987e0487c428aca187b55d0}\label{classUART__v1__0_ad2655fadb987e0487c428aca187b55d0}} 
\hyperlink{classUART__v1__0_ad2655fadb987e0487c428aca187b55d0}{s00\+\_\+axi\+\_\+rdata}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S00\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+TH}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_a1acee955f50f71e5595a03c6ca301cf0}\label{classUART__v1__0_a1acee955f50f71e5595a03c6ca301cf0}} 
\hyperlink{classUART__v1__0_a1acee955f50f71e5595a03c6ca301cf0}{s00\+\_\+axi\+\_\+rresp}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_af180911f7eb262e530e26865bc97aa0b}\label{classUART__v1__0_af180911f7eb262e530e26865bc97aa0b}} 
\hyperlink{classUART__v1__0_af180911f7eb262e530e26865bc97aa0b}{s00\+\_\+axi\+\_\+rvalid}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classUART__v1__0_a8b82eb165d7024f6c7b25646f6ebdd4d}\label{classUART__v1__0_a8b82eb165d7024f6c7b25646f6ebdd4d}} 
\hyperlink{classUART__v1__0_a8b82eb165d7024f6c7b25646f6ebdd4d}{s00\+\_\+axi\+\_\+rready}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/media/saverio/\+O\+S/\+Users/\+Saverio/\+Desktop/\+S\+E/git/\+Andrea/\+F\+P\+G\+A/ip\+\_\+repo/\+U\+A\+R\+T\+\_\+1.\+0/hdl/\hyperlink{UART__v1__0_8vhd}{U\+A\+R\+T\+\_\+v1\+\_\+0.\+vhd}\end{DoxyCompactItemize}
