{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750366287587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750366287594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 19 14:51:27 2025 " "Processing started: Thu Jun 19 14:51:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750366287594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366287594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Gambling_Tec -c Gambling_Tec " "Command: quartus_map --read_settings_files=on --write_settings_files=off Gambling_Tec -c Gambling_Tec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366287594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750366288342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750366288342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ROM " "Found entity 1: tb_ROM" {  } { { "tb_ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_ROM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gambling_tec_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_gambling_tec_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Gambling_Tec_ROM " "Found entity 1: tb_Gambling_Tec_ROM" {  } { { "tb_Gambling_Tec_ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Gambling_Tec_ROM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_Deco " "Found entity 1: Alu_Deco" {  } { { "Alu_Deco.sv" "" { Text "C:/Users/josee/CE3201_PF/Alu_Deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Check " "Found entity 1: Condition_Check" {  } { { "Condition_Check.sv" "" { Text "C:/Users/josee/CE3201_PF/Condition_Check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register32 " "Found entity 1: Register32" {  } { { "Bit_cell.sv" "" { Text "C:/Users/josee/CE3201_PF/Bit_cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.sv" "" { Text "C:/Users/josee/CE3201_PF/Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/josee/CE3201_PF/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297749 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.sv " "Entity \"Mux\" obtained from \"Mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "Mux.sv" "" { Text "C:/Users/josee/CE3201_PF/Mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1750366297753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "Mux.sv" "" { Text "C:/Users/josee/CE3201_PF/Mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.sv" "" { Text "C:/Users/josee/CE3201_PF/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297758 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extender.sv(18) " "Verilog HDL warning at Extender.sv(18): extended using \"x\" or \"z\"" {  } { { "Extender.sv" "" { Text "C:/Users/josee/CE3201_PF/Extender.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1750366297763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.sv" "" { Text "C:/Users/josee/CE3201_PF/Extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.sv" "" { Text "C:/Users/josee/CE3201_PF/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/josee/CE3201_PF/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/josee/CE3201_PF/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gambling_tec.sv 1 1 " "Found 1 design units, including 1 entities, in source file gambling_tec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Gambling_Tec " "Found entity 1: Gambling_Tec" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.sv" "" { Text "C:/Users/josee/CE3201_PF/CPU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "C:/Users/josee/CE3201_PF/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Register_File " "Found entity 1: tb_Register_File" {  } { { "tb_Register_File.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Register_File.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Control_Unit " "Found entity 1: tb_Control_Unit" {  } { { "tb_Control_Unit.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Control_Unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 4 4 " "Found 4 design units, including 4 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297818 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_Logic " "Found entity 2: PC_Logic" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297818 ""} { "Info" "ISGN_ENTITY_NAME" "3 Main_Decoder " "Found entity 3: Main_Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297818 ""} { "Info" "ISGN_ENTITY_NAME" "4 ALU_Decoder " "Found entity 4: ALU_Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gambling_tec.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_gambling_tec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Gambling_Tec " "Found entity 1: tb_Gambling_Tec" {  } { { "tb_Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Gambling_Tec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Data_Memory " "Found entity 1: tb_Data_Memory" {  } { { "tb_Data_Memory.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Data_Memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gambling_tec_space_asm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_gambling_tec_space_asm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Gambling_Tec_SPACE_ASM " "Found entity 1: tb_Gambling_Tec_SPACE_ASM" {  } { { "tb_Gambling_Tec_SPACE_ASM.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Gambling_Tec_SPACE_ASM.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gambling_tec_integration.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_gambling_tec_integration.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Gambling_Tec_Integration " "Found entity 1: tb_Gambling_Tec_Integration" {  } { { "tb_Gambling_Tec_Integration.sv" "" { Text "C:/Users/josee/CE3201_PF/tb_Gambling_Tec_Integration.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ps2_Key " "Found entity 1: Ps2_Key" {  } { { "Ps2_Key.sv" "" { Text "C:/Users/josee/CE3201_PF/Ps2_Key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297845 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Vga_Controller.sv(77) " "Verilog HDL Module Instantiation warning at Vga_Controller.sv(77): ignored dangling comma in List of Port Connections" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750366297848 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Vga_Controller.sv(305) " "Verilog HDL Module Instantiation warning at Vga_Controller.sv(305): ignored dangling comma in List of Port Connections" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 305 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1750366297849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q_X Q_x Vga_Controller.sv(20) " "Verilog HDL Declaration information at Vga_Controller.sv(20): object \"Q_X\" differs only in case from object \"Q_x\" in the same scope" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750366297849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q_Y Q_y Vga_Controller.sv(20) " "Verilog HDL Declaration information at Vga_Controller.sv(20): object \"Q_Y\" differs only in case from object \"Q_y\" in the same scope" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750366297849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Vga_Controller " "Found entity 1: Vga_Controller" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "column.sv 1 1 " "Found 1 design units, including 1 entities, in source file column.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Column " "Found entity 1: Column" {  } { { "Column.sv" "" { Text "C:/Users/josee/CE3201_PF/Column.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/josee/CE3201_PF/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/josee/CE3201_PF/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_arrow.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_arrow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Arrow " "Found entity 1: Draw_Arrow" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_arrow_dowm.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_arrow_dowm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Arrow_Dowm " "Found entity 1: Draw_Arrow_Dowm" {  } { { "Draw_Arrow_Dowm.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_c.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_C " "Found entity 1: Draw_C" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_cash.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_cash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_CASH " "Found entity 1: Draw_CASH" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_win.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_WIN " "Found entity 1: Draw_WIN" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file draw_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_X " "Found entity 1: Draw_X" {  } { { "Draw_X.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_vga_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_vga_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Vga_Deco " "Found entity 1: Mem_Vga_Deco" {  } { { "Mem_Vga_Deco.sv" "" { Text "C:/Users/josee/CE3201_PF/Mem_Vga_Deco.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg_Display " "Found entity 1: SevenSeg_Display" {  } { { "SevenSeg_Display.sv" "" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_area.sv 1 1 " "Found 1 design units, including 1 entities, in source file square_area.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Square_Area " "Found entity 1: Square_Area" {  } { { "Square_Area.sv" "" { Text "C:/Users/josee/CE3201_PF/Square_Area.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297922 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b Symbol.sv(10) " "Verilog HDL Declaration information at Symbol.sv(10): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "Symbol.sv" "" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750366297925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "symbol.sv 1 1 " "Found 1 design units, including 1 entities, in source file symbol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Symbol " "Found entity 1: Symbol" {  } { { "Symbol.sv" "" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.sv" "" { Text "C:/Users/josee/CE3201_PF/clk_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_bds.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_bds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_BDS " "Found entity 1: deco_BDS" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux93.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux93.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux93 " "Found entity 1: Mux93" {  } { { "Mux93.sv" "" { Text "C:/Users/josee/CE3201_PF/Mux93.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "panel.sv 1 1 " "Found 1 design units, including 1 entities, in source file panel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Panel " "Found entity 1: Panel" {  } { { "Panel.sv" "" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.sv 1 1 " "Found 1 design units, including 1 entities, in source file button.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Button " "Found entity 1: Button" {  } { { "Button.sv" "" { Text "C:/Users/josee/CE3201_PF/Button.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tile.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rom_tile " "Found entity 1: Rom_tile" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366297964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366297964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Hs Gambling_Tec.sv(30) " "Verilog HDL Implicit Net warning at Gambling_Tec.sv(30): created implicit net for \"Hs\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366297964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Vs Gambling_Tec.sv(31) " "Verilog HDL Implicit Net warning at Gambling_Tec.sv(31): created implicit net for \"Vs\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366297964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stop Gambling_Tec.sv(39) " "Verilog HDL Implicit Net warning at Gambling_Tec.sv(39): created implicit net for \"stop\"" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366297964 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUOP Decoder.sv(35) " "Verilog HDL Implicit Net warning at Decoder.sv(35): created implicit net for \"ALUOP\"" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366297964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gambling_Tec " "Elaborating entity \"Gambling_Tec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750366298071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 Gambling_Tec.sv(67) " "Verilog HDL assignment warning at Gambling_Tec.sv(67): truncated value with size 10 to match size of target (8)" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298072 "|Gambling_Tec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:div_clo " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:div_clo\"" {  } { { "Gambling_Tec.sv" "div_clo" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_Controller Vga_Controller:vga_control " "Elaborating entity \"Vga_Controller\" for hierarchy \"Vga_Controller:vga_control\"" {  } { { "Gambling_Tec.sv" "vga_control" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Area_screen Vga_Controller.sv(29) " "Verilog HDL or VHDL warning at Vga_Controller.sv(29): object \"Area_screen\" assigned a value but never read" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750366298101 "|Gambling_Tec|Vga_Controller:vga_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Area_marco Vga_Controller.sv(39) " "Verilog HDL or VHDL warning at Vga_Controller.sv(39): object \"Area_marco\" assigned a value but never read" {  } { { "Vga_Controller.sv" "" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750366298101 "|Gambling_Tec|Vga_Controller:vga_control"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "R_slot " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"R_slot\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750366298118 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "G_slot " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"G_slot\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750366298118 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "B_slot " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"B_slot\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1750366298118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Vga_Controller:vga_control\|Counter:count_y " "Elaborating entity \"Counter\" for hierarchy \"Vga_Controller:vga_control\|Counter:count_y\"" {  } { { "Vga_Controller.sv" "count_y" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Vga_Controller:vga_control\|Register:reg_x " "Elaborating entity \"Register\" for hierarchy \"Vga_Controller:vga_control\|Register:reg_x\"" {  } { { "Vga_Controller.sv" "reg_x" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Vga_Controller:vga_control\|Comparator:cmp_x " "Elaborating entity \"Comparator\" for hierarchy \"Vga_Controller:vga_control\|Comparator:cmp_x\"" {  } { { "Vga_Controller.sv" "cmp_x" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Panel Vga_Controller:vga_control\|Panel:panel_izquierdo " "Elaborating entity \"Panel\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\"" {  } { { "Vga_Controller.sv" "panel_izquierdo" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D\"" {  } { { "Panel.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:sombra\"" {  } { { "Panel.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D2\"" {  } { { "Panel.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D3\"" {  } { { "Panel.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_izquierdo\|Square_Area:cua_D4\"" {  } { { "Panel.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_BDS Vga_Controller:vga_control\|deco_BDS:deco " "Elaborating entity \"deco_BDS\" for hierarchy \"Vga_Controller:vga_control\|deco_BDS:deco\"" {  } { { "Vga_Controller.sv" "deco" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 deco_BDS.sv(10) " "Verilog HDL assignment warning at deco_BDS.sv(10): truncated value with size 10 to match size of target (4)" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298217 "|Gambling_Tec|Vga_Controller:vga_control|deco_BDS:deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 deco_BDS.sv(11) " "Verilog HDL assignment warning at deco_BDS.sv(11): truncated value with size 10 to match size of target (4)" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298217 "|Gambling_Tec|Vga_Controller:vga_control|deco_BDS:deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 deco_BDS.sv(12) " "Verilog HDL assignment warning at deco_BDS.sv(12): truncated value with size 10 to match size of target (4)" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298217 "|Gambling_Tec|Vga_Controller:vga_control|deco_BDS:deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg_Display Vga_Controller:vga_control\|SevenSeg_Display:display_seg " "Elaborating entity \"SevenSeg_Display\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\"" {  } { { "Vga_Controller.sv" "display_seg" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segA " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segA\"" {  } { { "SevenSeg_Display.sv" "segA" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segB " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segB\"" {  } { { "SevenSeg_Display.sv" "segB" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segC " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segC\"" {  } { { "SevenSeg_Display.sv" "segC" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segD " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segD\"" {  } { { "SevenSeg_Display.sv" "segD" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segE " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segE\"" {  } { { "SevenSeg_Display.sv" "segE" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segF " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segF\"" {  } { { "SevenSeg_Display.sv" "segF" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segG " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg\|Square_Area:segG\"" {  } { { "SevenSeg_Display.sv" "segG" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg_Display Vga_Controller:vga_control\|SevenSeg_Display:display_seg1 " "Elaborating entity \"SevenSeg_Display\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\"" {  } { { "Vga_Controller.sv" "display_seg1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segA " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segA\"" {  } { { "SevenSeg_Display.sv" "segA" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segB " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segB\"" {  } { { "SevenSeg_Display.sv" "segB" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segC " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segC\"" {  } { { "SevenSeg_Display.sv" "segC" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segD " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segD\"" {  } { { "SevenSeg_Display.sv" "segD" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segE " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segE\"" {  } { { "SevenSeg_Display.sv" "segE" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segF " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segF\"" {  } { { "SevenSeg_Display.sv" "segF" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segG " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg1\|Square_Area:segG\"" {  } { { "SevenSeg_Display.sv" "segG" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg_Display Vga_Controller:vga_control\|SevenSeg_Display:display_seg2 " "Elaborating entity \"SevenSeg_Display\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\"" {  } { { "Vga_Controller.sv" "display_seg2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segA " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segA\"" {  } { { "SevenSeg_Display.sv" "segA" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segB " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segB\"" {  } { { "SevenSeg_Display.sv" "segB" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segC " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segC\"" {  } { { "SevenSeg_Display.sv" "segC" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segD " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segD\"" {  } { { "SevenSeg_Display.sv" "segD" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segE " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segE\"" {  } { { "SevenSeg_Display.sv" "segE" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segF " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segF\"" {  } { { "SevenSeg_Display.sv" "segF" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segG " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|SevenSeg_Display:display_seg2\|Square_Area:segG\"" {  } { { "SevenSeg_Display.sv" "segG" { Text "C:/Users/josee/CE3201_PF/SevenSeg_Display.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Column Vga_Controller:vga_control\|Column:c1 " "Elaborating entity \"Column\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\"" {  } { { "Vga_Controller.sv" "c1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D\"" {  } { { "Column.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Column.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:sombra\"" {  } { { "Column.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Column.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D2\"" {  } { { "Column.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Column.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D3\"" {  } { { "Column.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Column.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c1\|Square_Area:cua_D4\"" {  } { { "Column.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Column.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Column Vga_Controller:vga_control\|Column:c2 " "Elaborating entity \"Column\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\"" {  } { { "Vga_Controller.sv" "c2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D\"" {  } { { "Column.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Column.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:sombra\"" {  } { { "Column.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Column.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D2\"" {  } { { "Column.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Column.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D3\"" {  } { { "Column.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Column.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c2\|Square_Area:cua_D4\"" {  } { { "Column.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Column.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Column Vga_Controller:vga_control\|Column:c3 " "Elaborating entity \"Column\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\"" {  } { { "Vga_Controller.sv" "c3" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D\"" {  } { { "Column.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Column.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:sombra\"" {  } { { "Column.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Column.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D2\"" {  } { { "Column.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Column.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D3\"" {  } { { "Column.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Column.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Column:c3\|Square_Area:cua_D4\"" {  } { { "Column.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Column.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_C Vga_Controller:vga_control\|Draw_C:colo " "Elaborating entity \"Draw_C\" for hierarchy \"Vga_Controller:vga_control\|Draw_C:colo\"" {  } { { "Vga_Controller.sv" "colo" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_C.sv(15) " "Verilog HDL assignment warning at Draw_C.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298626 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_C.sv(16) " "Verilog HDL assignment warning at Draw_C.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298626 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_C.sv(32) " "Net \"font_rom.data_a\" at Draw_C.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298628 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_C.sv(32) " "Net \"font_rom.waddr_a\" at Draw_C.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298628 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_C.sv(32) " "Net \"font_rom.we_a\" at Draw_C.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298629 "|Gambling_Tec|Vga_Controller:vga_control|Draw_C:colo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_Arrow Vga_Controller:vga_control\|Draw_Arrow:arro " "Elaborating entity \"Draw_Arrow\" for hierarchy \"Vga_Controller:vga_control\|Draw_Arrow:arro\"" {  } { { "Vga_Controller.sv" "arro" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_Arrow.sv(15) " "Verilog HDL assignment warning at Draw_Arrow.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298645 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow:arro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_Arrow.sv(16) " "Verilog HDL assignment warning at Draw_Arrow.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298645 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow:arro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_Arrow.sv(32) " "Net \"font_rom.data_a\" at Draw_Arrow.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298648 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow:arro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_Arrow.sv(32) " "Net \"font_rom.waddr_a\" at Draw_Arrow.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298648 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow:arro"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_Arrow.sv(32) " "Net \"font_rom.we_a\" at Draw_Arrow.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298649 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow:arro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_Arrow_Dowm Vga_Controller:vga_control\|Draw_Arrow_Dowm:arro2 " "Elaborating entity \"Draw_Arrow_Dowm\" for hierarchy \"Vga_Controller:vga_control\|Draw_Arrow_Dowm:arro2\"" {  } { { "Vga_Controller.sv" "arro2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_Arrow_Dowm.sv(15) " "Verilog HDL assignment warning at Draw_Arrow_Dowm.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "Draw_Arrow_Dowm.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298663 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow_Dowm:arro2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_Arrow_Dowm.sv(16) " "Verilog HDL assignment warning at Draw_Arrow_Dowm.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "Draw_Arrow_Dowm.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298663 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow_Dowm:arro2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_Arrow_Dowm.sv(32) " "Net \"font_rom.data_a\" at Draw_Arrow_Dowm.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_Arrow_Dowm.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298665 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow_Dowm:arro2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_Arrow_Dowm.sv(32) " "Net \"font_rom.waddr_a\" at Draw_Arrow_Dowm.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_Arrow_Dowm.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298665 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow_Dowm:arro2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_Arrow_Dowm.sv(32) " "Net \"font_rom.we_a\" at Draw_Arrow_Dowm.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_Arrow_Dowm.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298665 "|Gambling_Tec|Vga_Controller:vga_control|Draw_Arrow_Dowm:arro2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_X Vga_Controller:vga_control\|Draw_X:ex " "Elaborating entity \"Draw_X\" for hierarchy \"Vga_Controller:vga_control\|Draw_X:ex\"" {  } { { "Vga_Controller.sv" "ex" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_X.sv(15) " "Verilog HDL assignment warning at Draw_X.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "Draw_X.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298675 "|Gambling_Tec|Vga_Controller:vga_control|Draw_X:ex"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Draw_X.sv(16) " "Verilog HDL assignment warning at Draw_X.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "Draw_X.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298675 "|Gambling_Tec|Vga_Controller:vga_control|Draw_X:ex"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_X.sv(32) " "Net \"font_rom.data_a\" at Draw_X.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_X.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298677 "|Gambling_Tec|Vga_Controller:vga_control|Draw_X:ex"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_X.sv(32) " "Net \"font_rom.waddr_a\" at Draw_X.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_X.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298677 "|Gambling_Tec|Vga_Controller:vga_control|Draw_X:ex"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_X.sv(32) " "Net \"font_rom.we_a\" at Draw_X.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_X.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298677 "|Gambling_Tec|Vga_Controller:vga_control|Draw_X:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Vga_Controller:vga_control\|Button:Btn1 " "Elaborating entity \"Button\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn1\"" {  } { { "Vga_Controller.sv" "Btn1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn1\|Square_Area:Cua_Btn " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn1\|Square_Area:Cua_Btn\"" {  } { { "Button.sv" "Cua_Btn" { Text "C:/Users/josee/CE3201_PF/Button.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn1\|Square_Area:Cua_Btn_sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn1\|Square_Area:Cua_Btn_sombra\"" {  } { { "Button.sv" "Cua_Btn_sombra" { Text "C:/Users/josee/CE3201_PF/Button.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Vga_Controller:vga_control\|Button:Btn2 " "Elaborating entity \"Button\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn2\"" {  } { { "Vga_Controller.sv" "Btn2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn2\|Square_Area:Cua_Btn " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn2\|Square_Area:Cua_Btn\"" {  } { { "Button.sv" "Cua_Btn" { Text "C:/Users/josee/CE3201_PF/Button.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn2\|Square_Area:Cua_Btn_sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn2\|Square_Area:Cua_Btn_sombra\"" {  } { { "Button.sv" "Cua_Btn_sombra" { Text "C:/Users/josee/CE3201_PF/Button.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Vga_Controller:vga_control\|Button:Btn3 " "Elaborating entity \"Button\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn3\"" {  } { { "Vga_Controller.sv" "Btn3" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn3\|Square_Area:Cua_Btn " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn3\|Square_Area:Cua_Btn\"" {  } { { "Button.sv" "Cua_Btn" { Text "C:/Users/josee/CE3201_PF/Button.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Button:Btn3\|Square_Area:Cua_Btn_sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Button:Btn3\|Square_Area:Cua_Btn_sombra\"" {  } { { "Button.sv" "Cua_Btn_sombra" { Text "C:/Users/josee/CE3201_PF/Button.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Panel Vga_Controller:vga_control\|Panel:panel_msg " "Elaborating entity \"Panel\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\"" {  } { { "Vga_Controller.sv" "panel_msg" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D\"" {  } { { "Panel.sv" "cua_D" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:sombra " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:sombra\"" {  } { { "Panel.sv" "sombra" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D2\"" {  } { { "Panel.sv" "cua_D2" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D3\"" {  } { { "Panel.sv" "cua_D3" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D4 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Panel:panel_msg\|Square_Area:cua_D4\"" {  } { { "Panel.sv" "cua_D4" { Text "C:/Users/josee/CE3201_PF/Panel.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_CASH Vga_Controller:vga_control\|Draw_CASH:cash_display " "Elaborating entity \"Draw_CASH\" for hierarchy \"Vga_Controller:vga_control\|Draw_CASH:cash_display\"" {  } { { "Vga_Controller.sv" "cash_display" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Draw_CASH.sv(19) " "Verilog HDL assignment warning at Draw_CASH.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298816 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Draw_CASH.sv(20) " "Verilog HDL assignment warning at Draw_CASH.sv(20): truncated value with size 32 to match size of target (6)" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298816 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_CASH.sv(24) " "Net \"font_rom.data_a\" at Draw_CASH.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298818 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_CASH.sv(24) " "Net \"font_rom.waddr_a\" at Draw_CASH.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298818 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_CASH.sv(24) " "Net \"font_rom.we_a\" at Draw_CASH.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_CASH.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298818 "|Gambling_Tec|Vga_Controller:vga_control|Draw_CASH:cash_display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw_WIN Vga_Controller:vga_control\|Draw_WIN:Winnig " "Elaborating entity \"Draw_WIN\" for hierarchy \"Vga_Controller:vga_control\|Draw_WIN:Winnig\"" {  } { { "Vga_Controller.sv" "Winnig" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Draw_WIN.sv(19) " "Verilog HDL assignment warning at Draw_WIN.sv(19): truncated value with size 32 to match size of target (3)" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298831 "|Gambling_Tec|Vga_Controller:vga_control|Draw_WIN:Winnig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Draw_WIN.sv(20) " "Verilog HDL assignment warning at Draw_WIN.sv(20): truncated value with size 32 to match size of target (6)" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366298831 "|Gambling_Tec|Vga_Controller:vga_control|Draw_WIN:Winnig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.data_a 0 Draw_WIN.sv(24) " "Net \"font_rom.data_a\" at Draw_WIN.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298834 "|Gambling_Tec|Vga_Controller:vga_control|Draw_WIN:Winnig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.waddr_a 0 Draw_WIN.sv(24) " "Net \"font_rom.waddr_a\" at Draw_WIN.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298834 "|Gambling_Tec|Vga_Controller:vga_control|Draw_WIN:Winnig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "font_rom.we_a 0 Draw_WIN.sv(24) " "Net \"font_rom.we_a\" at Draw_WIN.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366298834 "|Gambling_Tec|Vga_Controller:vga_control|Draw_WIN:Winnig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Vga_Controller:vga_control\|Counter:conut " "Elaborating entity \"Counter\" for hierarchy \"Vga_Controller:vga_control\|Counter:conut\"" {  } { { "Vga_Controller.sv" "conut" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_0_0 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\"" {  } { { "Vga_Controller.sv" "slot_0_0" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_0\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_0_1 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\"" {  } { { "Vga_Controller.sv" "slot_0_1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_1\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_0_2 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\"" {  } { { "Vga_Controller.sv" "slot_0_2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_0_2\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_1_0 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\"" {  } { { "Vga_Controller.sv" "slot_1_0" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366298996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_0\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_1_1 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\"" {  } { { "Vga_Controller.sv" "slot_1_1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_1\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_1_2 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\"" {  } { { "Vga_Controller.sv" "slot_1_2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_1_2\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_2_0 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\"" {  } { { "Vga_Controller.sv" "slot_2_0" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_0\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_2_1 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\"" {  } { { "Vga_Controller.sv" "slot_2_1" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_1\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Symbol Vga_Controller:vga_control\|Symbol:slot_2_2 " "Elaborating entity \"Symbol\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\"" {  } { { "Vga_Controller.sv" "slot_2_2" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form0 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form0\"" {  } { { "Symbol.sv" "form0" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form1 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form1\"" {  } { { "Symbol.sv" "form1" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form2 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form2\"" {  } { { "Symbol.sv" "form2" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square_Area Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form3 " "Elaborating entity \"Square_Area\" for hierarchy \"Vga_Controller:vga_control\|Symbol:slot_2_2\|Square_Area:form3\"" {  } { { "Symbol.sv" "form3" { Text "C:/Users/josee/CE3201_PF/Symbol.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux93 Vga_Controller:vga_control\|Mux93:color_selector " "Elaborating entity \"Mux93\" for hierarchy \"Vga_Controller:vga_control\|Mux93:color_selector\"" {  } { { "Vga_Controller.sv" "color_selector" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299265 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Mux93.sv(8) " "Verilog HDL Case Statement information at Mux93.sv(8): all case item expressions in this case statement are onehot" {  } { { "Mux93.sv" "" { Text "C:/Users/josee/CE3201_PF/Mux93.sv" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750366299266 "|Gambling_Tec|Vga_Controller:vga_control|Mux93:color_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_tile Vga_Controller:vga_control\|Rom_tile:rom_tile " "Elaborating entity \"Rom_tile\" for hierarchy \"Vga_Controller:vga_control\|Rom_tile:rom_tile\"" {  } { { "Vga_Controller.sv" "rom_tile" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299283 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Rom_tile.sv(45) " "Verilog HDL Case Statement information at Rom_tile.sv(45): all case item expressions in this case statement are onehot" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750366299285 "|Gambling_Tec|Vga_Controller:vga_control|Rom_tile:rom_tile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite_i.data_a 0 Rom_tile.sv(18) " "Net \"sprite_i.data_a\" at Rom_tile.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366299286 "|Gambling_Tec|Vga_Controller:vga_control|Rom_tile:rom_tile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite_i.waddr_a 0 Rom_tile.sv(18) " "Net \"sprite_i.waddr_a\" at Rom_tile.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366299286 "|Gambling_Tec|Vga_Controller:vga_control|Rom_tile:rom_tile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sprite_i.we_a 0 Rom_tile.sv(18) " "Net \"sprite_i.we_a\" at Rom_tile.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "Rom_tile.sv" "" { Text "C:/Users/josee/CE3201_PF/Rom_tile.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366299286 "|Gambling_Tec|Vga_Controller:vga_control|Rom_tile:rom_tile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom0 " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom0\"" {  } { { "Gambling_Tec.sv" "rom0" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299295 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "43 0 63 ROM.sv(9) " "Verilog HDL warning at ROM.sv(9): number of words (43) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/ROM.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1750366299296 "|Gambling_Tec|ROM:rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 ROM.sv(6) " "Net \"RAM.data_a\" at ROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/ROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366299298 "|Gambling_Tec|ROM:rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 ROM.sv(6) " "Net \"RAM.waddr_a\" at ROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/ROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366299299 "|Gambling_Tec|ROM:rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 ROM.sv(6) " "Net \"RAM.we_a\" at ROM.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.sv" "" { Text "C:/Users/josee/CE3201_PF/ROM.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750366299299 "|Gambling_Tec|ROM:rom0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ps2_Key Ps2_Key:ps2_inst " "Elaborating entity \"Ps2_Key\" for hierarchy \"Ps2_Key:ps2_inst\"" {  } { { "Gambling_Tec.sv" "ps2_inst" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Ps2_Key.sv(54) " "Verilog HDL assignment warning at Ps2_Key.sv(54): truncated value with size 32 to match size of target (8)" {  } { { "Ps2_Key.sv" "" { Text "C:/Users/josee/CE3201_PF/Ps2_Key.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366299309 "|Gambling_Tec|Ps2_Key:ps2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Ps2_Key.sv(66) " "Verilog HDL assignment warning at Ps2_Key.sv(66): truncated value with size 32 to match size of target (12)" {  } { { "Ps2_Key.sv" "" { Text "C:/Users/josee/CE3201_PF/Ps2_Key.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366299309 "|Gambling_Tec|Ps2_Key:ps2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Ps2_Key.sv(82) " "Verilog HDL assignment warning at Ps2_Key.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "Ps2_Key.sv" "" { Text "C:/Users/josee/CE3201_PF/Ps2_Key.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366299310 "|Gambling_Tec|Ps2_Key:ps2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:process " "Elaborating entity \"CPU\" for hierarchy \"CPU:process\"" {  } { { "Gambling_Tec.sv" "process" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux CPU:process\|Mux:next_PC_inst " "Elaborating entity \"Mux\" for hierarchy \"CPU:process\|Mux:next_PC_inst\"" {  } { { "CPU.sv" "next_PC_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CPU:process\|Register:PC_Register " "Elaborating entity \"Register\" for hierarchy \"CPU:process\|Register:PC_Register\"" {  } { { "CPU.sv" "PC_Register" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux CPU:process\|Mux:RA1_inst " "Elaborating entity \"Mux\" for hierarchy \"CPU:process\|Mux:RA1_inst\"" {  } { { "CPU.sv" "RA1_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder CPU:process\|Adder:PCPlus4_inst " "Elaborating entity \"Adder\" for hierarchy \"CPU:process\|Adder:PCPlus4_inst\"" {  } { { "CPU.sv" "PCPlus4_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File CPU:process\|Register_File:Reg_file_inst " "Elaborating entity \"Register_File\" for hierarchy \"CPU:process\|Register_File:Reg_file_inst\"" {  } { { "CPU.sv" "Reg_file_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender CPU:process\|Extender:Extender_ins " "Elaborating entity \"Extender\" for hierarchy \"CPU:process\|Extender:Extender_ins\"" {  } { { "CPU.sv" "Extender_ins" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:process\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"CPU:process\|ALU:ALU_inst\"" {  } { { "CPU.sv" "ALU_inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit CPU:process\|Control_Unit:CU_Inst " "Elaborating entity \"Control_Unit\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\"" {  } { { "CPU.sv" "CU_Inst" { Text "C:/Users/josee/CE3201_PF/CPU.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst " "Elaborating entity \"Decoder\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\"" {  } { { "Control_Unit.sv" "decoder_inst" { Text "C:/Users/josee/CE3201_PF/Control_Unit.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Logic CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|PC_Logic:pc_logic_inst " "Elaborating entity \"PC_Logic\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|PC_Logic:pc_logic_inst\"" {  } { { "Decoder.sv" "pc_logic_inst" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_Decoder CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|Main_Decoder:main_decoder_inst " "Elaborating entity \"Main_Decoder\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|Main_Decoder:main_decoder_inst\"" {  } { { "Decoder.sv" "main_decoder_inst" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299473 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Decoder.sv(78) " "Verilog HDL Case Statement warning at Decoder.sv(78): incomplete case statement has no default case item" {  } { { "Decoder.sv" "" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1750366299473 "|Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Decoder:decoder_inst|Main_Decoder:main_decoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Decoder CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|ALU_Decoder:alu_decoder_inst " "Elaborating entity \"ALU_Decoder\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Decoder:decoder_inst\|ALU_Decoder:alu_decoder_inst\"" {  } { { "Decoder.sv" "alu_decoder_inst" { Text "C:/Users/josee/CE3201_PF/Decoder.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CPU:process\|Control_Unit:CU_Inst\|Register:Register_Flag1 " "Elaborating entity \"Register\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Register:Register_Flag1\"" {  } { { "Control_Unit.sv" "Register_Flag1" { Text "C:/Users/josee/CE3201_PF/Control_Unit.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 2 Register.sv(12) " "Verilog HDL assignment warning at Register.sv(12): truncated value with size 10 to match size of target (2)" {  } { { "Register.sv" "" { Text "C:/Users/josee/CE3201_PF/Register.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750366299487 "|Gambling_Tec|CPU:process|Control_Unit:CU_Inst|Register:Register_Flag1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check CPU:process\|Control_Unit:CU_Inst\|Condition_Check:inst_Condition_Check " "Elaborating entity \"Condition_Check\" for hierarchy \"CPU:process\|Control_Unit:CU_Inst\|Condition_Check:inst_Condition_Check\"" {  } { { "Control_Unit.sv" "inst_Condition_Check" { Text "C:/Users/josee/CE3201_PF/Control_Unit.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:data_mem_inst " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:data_mem_inst\"" {  } { { "Gambling_Tec.sv" "data_mem_inst" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366299503 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Vga_Controller:vga_control\|state2\[0\] " "Net \"Vga_Controller:vga_control\|state2\[0\]\" is missing source, defaulting to GND" {  } { { "Vga_Controller.sv" "state2\[0\]" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 361 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750366300047 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Vga_Controller:vga_control\|state3\[0\] " "Net \"Vga_Controller:vga_control\|state3\[0\]\" is missing source, defaulting to GND" {  } { { "Vga_Controller.sv" "state3\[0\]" { Text "C:/Users/josee/CE3201_PF/Vga_Controller.sv" 361 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1750366300047 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1750366300047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ab84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ab84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ab84 " "Found entity 1: altsyncram_ab84" {  } { { "db/altsyncram_ab84.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/altsyncram_ab84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366301893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366301893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366302149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366302149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366302279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366302279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s8i " "Found entity 1: cntr_s8i" {  } { { "db/cntr_s8i.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/cntr_s8i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366302469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366302469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366302526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366302526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366302634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366302634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366302774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366302774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366302886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366302886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366302946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366302946 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366303458 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750366303560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.19.14:51:48 Progress: Loading sld176eced6/alt_sld_fab_wrapper_hw.tcl " "2025.06.19.14:51:48 Progress: Loading sld176eced6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366308091 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366311116 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366311261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366314998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366315090 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366315190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366315313 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366315318 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366315318 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1750366316067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld176eced6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld176eced6/alt_sld_fab.v" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366316290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366316290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366316386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366316386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366316399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366316399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366316469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366316469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366316559 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366316559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366316559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/josee/CE3201_PF/db/ip/sld176eced6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366316640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366316640 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:rom0\|RAM " "RAM logic \"ROM:rom0\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "ROM.sv" "RAM" { Text "C:/Users/josee/CE3201_PF/ROM.sv" 6 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366318244 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_WIN.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366318244 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_CASH:cash_display\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_CASH:cash_display\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_CASH.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_CASH.sv" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366318244 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_X:ex\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_X:ex\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_X.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_X.sv" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366318244 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_Arrow_Dowm:arro2\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_Arrow_Dowm:arro2\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_Arrow_Dowm.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366318244 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_Arrow:arro\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_Arrow:arro\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_Arrow.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366318244 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Vga_Controller:vga_control\|Draw_C:colo\|font_rom " "RAM logic \"Vga_Controller:vga_control\|Draw_C:colo\|font_rom\" is uninferred due to inappropriate RAM size" {  } { { "Draw_C.sv" "font_rom" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 32 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1750366318244 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1750366318244 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/josee/CE3201_PF/db/Gambling_Tec.ram0_ROM_16bd8.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/josee/CE3201_PF/db/Gambling_Tec.ram0_ROM_16bd8.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1750366318247 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 24 C:/Users/josee/CE3201_PF/db/Gambling_Tec.ram0_Draw_WIN_933d4d52.hdl.mif " "Memory depth (32) in the design file differs from memory depth (24) in the Memory Initialization File \"C:/Users/josee/CE3201_PF/db/Gambling_Tec.ram0_Draw_WIN_933d4d52.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1750366318248 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_Arrow:arro\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_Arrow:arro\|Div1\"" {  } { { "Draw_Arrow.sv" "Div1" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366322411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_Arrow:arro\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_Arrow:arro\|Div0\"" {  } { { "Draw_Arrow.sv" "Div0" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366322411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_Arrow_Dowm:arro2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_Arrow_Dowm:arro2\|Div0\"" {  } { { "Draw_Arrow_Dowm.sv" "Div0" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow_Dowm.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366322411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|deco_BDS:deco\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|deco_BDS:deco\|Div0\"" {  } { { "deco_BDS.sv" "Div0" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366322411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|deco_BDS:deco\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|deco_BDS:deco\|Div1\"" {  } { { "deco_BDS.sv" "Div1" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366322411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|deco_BDS:deco\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|deco_BDS:deco\|Mod1\"" {  } { { "deco_BDS.sv" "Mod1" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366322411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|deco_BDS:deco\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|deco_BDS:deco\|Mod0\"" {  } { { "deco_BDS.sv" "Mod0" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366322411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_C:colo\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_C:colo\|Div0\"" {  } { { "Draw_C.sv" "Div0" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366322411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_C:colo\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_C:colo\|Div1\"" {  } { { "Draw_C.sv" "Div1" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366322411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|Div1\"" {  } { { "Draw_WIN.sv" "Div1" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366322411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|Div2\"" {  } { { "Draw_WIN.sv" "Div2" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366322411 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|Div0\"" {  } { { "Draw_WIN.sv" "Div0" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750366322411 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750366322411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|Draw_Arrow:arro\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|Draw_Arrow:arro\|lpm_divide:Div1\"" {  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366322486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|Draw_Arrow:arro\|lpm_divide:Div1 " "Instantiated megafunction \"Vga_Controller:vga_control\|Draw_Arrow:arro\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366322486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366322486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366322486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366322486 ""}  } { { "Draw_Arrow.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_Arrow.sv" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366322486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366322537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366322537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366322569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366322569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366322625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366322625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div0\"" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366322790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div0 " "Instantiated megafunction \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366322790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366322790 ""}  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366322790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366322844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366322844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366322876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366322876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_lve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lve " "Found entity 1: alt_u_div_lve" {  } { { "db/alt_u_div_lve.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/alt_u_div_lve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366322912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366322912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div1\"" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366322954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div1 " "Instantiated megafunction \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366322954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366322954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366322954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366322954 ""}  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366322954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366323010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366323010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366323043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366323043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366323080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366323080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod1\"" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366323123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod1 " "Instantiated megafunction \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323123 ""}  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366323123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366323183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366323183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod0\"" {  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366323230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod0 " "Instantiated megafunction \"Vga_Controller:vga_control\|deco_BDS:deco\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323230 ""}  } { { "deco_BDS.sv" "" { Text "C:/Users/josee/CE3201_PF/deco_BDS.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366323230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|Draw_C:colo\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|Draw_C:colo\|lpm_divide:Div0\"" {  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366323278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|Draw_C:colo\|lpm_divide:Div0 " "Instantiated megafunction \"Vga_Controller:vga_control\|Draw_C:colo\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323278 ""}  } { { "Draw_C.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_C.sv" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366323278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div1\"" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366323366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div1 " "Instantiated megafunction \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323367 ""}  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366323367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div2\"" {  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366323413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div2 " "Instantiated megafunction \"Vga_Controller:vga_control\|Draw_WIN:Winnig\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750366323413 ""}  } { { "Draw_WIN.sv" "" { Text "C:/Users/josee/CE3201_PF/Draw_WIN.sv" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750366323413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kbm " "Found entity 1: lpm_divide_kbm" {  } { { "db/lpm_divide_kbm.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/lpm_divide_kbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366323471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366323471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366323506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366323506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/josee/CE3201_PF/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750366323563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366323563 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750366324836 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_Sync_N VCC " "Pin \"VGA_Sync_N\" is stuck at VCC" {  } { { "Gambling_Tec.sv" "" { Text "C:/Users/josee/CE3201_PF/Gambling_Tec.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750366327938 "|Gambling_Tec|VGA_Sync_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750366327938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366328159 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750366330745 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/josee/CE3201_PF/output_files/Gambling_Tec.map.smsg " "Generated suppressed messages file C:/Users/josee/CE3201_PF/output_files/Gambling_Tec.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366331049 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 55 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 55 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1750366332433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750366332492 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750366332492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6044 " "Implemented 6044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750366332904 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750366332904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5988 " "Implemented 5988 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750366332904 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750366332904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750366332904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750366332949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 19 14:52:12 2025 " "Processing ended: Thu Jun 19 14:52:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750366332949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750366332949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750366332949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750366332949 ""}
