// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vfx68k.h for the primary calling header

#include "Vfx68k_fx68k_mux_1995.h"
#include "Vfx68k__Syms.h"


//--------------------
// STATIC VARIABLES


//--------------------

VL_CTOR_IMP(Vfx68k_fx68k_mux_1995) {
    // Reset internal values
    // Reset structure values
    _ctor_var_reset();
}

void Vfx68k_fx68k_mux_1995::__Vconfigure(Vfx68k__Syms* vlSymsp, bool first) {
    if (0 && first) {}  // Prevent unused
    this->__VlSymsp = vlSymsp;
}

Vfx68k_fx68k_mux_1995::~Vfx68k_fx68k_mux_1995() {
}

//--------------------
// Internal Methods

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B0__05D_1523_5__3(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B0__05D_1523_5__3\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B0__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B1__05D_1523_5__4(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B1__05D_1523_5__4\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B1__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B2__05D_1523_5__5(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B2__05D_1523_5__5\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B2__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B3__05D_1523_5__6(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B3__05D_1523_5__6\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B3__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B4__05D_1523_5__7(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B4__05D_1523_5__7\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B4__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B5__05D_1523_5__8(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B5__05D_1523_5__8\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B5__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B6__05D_1523_5__9(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B6__05D_1523_5__9\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B6__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B7__05D_1523_5__10(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B7__05D_1523_5__10\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B7__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B8__05D_1523_5__11(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B8__05D_1523_5__11\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B8__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B9__05D_1523_5__12(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B9__05D_1523_5__12\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B9__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B10__05D_1523_5__13(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B10__05D_1523_5__13\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B10__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B11__05D_1523_5__14(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B11__05D_1523_5__14\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B11__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B12__05D_1523_5__15(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B12__05D_1523_5__15\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B12__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B13__05D_1523_5__16(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B13__05D_1523_5__16\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B13__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B14__05D_1523_5__17(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B14__05D_1523_5__17\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B14__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B15__05D_1523_5__18(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B15__05D_1523_5__18\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B15__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B16__05D_1523_5__1(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B16__05D_1523_5__1\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B16__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B17__05D_1523_5__2(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68H__05B17__05D_1523_5__2\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1523_27.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68H__05B17__05D_1523_5__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1521_27.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1511_27__20(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1511_27__20\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1513_16__21(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1513_16__21\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1511_27__26(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1511_27__26\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1513_16__27(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1513_16__27\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1516_6__25(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1516_6__25\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B2__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B2__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1511_27__29(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1511_27__29\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1513_16__30(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1513_16__30\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1516_6__28(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1516_6__28\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B3__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B3__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1511_27__32(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1511_27__32\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1513_16__33(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1513_16__33\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1516_6__31(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1516_6__31\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B4__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B4__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1511_27__35(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1511_27__35\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1513_16__36(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1513_16__36\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1516_6__34(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1516_6__34\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B5__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B5__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1511_27__38(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1511_27__38\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1513_16__39(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1513_16__39\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1516_6__37(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1516_6__37\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B6__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B6__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1511_27__41(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1511_27__41\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1513_16__42(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1513_16__42\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1516_6__40(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1516_6__40\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B7__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B7__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1511_27__44(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1511_27__44\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1513_16__45(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1513_16__45\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1516_6__43(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1516_6__43\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B8__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B8__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1511_27__47(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1511_27__47\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1513_16__48(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1513_16__48\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1516_6__46(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1516_6__46\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B9__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B9__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1511_27__50(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1511_27__50\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1513_16__51(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1513_16__51\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1516_6__49(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1516_6__49\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B10__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B10__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1511_27__53(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1511_27__53\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1513_16__54(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1513_16__54\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1516_6__52(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1516_6__52\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B11__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B11__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1511_27__56(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1511_27__56\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1513_16__57(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1513_16__57\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1516_6__55(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1516_6__55\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B12__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B12__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1511_27__59(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1511_27__59\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1513_16__60(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1513_16__60\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1516_6__58(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1516_6__58\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B13__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B13__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1511_27__62(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1511_27__62\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1513_16__63(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1513_16__63\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1516_6__61(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1516_6__61\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B14__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B14__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1511_27__65(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1511_27__65\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1513_16__66(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1513_16__66\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1516_6__64(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1516_6__64\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B15__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B15__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1511_27__68(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1511_27__68\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1513_16__69(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1513_16__69\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1516_6__67(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1516_6__67\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B16__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B16__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1511_27__71(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1511_27__71\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1513_16__72(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1513_16__72\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1516_6__70(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1516_6__70\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B17__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B17__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1511_27__23(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1511_27__23\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT__Dbd)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1511_27__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1513_16__24(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1513_16__24\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
			     << 0xeU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
				<< 0xdU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
				   << 0xcU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
				      << 0xbU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
					<< 0xaU) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
					   << 9U) & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
					      << 8U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
						 << 7U) 
						& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
						   << 6U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
					      << 5U) 
					     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
						   << 4U) 
						  & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
						      << 3U) 
						     & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
							 << 2U) 
							& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
							    << 1U) 
							   & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
							      & (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
								 >> 1U) 
								& (IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__in_0)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1513_16__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1516_6__22(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1516_6__22\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B1__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B1__05D_1500_9.z)))))))))))))))))));
}

VL_INLINE_OPT void Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1516_6__19(Vfx68k__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_settle__TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1516_6__19\n"); );
    Vfx68k* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    this->z = ((0x8000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
			     << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			   | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
			       << 0xfU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
	       | ((0x4000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
				<< 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
			      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
				  << 0xeU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
		  | ((0x2000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
				   << 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
				     << 0xdU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
		     | ((0x1000U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
				      << 0xbU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
					<< 0xcU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
			| ((0x800U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
					<< 0xaU) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
				      | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
					  << 0xbU) 
					 & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
			   | ((0x400U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
					   << 9U) & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
					     << 0xaU) 
					    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
			      | ((0x200U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
					      << 8U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
						<< 9U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
				 | ((0x100U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
						 << 7U) 
						& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
						   << 8U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
				    | ((0x80U & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
						   << 6U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
						     << 7U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
				       | ((0x40U & 
					   ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
					      << 5U) 
					     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
					    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
						<< 6U) 
					       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
					  | ((0x20U 
					      & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
						   << 4U) 
						  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						 | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
						     << 5U) 
						    & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
					     | ((0x10U 
						 & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
						      << 3U) 
						     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						    | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
							<< 4U) 
						       & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
						| ((8U 
						    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
							 << 2U) 
							& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
						       | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
							   << 3U) 
							  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
						   | ((4U 
						       & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
							    << 1U) 
							   & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							  | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
							      << 2U) 
							     & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
						      | ((2U 
							  & (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
							      & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							     | (((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
								 << 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))) 
							 | (1U 
							    & ((((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
								 >> 1U) 
								& (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_1516_28.z)) 
							       | ((IData)(vlTOPp->fx68k__DOT__excUnit__DOT____Vcellinp__mux_regs68L__05B0__05D_1516_6__ctl) 
								  & (IData)(vlSymsp->TOP__fx68k__DOT__excUnit__DOT__mux_regs68L__05B0__05D_1500_9.z)))))))))))))))))));
}

void Vfx68k_fx68k_mux_1995::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vfx68k_fx68k_mux_1995::_ctor_var_reset\n"); );
    // Body
    ctl = VL_RAND_RESET_I(2);
    in_0 = VL_RAND_RESET_I(16);
    in_1 = VL_RAND_RESET_I(16);
    z = VL_RAND_RESET_I(16);
}
