
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read -define PVT' --

-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../../common/hdl/ice40/SB_RAM256x16.v; read_verilog ../../common/hdl/ice40/rom.v; read_verilog ../../common/hdl/ice40/ram.v; read_verilog ../hdl/demo/app.v; read_verilog ../hdl/demo/demo.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:338.4-775.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../common/hdl/ice40/SB_RAM256x16.v
Parsing Verilog input from `../../common/hdl/ice40/SB_RAM256x16.v' to AST representation.
Generating RTLIL representation for module `\SB_RAM256x16'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../common/hdl/ice40/rom.v
Parsing Verilog input from `../../common/hdl/ice40/rom.v' to AST representation.
Generating RTLIL representation for module `\rom'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../common/hdl/ice40/ram.v
Parsing Verilog input from `../../common/hdl/ice40/ram.v' to AST representation.
Generating RTLIL representation for module `\ram'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../hdl/demo/app.v
Parsing Verilog input from `../hdl/demo/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/demo/app.v:184.4-460.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../hdl/demo/demo.v
Parsing Verilog input from `../hdl/demo/demo.v' to AST representation.
Generating RTLIL representation for module `\demo'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top demo; write_json output/demo/demo.json' --

15. Executing SYNTH_ICE40 pass.

15.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

15.2. Executing HIERARCHY pass (managing design hierarchy).

15.2.1. Analyzing design hierarchy..
Top module:  \demo
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \ram
Used module:             \SB_RAM256x16
Used module:         \rom
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

15.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_tx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:107.4-184.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \BIT_SAMPLES = 4

15.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:84.4-93.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:200.4-286.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

15.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

15.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4

15.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

15.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:338.4-775.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4

15.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:309.4-544.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100

15.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Generating RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101

15.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Generating RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101

15.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Generating RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110

15.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Generating RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

15.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10

15.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\rom'.
Parameter \VECTOR_LENGTH = 1024
Parameter \WORD_WIDTH = 8
Parameter \ADDR_WIDTH = 10
Generating RTLIL representation for module `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

15.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc'.

15.2.16. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo
Used module:             $paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             \SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:     \prescaler
Parameter \INIT_0 = 256'0100100101100100110110000111100110100010110101001000001001101011000111110110100011010100100111010001111011110000011111101101111101111101111001011000011010010111000010100001001100000100111010010000001011101111011101110101010011010111001000101100100011111111
Parameter \INIT_1 = 256'1010110000001000100100000010000101111101010011011110100101100110111001000100111001101000110100011011001101100001000100011100100011010011010111011000011101010111001100011000001001110101010010101011111100101001101101111011111111111011101110000101010101011101
Parameter \INIT_2 = 256'0011011000100111100100010000110000010010000001000101000100100000101010101110101111101011001001100001010000010100001010100111000010011111100001011011010001010001000010111010111001111010011111011010011110101001101000001001100011100001110101110100010101100100
Parameter \INIT_3 = 256'1111001111010010011110100101110001010000100101010011100111111001011000001100101000111001111100100000011100011111011111011011000110010010001001111100101010111001000010100110011011010000111011000100101001011010100110111111111000011011000111000011110101100010
Parameter \INIT_4 = 256'0110000100010000001101110001000110110101100111111010110011011000001001110111111000000000101001101001101011011101100010101001010111001001101000011111010101111101001101101010001100111000001001101000010000101001010110000110000101010111110101101101001111111100
Parameter \INIT_5 = 256'0111100010000011100111000111111110000010101101000101010111011000111111110001101111001100001100101110111001011111111001100001001111100010001000010011011010011010010101011100111011100100101110010011100100011110000111110101101101111000000001011111101111111000
Parameter \INIT_6 = 256'1011001100101000010100101100000000100001101111001101000110100011110111010101100110001000011111000100110001101110010010010100001101011100010111000000100000011000000010110010011001110110011001111111011111111011110100000100010011011110100000101011111101110100
Parameter \INIT_7 = 256'0011110011110000001110100000100000101111010000101111000010110100110101001111011010111111100111010000101000101101011011101011000101101110001010111010100010111100010011101001010000111100001100011100001100011101011100110001001000001100000110010111010111011001
Parameter \INIT_8 = 256'0011101101011101100110001010000100111100010100010100111011001101000110001010011110111010010011111011001101001000100100011011001100110000100111111011101011001110000110010000011111110101101000010011010000100100011111010101011111011001000010100011001001011011
Parameter \INIT_9 = 256'1101101000110010101011001111111011110001101100011010111110001100001001100001110110101001011001111011101101111001011100011000001001000010100110111111001000100000110011110100100111000011100010001100100100000011101110100001101000110110110100111100100110000110
Parameter \INIT_A = 256'1011000011110111110110010101100111010100011100110001001111110111110000100001001100001110110111001001011111100110001111000100111111001010111000111100101010100110011011001000001000111011110001100011111010100100111101110110100001001100111100101001011001001001
Parameter \INIT_B = 256'1001011011001110001011100110000011100001010100010011110001101111111100011000000011111000111110010011000100011101011000010011000001110111011110110011111100110011011110100000101011101100000001110101111000100111100010001001001110101000011100100100001101101111
Parameter \INIT_C = 256'0100101000001011100100001110100111001101101001100000010100001101010100010111000110011010001000100110011110010010011011001011101000000011100001010101111101101001100011110101010111001010100101110001011110000000000101010100100110011011111100011011100100110111
Parameter \INIT_D = 256'1000001110000110001110110100110000111101000011010000000000101111111011011010100011001000100000000110101001111011110010001000100111010111100111000101101010101110100101110011011010110100000101101110100111010110110110100101001001010111011100111101010110000100
Parameter \INIT_E = 256'1100001011111010011111000011011001010100000011100111011100000000101111011010110000101010111111111111010000101111011101110111011101111111000001110111101001000101101000100000010010110110001001110100101011101000100101100101000010001000111010101010011111011110
Parameter \INIT_F = 256'1100000111010100100000010110111011010010011001000110110100001000100110101110011001100001011010010000000101100100110110101011111000011011100001110011110101111111100011101100001110101111011111011000110001111101101001011100010000111111100101110100001111001101
Found cached RTLIL representation for module `$paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16'.
Parameter \INIT_0 = 256'0100010000001010010010010111001101111110110100011010010001110010001110011110001010000010010001100101001111101000110011101111011101010100010011000001100110110001101100000100111100001011000110011010101010111010101000111011010001000111100110000101111110010110
Parameter \INIT_1 = 256'1101101100000110111100100110010101011001100000110000000101010111001000101101111110001011101111000101001110011111101111010000010000110000101010010010000100100000011111100000001101011101000100001100110111010000001010011101011100101101110101110010011111110111
Parameter \INIT_2 = 256'0100110101000011101111110011010011000000101000001001000111110100100111110110010000010000100100100110111001011100101010011111111100010001011011010101101011100011010001001101110000000011011000101011001000111110011110001000111111100010000011011000110100000110
Parameter \INIT_3 = 256'0001111011011001011001010101001100100011110011101000001010101000111000110001100000010010000000000001111111111110011010101010000011101000101110110101011000101011100000011011010011100101110011001011011111101010111111110000100000010111101011011011100101010101
Parameter \INIT_4 = 256'0000101100001100011011110011111110011101010010100001000010101000111001101111101100001001011111000110010110001100000100011111011010001100010011000010011010110001111000000101111101010011010010101010010000011000101111101101001001010011001001001010001001000110
Parameter \INIT_5 = 256'0110000100110110100110000001100001111100010110011010001101110110010111001100001001001000111101011011010111011111100101000011101100100000000010010111101101110111100101110000100011010001001010100111111001100111001000111010101011100111100100101101111000010100
Parameter \INIT_6 = 256'0110000011101111110000111100001111000100001100110111001101111011010001111100110111011111000111100100101110101001100001001001111111110110011000000001001101100101101001111110011011100111011101010010101001111100111011110101011000110011001101111001001011101011
Parameter \INIT_7 = 256'0111101111011000101100100001101100100010111000110111110101001010000101011010101010100111011011010110010101000001110001111001001100101010110111011101001110101101110100101010000111100000110001100000100111111101100010110101011111101110011100101001011100100001
Parameter \INIT_8 = 256'0010111101101111101001010101100101110011001001111000110111000000010010111111000110011100001001101010001011011111111010010001001001100001011111111110101011001100100011001110001111110000100110000000100110011100101011111001100010011000000011100110100101101100
Parameter \INIT_9 = 256'1100101100110100111011000010001000100111000010000000010011001110111010101110011011110001101110000110011001111011100001000111011001010001100101000101101001101001011001011000111001110101100000110111011110100011011110111111111110000101010011010111110000111111
Parameter \INIT_A = 256'0100101001110100010101000110001101110110110101010111101011010010110110101101100010011010110100010000000000000111001100000111011010111110110101101101001000100100001010010010010001010110111000100111011011101110001111011001010111111010000001010010101101010001
Parameter \INIT_B = 256'1010011010110000111001101111100011100110001101110101000000000000111110000100110101111001110110110100011000010011101111010001101001001000100001110010111110000101000011001111100001111111101010101100011111011101011001100100100100100010101011001110111010001010
Parameter \INIT_C = 256'1110001011000000100101110011010010111001000000011011011100010101110111110101100110110010101011000011011101010000010011111001000100010011111111100111000101100110111111100000000000100010001111011101001101010111100110111101011100111010101100111000000101111100
Parameter \INIT_D = 256'0000100011000111110111101010000000000000001000011111100001000001100001101100101000011111000101000011001010011101100000111100111110101111011010101011111000010000000101011010101011010110101111101001000000011100010100110100111011011010110101001001111010110100
Parameter \INIT_E = 256'0101101001011110001101001100011010110110010001010100101011001010011000110011101110000111001100001101101011001011000110011010001111011101011101001110100010111001001101100111001011001100001011100001011110111011101110111100010110000011111010110110011010111000
Parameter \INIT_F = 256'1010101110101100000011100110000111111110010101111000110010000001010011010001010001101111000011110010011100000111101011111110000011101110001010100010001011101011000011111110010000011000100000011101110110000000101111100010011100100111111000011100100111110110
Found cached RTLIL representation for module `$paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16'.
Parameter \INIT_0 = 256'0010100010101000011110110000110011110111000100010010101000100011100111000011001010011100010111010000010011000110110111001000010011000100001010101101101100110010100010110110011000100000001111011011010001001011000100110010010011001110100011000000000000111010
Parameter \INIT_1 = 256'1011110001000100000001101000000100010010011001100001101101100000111010011100101001110111011010001010110100100000110110000001111111111001110001110110100110100110000011101110111101100011000000111001111000001001000111011100101011100000000010001011011101000101
Parameter \INIT_2 = 256'1010000000111110010000000100110011000011100000011100110110101001110111001100000110100111000010111010000011110011111100000110011111100010001011110110010111010100111001000101011011000110110111001001111000001000111001010011001011010100110011010111101001111101
Parameter \INIT_3 = 256'0000010000001001000111001010100000100000110101001011000101110111010011100010001010000000001000110011010111000010110100011010101010100100010001000010011011001101010111000010110011110110110101010010111111001111100011011100111010001011010001101001110001100110
Parameter \INIT_4 = 256'1101111111011111011101111001111000010100101000010000000000001010011011100100110111000001010000110001110011011101110110010011001011001111001111011001100111100110010000101010111000101110111101011100101011100000100100111100100111110111001111010110000110101011
Parameter \INIT_5 = 256'0100001111000111111010010100110011010001101101111100100111111110110010111010001100010001111100111010000001101100000100001101100001001100110100010011101011011111011001110011001101111101110011011010100011010000110111100111000101011001100001111111001110110011
Parameter \INIT_6 = 256'0011010001111100001100000001110011011011001101110000011001010000110110001000101000101010111011000101001011000001010011001001110110011010000011001110001001111111101110011000100010101101000001100110110101101101111101100000111111011111001111110111111110110100
Parameter \INIT_7 = 256'0010111010111001011111110011101100111100111011001001010101010010011011010100001111110001001100010111010100001110110011001010010101101010001110001001101100000000101111101010101000111110011001001011000001010010010111110100010100001010110010110001011001001101
Parameter \INIT_8 = 256'0111000010111101000110111110010111100100000010011000000000100010000011010101000001000110001101001001001100001110100000101010110011101001000001011010001001001101111010000000001100001111101011011111011010101110010101110010101101101001111001111010011010110000
Parameter \INIT_9 = 256'1111011000101111100111001010000001111111100001100000011110101010001111001001101111010000100110110010111101111110110110001011000011110000100001001010110001101110000010000111001110100001010011100011011010111101010010010010101100101001111010100001011000010111
Parameter \INIT_A = 256'1100110011010010111100000101011011001000001100101010001100010010001011101000000111111001110100111110111101101111011010111100011110011011000111100100010000101111111111110100000100111100001010100010010001101000110111101111000010111111111100111001010101001011
Parameter \INIT_B = 256'1000110101010000100011100111010011011111010011000000100000110110010100101011111101001011101010001100100010101001101000010000001110101001100000000111110010110110100110101010111101010100011011100011011101000100110111111001101110110011110110100100010010011001
Parameter \INIT_C = 256'0001100110010001101010101110100111011011000100111000000110100111010011000010010100000101111100000001011000001101000001000010011010100111111000001110001110100001101000011000111100011000111101110011101011100111111001100011111111001011010001011110001101101101
Parameter \INIT_D = 256'0000000100100010001101011111011000100111000001100001000011010000011001110000000100101001011100110110000100110111101101011001000001001001010011111111111100101010000100011100001010010100101100100010010000010101010100101001110010110100111001110110110111000001
Parameter \INIT_E = 256'0101010100110111100000011000011101010010100010010010110101010010100010010010110011000110011011100000011110011001101011111101001101000011100111101011011011110010000101100110100010010100100011100110111001111101001110001001100110001011111111011011011010010010
Parameter \INIT_F = 256'0110110100110011000111011101101100100110110100010101001110100101101101100111011111110101000010010011101110111011001011011101111101101000100111011010110000000000011101001111001100101001001000101000010110111110101001000011100011110011011111000010100110000100
Found cached RTLIL representation for module `$paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16'.
Parameter \INIT_0 = 256'0110110010101001001111101001011010010110100000010010101111000111010101101010101000100011101010111010011100100000101000011011000011110111011010100001111100101000010011000111010101111011111100110110010001010000010100110011010011110110011100001111111101101011
Parameter \INIT_1 = 256'1101000001111111100011000110110110111101100100011011011101011010100011001000000110111101010010110001000000001001001001001000011001010111111111101010100111101010000011001000100011101010001110101011010111110111111110010011000110001001001000001100011001000010
Parameter \INIT_2 = 256'1110010011010011001100111100110101101101111000000110111110111010111101101110000010000100011101110010010100100001011011010100000101100011010101111011010100011011100110100000100110110100011110111011000110110011100000010111011001100111011100001000110110010011
Parameter \INIT_3 = 256'1000101101010101001011110110110101100010001001111011111110000101110010011110010100000011000111111110000000010011100110111101000111110011101101101110111001010111111110011101111110011011000011111110011000011010000100001111010100101001111110010110001101101100
Parameter \INIT_4 = 256'0000110011010101000100000000011111010001110001010110011100100000110110001011010011110101110101011000101101101110111111101101011101111011100110010100011100010000100111011000010110100111011000000011000000100001101011000110011000110011111110000011100101010011
Parameter \INIT_5 = 256'1100111100011100111000000111100010110101100100011101000001110011110101101010100000101010110011100010010010001010011111110010010110111111000000110101110100101111011100011011010111101011011001011001101001001111010000000111111000101101100010001110100111001100
Parameter \INIT_6 = 256'1101001101001001001111001111001010001010110111100101111110011000101101111111001000010010000110000001011100011111111101000111111001100011010011101010010010011100010011100100100100011110011111001111110101100111101001011101110010001111101100101010001101111000
Parameter \INIT_7 = 256'0100110010101110001111001010000100110101111001001010000101101000011111000110100001100111110011110100000100101110101110010001010100010101100010011001000010110101000011101010000101101010100001001011100011010001011010011000110101110110001100000000000110111101
Parameter \INIT_8 = 256'1111010110010100110011100110011011111011011001100110100011000100010010111110100000000101110011000100110011100011111000100100110000000110010100110100001010011110000011110100101101001011001010000011001100101000000000110100111000100001001100101011111001101100
Parameter \INIT_9 = 256'1000001100000000011111010111111010010100001111010011000001011111011000101111000110111001011101001110111010000101010001010001011101011101110001000010001111001001010110101110100110101000110101111001010001010110100010101111011010111001100000001001111001001110
Parameter \INIT_A = 256'0101010101011101110010001011110001011011000100010001110000011110011011001010001100001100000101001100000101001110000101111111111000111101101101100000110001100110001110101101001000101101011110101101010001100101100101010101111100101111010101000001001001100000
Parameter \INIT_B = 256'1000001010010111001111100100011110111001111001100010111001000101101001101101010110100110111011110110000111011101111111010010000001011101000010111001001100101100101111101011000011100100110101110101101110011011010100100011001000110101010111100101111001111001
Parameter \INIT_C = 256'0101110000000101101010100110010101110011101001100110111011000011000001010100001101000111011011010100111011010111101011110111010001011000110011110001010000110110101010001111101011001101001110001101100101000000110101110010010001100000011010000011111011010011
Parameter \INIT_D = 256'0000111001111110001111111101011001011110100111111110100111010100111000001001111000101101111110000111100010101011110011011101011110010101100001100001000001110011000010111101001111000101001011011100111010110001100111001100101100110110010110100001111001111011
Parameter \INIT_E = 256'1100100100011101110010001100110010010000001101110111111100011110101000111011110110011101111111010101101101110110111011000100010011100011101111100111110001000010110111011001000100101110011000001101011101110001001101010001001110101101100010010000010011001011
Parameter \INIT_F = 256'1101011110100101110000111100110100000010000000111101110101000101000111010100111001001000011101110100000101010011101001111111101011000110001010101010101101010010011011010110011000110111101000111010010011101001000111010100001000010001110101110010010000000101
Found cached RTLIL representation for module `$paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

15.2.17. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010

15.2.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001001000001001
Parameter \PRODUCTID = 16'0101101111110000
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_BULK = 4'0001
Parameter \ENDP_INT = 4'0010
Generating RTLIL representation for module `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:338.4-775.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \ENDP_CTRL = 4'0000
Parameter \ENDP_BULK = 4'0001
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie'.

15.2.19. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

15.2.20. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:98.4-129.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4

15.2.21. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_RATIO = 4
Generating RTLIL representation for module `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo'.

15.2.22. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:             $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo
Used module:             $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler

15.2.23. Analyzing design hierarchy..
Top module:  \demo
Used module:     $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc
Used module:         $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp
Used module:             $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo
Used module:             $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo
Used module:         $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp
Used module:         $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie
Used module:             $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram
Used module:             $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16
Used module:             $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16
Used module:         $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom
Used module:             $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16
Used module:             $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16
Used module:     \prescaler
Removing unused module `$paramod$ced5ffc91153af6e435f2d1e5bbc23bf62fd892a\ctrl_endp'.
Removing unused module `$paramod$d596b195528d29703fb8c1c33e126f33b7d4dd31\bulk_endp'.
Removing unused module `$paramod$2feeef243d6db3603f6eef0891681e20ee219b84\in_fifo'.
Removing unused module `$paramod$5792d3498c7ff821da17c396b39a7f2393d06f8d\out_fifo'.
Removing unused module `\ram'.
Removing unused module `\rom'.
Removing unused module `\SB_RAM256x16'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removing unused module `\phy_tx'.
Removed 15 unused modules.

15.3. Executing PROC pass (convert processes to netlists).

15.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
Cleaned up 1 empty switch.

15.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:90$2625 in module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Marked 15 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:200$1705 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 8 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:149$1689 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:97$1660 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:84$1650 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:68$1648 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:107$1632 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:107$1632 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:87$1630 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:69$1620 in module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1468 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1461 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1457 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1450 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1447 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1444 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1441 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1438 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1430 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1423 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1419 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1412 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1409 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1406 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1403 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1400 in module SB_DFFSR.
Marked 56 switch rules as full_case in process $proc$../hdl/demo/app.v:184$1045 in module app.
Marked 3 switch rules as full_case in process $proc$../hdl/demo/app.v:136$1036 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/demo/app.v:80$1028 in module app.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:91$2621 in module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$972 in module prescaler.
Marked 76 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:309$2138 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:277$2136 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:251$2122 in module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:203$2992 in module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Marked 6 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:170$2953 in module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:107$2936 in module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:75$2918 in module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:207$2906 in module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:174$2890 in module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:98$2858 in module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:80$2856 in module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Marked 90 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:338$2646 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:308$2644 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:287$2635 in module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
Removed a total of 1 dead cases.

15.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 32 redundant assignments.
Promoted 151 assignments to connections.

15.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1471'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1467'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1460'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1456'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1449'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1446'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1443'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1440'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1437'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1435'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1433'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1429'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1422'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1418'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1411'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1408'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1405'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1402'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1399'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1397'.
  Set init value: \Q = 1'0
Found init rule in `\demo.$proc$../hdl/demo/demo.v:53$1227'.
  Set init value: \rstn_sync = 2'00

15.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rstn in `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2625'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1660'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1648'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1630'.
Found async reset \rstn_i in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1620'.
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1468'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1457'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1447'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1441'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1430'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1419'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1409'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1403'.
Found async reset \rstn in `\app.$proc$../hdl/demo/app.v:136$1036'.
Found async reset \rstn_i in `\app.$proc$../hdl/demo/app.v:80$1028'.
Found async reset \rstn_i in `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2621'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
Found async reset \rstn in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2122'.
Found async reset \app_rstn_i in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2992'.
Found async reset \rstn_i in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2953'.
Found async reset \rstn_i in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2936'.
Found async reset \rstn_i in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2918'.
Found async reset \app_rstn_i in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2906'.
Found async reset \rstn_i in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2890'.
Found async reset \rstn_i in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2856'.
Found async reset \rstn in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
Found async reset \rstn_i in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2635'.

15.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2625'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1705'.
     1/48: $13\rx_state_d[2:0]
     2/48: $9\rx_valid_fd[0:0]
     3/48: $12\data_d[7:0]
     4/48: $9\stuffing_cnt_d[2:0]
     5/48: $11\data_d[8:8]
     6/48: $9\data_d[8:0] [8]
     7/48: $9\data_d[8:0] [7:0]
     8/48: $12\rx_state_d[2:0]
     9/48: $10\data_d[8:0]
    10/48: $7\rx_valid_fd[0:0]
    11/48: $11\rx_state_d[2:0]
    12/48: $8\rx_valid_fd[0:0]
    13/48: $8\stuffing_cnt_d[2:0]
    14/48: $6\rx_valid_fd[0:0]
    15/48: $10\rx_state_d[2:0]
    16/48: $7\stuffing_cnt_d[2:0]
    17/48: $8\data_d[8:0]
    18/48: $7\data_d[8:0]
    19/48: $5\rx_valid_fd[0:0]
    20/48: $9\rx_state_d[2:0]
    21/48: $8\rx_state_d[2:0]
    22/48: $4\rx_valid_fd[0:0]
    23/48: $6\data_d[8:0]
    24/48: $3\rx_valid_fd[0:0]
    25/48: $7\rx_state_d[2:0]
    26/48: $5\data_d[8:0]
    27/48: $6\stuffing_cnt_d[2:0]
    28/48: $2\rx_valid_fd[0:0]
    29/48: $6\rx_state_d[2:0]
    30/48: $5\stuffing_cnt_d[2:0]
    31/48: $4\data_d[8:0]
    32/48: $4\stuffing_cnt_d[2:0]
    33/48: $4\rx_valid_rd[0:0]
    34/48: $5\rx_state_d[2:0]
    35/48: $3\rx_valid_rd[0:0]
    36/48: $4\rx_state_d[2:0]
    37/48: $3\stuffing_cnt_d[2:0]
    38/48: $3\data_d[8:0]
    39/48: $3\rx_state_d[2:0]
    40/48: $2\rx_valid_rd[0:0]
    41/48: $2\stuffing_cnt_d[2:0]
    42/48: $2\data_d[8:0]
    43/48: $2\rx_state_d[2:0]
    44/48: $1\rx_state_d[2:0]
    45/48: $1\rx_valid_fd[0:0]
    46/48: $1\rx_valid_rd[0:0]
    47/48: $1\stuffing_cnt_d[2:0]
    48/48: $1\data_d[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
     1/9: $0\rx_en_q[0:0]
     2/9: $0\dp_pu_q[0:0]
     3/9: $0\cnt_q[17:0]
     4/9: $0\rx_valid_fq[0:0]
     5/9: $0\rx_valid_rq[0:0]
     6/9: $0\rx_state_q[2:0]
     7/9: $0\nrzi_q[3:0]
     8/9: $0\stuffing_cnt_q[2:0]
     9/9: $0\data_q[8:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1660'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1650'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1648'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1632'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1630'.
     1/6: $0\tx_valid_q[0:0]
     2/6: $0\nrzi_q[0:0]
     3/6: $0\stuffing_cnt_q[2:0]
     4/6: $0\data_q[7:0]
     5/6: $0\bit_cnt_q[2:0]
     6/6: $0\tx_state_q[1:0]
Creating decoders for process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1620'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1471'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1468'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1467'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1461'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1460'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1457'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1456'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1450'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1449'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1447'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1446'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1444'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1443'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1441'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1440'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1438'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1437'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1436'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1435'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1434'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1433'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1430'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1429'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1423'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1422'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1419'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1418'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1412'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1411'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1409'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1408'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1406'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1405'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1403'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1402'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1400'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1399'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1398'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1397'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1396'.
Creating decoders for process `\demo.$proc$../hdl/demo/demo.v:53$1227'.
Creating decoders for process `\demo.$proc$../hdl/demo/demo.v:59$1226'.
Creating decoders for process `\app.$proc$../hdl/demo/app.v:184$1045'.
     1/214: $1\mem_addr_d[23:0] [23:16]
     2/214: $33\state_d[3:0]
     3/214: $7\ram_clke[0:0]
     4/214: $7\mem_valid_d[0:0]
     5/214: $18\byte_cnt_d[23:0]
     6/214: $5\wait_cnt_d[7:0]
     7/214: $6\ram_clke[0:0]
     8/214: $15\mem_addr_d[23:0]
     9/214: $6\mem_valid_d[0:0]
    10/214: $17\byte_cnt_d[23:0]
    11/214: $32\state_d[3:0]
    12/214: $14\mem_addr_d[23:0]
    13/214: $5\mem_valid_d[0:0]
    14/214: $5\ram_clke[0:0]
    15/214: $1\mem_addr_d[23:0] [15:8]
    16/214: $31\state_d[3:0]
    17/214: $4\rom_clke[0:0]
    18/214: $4\mem_valid_d[0:0]
    19/214: $16\byte_cnt_d[23:0]
    20/214: $4\wait_cnt_d[7:0]
    21/214: $3\rom_clke[0:0]
    22/214: $12\mem_addr_d[23:0]
    23/214: $3\mem_valid_d[0:0]
    24/214: $15\byte_cnt_d[23:0]
    25/214: $30\state_d[3:0]
    26/214: $11\mem_addr_d[23:0]
    27/214: $2\mem_valid_d[0:0]
    28/214: $2\rom_clke[0:0]
    29/214: $1\mem_addr_d[23:0] [7:0]
    30/214: $2\rev8$func$../hdl/demo/app.v:410$1023.$result[7:0]$1205 [6]
    31/214: $2\rev8$func$../hdl/demo/app.v:410$1023.$result[7:0]$1205 [5]
    32/214: $2\rev8$func$../hdl/demo/app.v:410$1023.$result[7:0]$1205 [4]
    33/214: $2\rev8$func$../hdl/demo/app.v:410$1023.$result[7:0]$1205 [3]
    34/214: $2\rev8$func$../hdl/demo/app.v:410$1023.$result[7:0]$1205 [2]
    35/214: $2\rev8$func$../hdl/demo/app.v:410$1023.$result[7:0]$1205 [1]
    36/214: $2\rev8$func$../hdl/demo/app.v:410$1023.$result[7:0]$1205 [0]
    37/214: $2\rev8$func$../hdl/demo/app.v:410$1023.i[3:0]$1207
    38/214: $2\rev8$func$../hdl/demo/app.v:410$1023.data[7:0]$1206
    39/214: $5\in_data[7:0]
    40/214: $29\state_d[3:0]
    41/214: $1\lfsr_d[23:0] [23:16]
    42/214: $2\rev8$func$../hdl/demo/app.v:400$1022.$result[7:0]$1199 [6]
    43/214: $2\rev8$func$../hdl/demo/app.v:400$1022.$result[7:0]$1199 [5]
    44/214: $2\rev8$func$../hdl/demo/app.v:400$1022.$result[7:0]$1199 [4]
    45/214: $2\rev8$func$../hdl/demo/app.v:400$1022.$result[7:0]$1199 [3]
    46/214: $2\rev8$func$../hdl/demo/app.v:400$1022.$result[7:0]$1199 [2]
    47/214: $2\rev8$func$../hdl/demo/app.v:400$1022.$result[7:0]$1199 [1]
    48/214: $2\rev8$func$../hdl/demo/app.v:400$1022.$result[7:0]$1199 [0]
    49/214: $2\rev8$func$../hdl/demo/app.v:400$1022.i[3:0]$1201
    50/214: $2\rev8$func$../hdl/demo/app.v:400$1022.data[7:0]$1200
    51/214: $4\in_data[7:0]
    52/214: $28\state_d[3:0]
    53/214: $1\byte_cnt_d[23:0] [15:8]
    54/214: $2\rev8$func$../hdl/demo/app.v:390$1021.$result[7:0]$1193 [6]
    55/214: $2\rev8$func$../hdl/demo/app.v:390$1021.$result[7:0]$1193 [5]
    56/214: $2\rev8$func$../hdl/demo/app.v:390$1021.$result[7:0]$1193 [4]
    57/214: $2\rev8$func$../hdl/demo/app.v:390$1021.$result[7:0]$1193 [3]
    58/214: $2\rev8$func$../hdl/demo/app.v:390$1021.$result[7:0]$1193 [2]
    59/214: $2\rev8$func$../hdl/demo/app.v:390$1021.$result[7:0]$1193 [1]
    60/214: $2\rev8$func$../hdl/demo/app.v:390$1021.$result[7:0]$1193 [0]
    61/214: $2\rev8$func$../hdl/demo/app.v:390$1021.i[3:0]$1195
    62/214: $2\rev8$func$../hdl/demo/app.v:390$1021.data[7:0]$1194
    63/214: $3\in_data[7:0]
    64/214: $27\state_d[3:0]
    65/214: $1\byte_cnt_d[23:0] [7:0]
    66/214: $2\rev8$func$../hdl/demo/app.v:380$1020.$result[7:0]$1187 [6]
    67/214: $2\rev8$func$../hdl/demo/app.v:380$1020.$result[7:0]$1187 [5]
    68/214: $2\rev8$func$../hdl/demo/app.v:380$1020.$result[7:0]$1187 [4]
    69/214: $2\rev8$func$../hdl/demo/app.v:380$1020.$result[7:0]$1187 [3]
    70/214: $2\rev8$func$../hdl/demo/app.v:380$1020.$result[7:0]$1187 [2]
    71/214: $2\rev8$func$../hdl/demo/app.v:380$1020.$result[7:0]$1187 [1]
    72/214: $2\rev8$func$../hdl/demo/app.v:380$1020.$result[7:0]$1187 [0]
    73/214: $2\rev8$func$../hdl/demo/app.v:380$1020.i[3:0]$1189
    74/214: $2\rev8$func$../hdl/demo/app.v:380$1020.data[7:0]$1188
    75/214: $2\in_data[7:0]
    76/214: $26\state_d[3:0]
    77/214: $1\byte_cnt_d[23:0] [23:16]
    78/214: $14\byte_cnt_d[23:0]
    79/214: $10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181
    80/214: $9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177
    81/214: $8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173
    82/214: $7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169
    83/214: $6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165
    84/214: $5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161
    85/214: $4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157
    86/214: $3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153
    87/214: $3\wait_cnt_d[7:0]
    88/214: $13\byte_cnt_d[23:0]
    89/214: $24\state_d[3:0]
    90/214: $3\crc32_d[31:0]
    91/214: $2\crc32$func$../hdl/demo/app.v:364$1019.i[3:0]$1150
    92/214: $2\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1147
    93/214: $2\crc32$func$../hdl/demo/app.v:364$1019.crc[31:0]$1149
    94/214: $2\crc32$func$../hdl/demo/app.v:364$1019.data[7:0]$1148
    95/214: $2\rev8$func$../hdl/demo/app.v:390$1021.$result[7:0]$1193 [7]
    96/214: $12\byte_cnt_d[23:0]
    97/214: $10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140
    98/214: $9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136
    99/214: $8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132
   100/214: $7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128
   101/214: $6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124
   102/214: $5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120
   103/214: $4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116
   104/214: $3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112
   105/214: $2\wait_cnt_d[7:0]
   106/214: $11\byte_cnt_d[23:0]
   107/214: $22\state_d[3:0]
   108/214: $8\lfsr_d[23:0]
   109/214: $2\crc32_d[31:0]
   110/214: $2\crc32$func$../hdl/demo/app.v:352$1018.i[3:0]$1109
   111/214: $2\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1106
   112/214: $2\crc32$func$../hdl/demo/app.v:352$1018.crc[31:0]$1108
   113/214: $2\crc32$func$../hdl/demo/app.v:352$1018.data[7:0]$1107
   114/214: $1\lfsr_d[23:0] [7:0]
   115/214: $21\state_d[3:0]
   116/214: $9\byte_cnt_d[23:16]
   117/214: $20\state_d[3:0]
   118/214: $7\lfsr_d[23:16]
   119/214: $19\state_d[3:0]
   120/214: $10\mem_addr_d[23:16]
   121/214: $18\state_d[3:0]
   122/214: $8\byte_cnt_d[23:16]
   123/214: $17\state_d[3:0]
   124/214: $7\byte_cnt_d[23:16]
   125/214: $16\state_d[3:0]
   126/214: $6\byte_cnt_d[23:16]
   127/214: $15\state_d[3:0]
   128/214: $6\out_ready[0:0]
   129/214: $9\mem_addr_d[23:16]
   130/214: $6\lfsr_d[23:16]
   131/214: $1\lfsr_d[23:0] [15:8]
   132/214: $14\state_d[3:0]
   133/214: $8\mem_addr_d[15:8]
   134/214: $13\state_d[3:0]
   135/214: $5\byte_cnt_d[15:8]
   136/214: $12\state_d[3:0]
   137/214: $4\byte_cnt_d[15:8]
   138/214: $11\state_d[3:0]
   139/214: $5\out_ready[0:0]
   140/214: $7\mem_addr_d[15:8]
   141/214: $4\lfsr_d[15:8]
   142/214: $16\mem_addr_d[23:0]
   143/214: $10\byte_cnt_d[23:16]
   144/214: $2\rev8$func$../hdl/demo/app.v:380$1020.$result[7:0]$1187 [7]
   145/214: $2\rev8$func$../hdl/demo/app.v:410$1023.$result[7:0]$1205 [7]
   146/214: $10\state_d[3:0]
   147/214: $3\wait_d[7:0]
   148/214: $9\state_d[3:0]
   149/214: $6\mem_addr_d[7:0]
   150/214: $8\state_d[3:0]
   151/214: $3\byte_cnt_d[7:0]
   152/214: $7\state_d[3:0]
   153/214: $2\byte_cnt_d[7:0]
   154/214: $6\state_d[3:0]
   155/214: $4\out_ready[0:0]
   156/214: $5\mem_addr_d[7:0]
   157/214: $2\wait_d[7:0]
   158/214: $2\lfsr_d[7:0]
   159/214: $23\state_d[3:0]
   160/214: $2\rev8$func$../hdl/demo/app.v:400$1022.$result[7:0]$1199 [7]
   161/214: $25\state_d[3:0]
   162/214: $3\lfsr_d[7:0]
   163/214: $5\state_d[3:0]
   164/214: $4\mem_addr_d[23:0]
   165/214: $4\ram_we[0:0]
   166/214: $4\ram_clke[0:0]
   167/214: $3\out_ready[0:0]
   168/214: $4\state_d[3:0]
   169/214: $3\ram_we[0:0]
   170/214: $3\ram_clke[0:0]
   171/214: $3\mem_addr_d[23:0]
   172/214: $3\in_valid[0:0]
   173/214: $2\ram_we[0:0]
   174/214: $2\ram_clke[0:0]
   175/214: $2\mem_addr_d[23:0]
   176/214: $2\out_ready[0:0]
   177/214: $2\in_valid[0:0]
   178/214: $3\state_d[3:0]
   179/214: $2\state_d[3:0]
   180/214: $1\state_d[3:0]
   181/214: $1\rev8$func$../hdl/demo/app.v:410$1023.i[3:0]$1085
   182/214: $1\rev8$func$../hdl/demo/app.v:410$1023.data[7:0]$1084
   183/214: $1\rev8$func$../hdl/demo/app.v:410$1023.$result[7:0]$1083
   184/214: $1\rev8$func$../hdl/demo/app.v:400$1022.i[3:0]$1082
   185/214: $1\rev8$func$../hdl/demo/app.v:400$1022.data[7:0]$1081
   186/214: $1\rev8$func$../hdl/demo/app.v:400$1022.$result[7:0]$1080
   187/214: $1\rev8$func$../hdl/demo/app.v:390$1021.i[3:0]$1079
   188/214: $1\rev8$func$../hdl/demo/app.v:390$1021.data[7:0]$1078
   189/214: $1\rev8$func$../hdl/demo/app.v:390$1021.$result[7:0]$1077
   190/214: $1\rev8$func$../hdl/demo/app.v:380$1020.i[3:0]$1076
   191/214: $1\rev8$func$../hdl/demo/app.v:380$1020.data[7:0]$1075
   192/214: $1\rev8$func$../hdl/demo/app.v:380$1020.$result[7:0]$1074
   193/214: $1\crc32$func$../hdl/demo/app.v:364$1019.i[3:0]$1073
   194/214: $1\crc32$func$../hdl/demo/app.v:364$1019.crc[31:0]$1072
   195/214: $1\crc32$func$../hdl/demo/app.v:364$1019.data[7:0]$1071
   196/214: $1\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1070
   197/214: $1\crc32$func$../hdl/demo/app.v:352$1018.i[3:0]$1069
   198/214: $1\crc32$func$../hdl/demo/app.v:352$1018.crc[31:0]$1068
   199/214: $1\crc32$func$../hdl/demo/app.v:352$1018.data[7:0]$1067
   200/214: $1\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1066
   201/214: $1\ram_we[0:0]
   202/214: $1\ram_clke[0:0]
   203/214: $1\rom_clke[0:0]
   204/214: $13\mem_addr_d[23:0]
   205/214: $1\mem_valid_d[0:0]
   206/214: $1\wait_cnt_d[7:0]
   207/214: $1\wait_d[7:0]
   208/214: $5\lfsr_d[15:8]
   209/214: $1\crc32_d[31:0]
   210/214: $1\cmd_d[7:0]
   211/214: $1\out_ready[0:0]
   212/214: $1\in_valid[0:0]
   213/214: $1\in_data[7:0]
   214/214: $2\cmd_d[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:136$1036'.
     1/11: $0\wait_cnt_q[7:0]
     2/11: $0\mem_addr_q[23:0]
     3/11: $0\mem_valid_q[0:0]
     4/11: $0\wait_q[7:0]
     5/11: $0\byte_cnt_q[23:0]
     6/11: $0\lfsr_q[23:0]
     7/11: $0\crc32_q[31:0]
     8/11: $0\cmd_q[7:0]
     9/11: $0\state_q[3:0]
    10/11: $0\out_valid_q[0:0]
    11/11: $0\out_data_q[7:0]
Creating decoders for process `\app.$proc$../hdl/demo/app.v:80$1028'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2621'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2592'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2588'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2563'.
     1/1: $0\u_multi_bank.block_addr_q[0:0]
Creating decoders for process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2556'.
     1/1: $0\u_8bit.byte_addr_q[0:0]
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
     1/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2110.$result[7:0]$2241 [7]
     2/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2110.$result[7:0]$2241 [5]
     3/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2110.$result[7:0]$2241 [4]
     4/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2110.$result[7:0]$2241 [3]
     5/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2110.$result[7:0]$2241 [2]
     6/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2110.$result[7:0]$2241 [1]
     7/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2110.$result[7:0]$2241 [0]
     8/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2109.$result[7:0]$2238 [7]
     9/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2109.$result[7:0]$2238 [4]
    10/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2109.$result[7:0]$2238 [3]
    11/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2109.$result[7:0]$2238 [2]
    12/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2109.$result[7:0]$2238 [1]
    13/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2109.$result[7:0]$2238 [0]
    14/291: $3\dataout_toggle_d[15:0] [15:1]
    15/291: $3\dataout_toggle_d[15:0] [0]
    16/291: $9\crc16$func$../../../usb_cdc/sie.v:524$2108.$result[15:0]$2538
    17/291: $8\crc16$func$../../../usb_cdc/sie.v:524$2108.$result[15:0]$2534
    18/291: $7\crc16$func$../../../usb_cdc/sie.v:524$2108.$result[15:0]$2530
    19/291: $6\crc16$func$../../../usb_cdc/sie.v:524$2108.$result[15:0]$2526
    20/291: $5\crc16$func$../../../usb_cdc/sie.v:524$2108.$result[15:0]$2522
    21/291: $4\crc16$func$../../../usb_cdc/sie.v:524$2108.$result[15:0]$2518
    22/291: $3\crc16$func$../../../usb_cdc/sie.v:524$2108.$result[15:0]$2514
    23/291: $25\phy_state_d[3:0]
    24/291: $6\in_ready[0:0]
    25/291: $3\datain_toggle_d[15:0] [0]
    26/291: $5\in_ready[0:0]
    27/291: $5\tx_data[7:0]
    28/291: $10\pid_d[3:0]
    29/291: $23\phy_state_d[3:0]
    30/291: $4\tx_data[7:0]
    31/291: $9\pid_d[3:0]
    32/291: $4\in_ready[0:0]
    33/291: $22\phy_state_d[3:0]
    34/291: $3\tx_data[7:0]
    35/291: $8\pid_d[3:0]
    36/291: $3\in_ready[0:0]
    37/291: $2\data_d[15:0] [15:8]
    38/291: $9\crc16$func$../../../usb_cdc/sie.v:473$2107.$result[15:0]$2475
    39/291: $8\crc16$func$../../../usb_cdc/sie.v:473$2107.$result[15:0]$2471
    40/291: $7\crc16$func$../../../usb_cdc/sie.v:473$2107.$result[15:0]$2467
    41/291: $6\crc16$func$../../../usb_cdc/sie.v:473$2107.$result[15:0]$2463
    42/291: $5\crc16$func$../../../usb_cdc/sie.v:473$2107.$result[15:0]$2459
    43/291: $4\crc16$func$../../../usb_cdc/sie.v:473$2107.$result[15:0]$2455
    44/291: $3\crc16$func$../../../usb_cdc/sie.v:473$2107.$result[15:0]$2451
    45/291: $7\pid_d[3:0]
    46/291: $14\dataout_toggle_d[15:0]
    47/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:462$2106[15:0]$2441
    48/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:462$2105[15:0]$2440
    49/291: $6\pid_d[3:0]
    50/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:462$2106[15:0]$2438
    51/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:462$2105[15:0]$2437
    52/291: $13\dataout_toggle_d[15:0]
    53/291: $15\out_eop[0:0]
    54/291: $12\dataout_toggle_d[15:0]
    55/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:453$2104[15:0]$2426
    56/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:453$2103[15:0]$2425
    57/291: $5\out_err[0:0]
    58/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:462$2106[15:0]$2418
    59/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:462$2105[15:0]$2417
    60/291: $11\dataout_toggle_d[15:0]
    61/291: $5\pid_d[3:0]
    62/291: $21\phy_state_d[3:0]
    63/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:453$2104[15:0]$2416
    64/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:453$2103[15:0]$2415
    65/291: $14\out_eop[0:0]
    66/291: $4\out_err[0:0]
    67/291: $11\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2412
    68/291: $10\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2408
    69/291: $9\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2404
    70/291: $8\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2400
    71/291: $7\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2396
    72/291: $6\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2392
    73/291: $5\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2388
    74/291: $4\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2384
    75/291: $3\out_valid[0:0]
    76/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:462$2106[15:0]$2381
    77/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:462$2105[15:0]$2380
    78/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:453$2104[15:0]$2379
    79/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:453$2103[15:0]$2378
    80/291: $3\crc16$func$../../../usb_cdc/sie.v:450$2102.i[3:0]$2377
    81/291: $3\crc16$func$../../../usb_cdc/sie.v:450$2102.crc[15:0]$2376
    82/291: $3\crc16$func$../../../usb_cdc/sie.v:450$2102.data[7:0]$2375
    83/291: $3\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2374
    84/291: $13\out_eop[0:0]
    85/291: $3\out_err[0:0]
    86/291: $10\dataout_toggle_d[15:0]
    87/291: $4\pid_d[3:0]
    88/291: $20\phy_state_d[3:0]
    89/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2110.$result[7:0]$2241 [6]
    90/291: $9\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2367
    91/291: $8\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2363
    92/291: $7\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2359
    93/291: $6\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2355
    94/291: $5\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2351
    95/291: $4\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2347
    96/291: $3\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2343
    97/291: $19\phy_state_d[3:0]
    98/291: $24\phy_state_d[3:0]
    99/291: $9\dataout_toggle_d[0:0]
   100/291: $13\datain_toggle_d[0:0]
   101/291: $18\phy_state_d[3:0]
   102/291: $11\out_eop[0:0]
   103/291: $8\dataout_toggle_d[0:0]
   104/291: $12\datain_toggle_d[0:0]
   105/291: $10\out_eop[0:0]
   106/291: $7\dataout_toggle_d[0:0]
   107/291: $11\datain_toggle_d[0:0]
   108/291: $17\phy_state_d[3:0]
   109/291: $5\frame_d[10:0]
   110/291: $9\out_eop[0:0]
   111/291: $6\dataout_toggle_d[0:0]
   112/291: $10\datain_toggle_d[0:0]
   113/291: $5\endp_d[3:0]
   114/291: $5\addr_d[6:0]
   115/291: $16\phy_state_d[3:0]
   116/291: $8\out_eop[0:0]
   117/291: $5\dataout_toggle_d[0:0]
   118/291: $9\datain_toggle_d[0:0]
   119/291: $4\frame_d[10:0]
   120/291: $4\endp_d[3:0]
   121/291: $4\addr_d[6:0]
   122/291: $15\phy_state_d[3:0]
   123/291: $14\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2332
   124/291: $13\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2328
   125/291: $12\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2324
   126/291: $11\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2320
   127/291: $10\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2316
   128/291: $9\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2312
   129/291: $8\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2308
   130/291: $7\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2304
   131/291: $6\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2300
   132/291: $5\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2296
   133/291: $4\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2292
   134/291: $7\out_eop[0:0]
   135/291: $4\dataout_toggle_d[0:0]
   136/291: $8\datain_toggle_d[0:0]
   137/291: $3\frame_d[10:0]
   138/291: $3\endp_d[3:0]
   139/291: $3\addr_d[6:0]
   140/291: $14\phy_state_d[3:0]
   141/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2100.i[2:0]$2289
   142/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2100.$result[4:0]$2287 [3]
   143/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2100.$result[4:0]$2287 [2]
   144/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2100.$result[4:0]$2287 [1]
   145/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2100.$result[4:0]$2287 [0]
   146/291: $12\out_eop[0:0]
   147/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2100.data[4:0]$2288
   148/291: $3\crc5$func$../../../usb_cdc/sie.v:416$2099.i[3:0]$2286
   149/291: $3\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2284
   150/291: $3\crc5$func$../../../usb_cdc/sie.v:416$2099.data[10:0]$2285
   151/291: $2\data_d[15:0] [7:0]
   152/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2109.$result[7:0]$2238 [5]
   153/291: $3\rev5$func$../../../usb_cdc/sie.v:416$2100.$result[4:0]$2287 [4]
   154/291: $10\crc16$func$../../../usb_cdc/sie.v:473$2107.$result[15:0]$2479
   155/291: $13\phy_state_d[3:0]
   156/291: $11\phy_state_d[3:0]
   157/291: $6\in_data_ack[0:0]
   158/291: $6\out_eop[0:0]
   159/291: $7\datain_toggle_d[15:0]
   160/291: $6$bitselwrite$data$../../../usb_cdc/sie.v:382$2098[15:0]$2270
   161/291: $6$bitselwrite$mask$../../../usb_cdc/sie.v:382$2097[15:0]$2269
   162/291: $5$bitselwrite$data$../../../usb_cdc/sie.v:382$2098[15:0]$2265
   163/291: $5$bitselwrite$mask$../../../usb_cdc/sie.v:382$2097[15:0]$2264
   164/291: $5\in_data_ack[0:0]
   165/291: $5\out_eop[0:0]
   166/291: $6\datain_toggle_d[15:0]
   167/291: $10\phy_state_d[3:0]
   168/291: $9\phy_state_d[3:0]
   169/291: $8\phy_state_d[3:0]
   170/291: $7\phy_state_d[3:0]
   171/291: $6\phy_state_d[3:0]
   172/291: $4$bitselwrite$data$../../../usb_cdc/sie.v:382$2098[15:0]$2251
   173/291: $4$bitselwrite$mask$../../../usb_cdc/sie.v:382$2097[15:0]$2250
   174/291: $4\in_data_ack[0:0]
   175/291: $4\out_eop[0:0]
   176/291: $5\datain_toggle_d[15:0]
   177/291: $3$bitselwrite$data$../../../usb_cdc/sie.v:382$2098[15:0]$2249
   178/291: $3$bitselwrite$mask$../../../usb_cdc/sie.v:382$2097[15:0]$2248
   179/291: $3\in_data_ack[0:0]
   180/291: $3\out_eop[0:0]
   181/291: $4\datain_toggle_d[15:0]
   182/291: $5\phy_state_d[3:0]
   183/291: $3\pid_d[3:0]
   184/291: $4\phy_state_d[3:0]
   185/291: $3\phy_state_d[3:0]
   186/291: $2\phy_state_d[3:0]
   187/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2110.i[3:0]$2243
   188/291: $2\rev8$func$../../../usb_cdc/sie.v:535$2110.data[7:0]$2242
   189/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2109.$result[7:0]$2238 [6]
   190/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2109.i[3:0]$2240
   191/291: $2\rev8$func$../../../usb_cdc/sie.v:530$2109.data[7:0]$2239
   192/291: $3\datain_toggle_d[15:0] [15:1]
   193/291: $2\crc16$func$../../../usb_cdc/sie.v:524$2108.i[3:0]$2237
   194/291: $2\crc16$func$../../../usb_cdc/sie.v:524$2108.crc[15:0]$2236
   195/291: $2\crc16$func$../../../usb_cdc/sie.v:524$2108.data[7:0]$2235
   196/291: $2\crc16$func$../../../usb_cdc/sie.v:524$2108.$result[15:0]$2234
   197/291: $2\crc16$func$../../../usb_cdc/sie.v:473$2107.i[3:0]$2233
   198/291: $2\crc16$func$../../../usb_cdc/sie.v:473$2107.crc[15:0]$2232
   199/291: $2\crc16$func$../../../usb_cdc/sie.v:473$2107.data[7:0]$2231
   200/291: $2\crc16$func$../../../usb_cdc/sie.v:473$2107.$result[15:0]$2230
   201/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:462$2106[15:0]$2229
   202/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:462$2105[15:0]$2228
   203/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:453$2104[15:0]$2227
   204/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:453$2103[15:0]$2226
   205/291: $2\crc16$func$../../../usb_cdc/sie.v:450$2102.i[3:0]$2225
   206/291: $2\crc16$func$../../../usb_cdc/sie.v:450$2102.crc[15:0]$2224
   207/291: $2\crc16$func$../../../usb_cdc/sie.v:450$2102.data[7:0]$2223
   208/291: $2\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2222
   209/291: $2\crc16$func$../../../usb_cdc/sie.v:444$2101.i[3:0]$2221
   210/291: $2\crc16$func$../../../usb_cdc/sie.v:444$2101.crc[15:0]$2220
   211/291: $2\crc16$func$../../../usb_cdc/sie.v:444$2101.data[7:0]$2219
   212/291: $2\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2218
   213/291: $2\rev5$func$../../../usb_cdc/sie.v:416$2100.i[2:0]$2217
   214/291: $2\rev5$func$../../../usb_cdc/sie.v:416$2100.data[4:0]$2216
   215/291: $2\rev5$func$../../../usb_cdc/sie.v:416$2100.$result[4:0]$2215
   216/291: $2\crc5$func$../../../usb_cdc/sie.v:416$2099.i[3:0]$2214
   217/291: $2\crc5$func$../../../usb_cdc/sie.v:416$2099.data[10:0]$2213
   218/291: $2\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2212
   219/291: $2$bitselwrite$data$../../../usb_cdc/sie.v:382$2098[15:0]$2211
   220/291: $2$bitselwrite$mask$../../../usb_cdc/sie.v:382$2097[15:0]$2210
   221/291: $2\in_req[0:0]
   222/291: $2\in_ready[0:0]
   223/291: $2\tx_valid[0:0]
   224/291: $2\tx_data[7:0]
   225/291: $2\in_data_ack[0:0]
   226/291: $2\out_eop[0:0]
   227/291: $2\out_err[0:0]
   228/291: $2\out_valid[0:0]
   229/291: $2\in_byte_d[3:0]
   230/291: $10\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2371
   231/291: $10\crc16$func$../../../usb_cdc/sie.v:524$2108.$result[15:0]$2542
   232/291: $2\crc16_d[15:0]
   233/291: $2\frame_d[10:0]
   234/291: $2\endp_d[3:0]
   235/291: $2\addr_d[6:0]
   236/291: $2\pid_d[3:0]
   237/291: $12\phy_state_d[3:0]
   238/291: $1\out_err[0:0]
   239/291: $1\phy_state_d[3:0]
   240/291: $1\rev8$func$../../../usb_cdc/sie.v:535$2110.i[3:0]$2209
   241/291: $1\rev8$func$../../../usb_cdc/sie.v:535$2110.data[7:0]$2208
   242/291: $1\rev8$func$../../../usb_cdc/sie.v:535$2110.$result[7:0]$2207
   243/291: $1\rev8$func$../../../usb_cdc/sie.v:530$2109.i[3:0]$2206
   244/291: $1\rev8$func$../../../usb_cdc/sie.v:530$2109.data[7:0]$2205
   245/291: $1\rev8$func$../../../usb_cdc/sie.v:530$2109.$result[7:0]$2204
   246/291: $1\crc16$func$../../../usb_cdc/sie.v:524$2108.i[3:0]$2203
   247/291: $1\crc16$func$../../../usb_cdc/sie.v:524$2108.crc[15:0]$2202
   248/291: $1\crc16$func$../../../usb_cdc/sie.v:524$2108.data[7:0]$2201
   249/291: $1\crc16$func$../../../usb_cdc/sie.v:524$2108.$result[15:0]$2200
   250/291: $1\crc16$func$../../../usb_cdc/sie.v:473$2107.i[3:0]$2199
   251/291: $1\crc16$func$../../../usb_cdc/sie.v:473$2107.crc[15:0]$2198
   252/291: $1\crc16$func$../../../usb_cdc/sie.v:473$2107.data[7:0]$2197
   253/291: $1\crc16$func$../../../usb_cdc/sie.v:473$2107.$result[15:0]$2196
   254/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:462$2106[15:0]$2195
   255/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:462$2105[15:0]$2194
   256/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:453$2104[15:0]$2193
   257/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:453$2103[15:0]$2192
   258/291: $1\crc16$func$../../../usb_cdc/sie.v:450$2102.i[3:0]$2191
   259/291: $1\crc16$func$../../../usb_cdc/sie.v:450$2102.crc[15:0]$2190
   260/291: $1\crc16$func$../../../usb_cdc/sie.v:450$2102.data[7:0]$2189
   261/291: $1\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2188
   262/291: $1\crc16$func$../../../usb_cdc/sie.v:444$2101.i[3:0]$2187
   263/291: $1\crc16$func$../../../usb_cdc/sie.v:444$2101.crc[15:0]$2186
   264/291: $1\crc16$func$../../../usb_cdc/sie.v:444$2101.data[7:0]$2185
   265/291: $1\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2184
   266/291: $1\rev5$func$../../../usb_cdc/sie.v:416$2100.i[2:0]$2183
   267/291: $1\rev5$func$../../../usb_cdc/sie.v:416$2100.data[4:0]$2182
   268/291: $1\rev5$func$../../../usb_cdc/sie.v:416$2100.$result[4:0]$2181
   269/291: $1\crc5$func$../../../usb_cdc/sie.v:416$2099.i[3:0]$2180
   270/291: $1\crc5$func$../../../usb_cdc/sie.v:416$2099.data[10:0]$2179
   271/291: $1\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2178
   272/291: $1$bitselwrite$data$../../../usb_cdc/sie.v:382$2098[15:0]$2177
   273/291: $1$bitselwrite$mask$../../../usb_cdc/sie.v:382$2097[15:0]$2176
   274/291: $1\in_req[0:0]
   275/291: $1\in_ready[0:0]
   276/291: $1\tx_valid[0:0]
   277/291: $1\tx_data[7:0]
   278/291: $1\in_data_ack[0:0]
   279/291: $1\out_eop[0:0]
   280/291: $1\out_valid[0:0]
   281/291: $1\in_byte_d[3:0]
   282/291: $2\dataout_toggle_d[15:0]
   283/291: $2\datain_toggle_d[15:0]
   284/291: $1\crc16_d[15:0]
   285/291: $1\frame_d[10:0]
   286/291: $1\endp_d[3:0]
   287/291: $1\addr_d[6:0]
   288/291: $1\pid_d[3:0]
   289/291: $1\data_d[15:0]
   290/291: $1\dataout_toggle_d[1:1]
   291/291: $1\datain_toggle_d[1:1]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
     1/14: $0\dataout_toggle_q[15:0] [1]
     2/14: $0\dataout_toggle_q[15:0] [0]
     3/14: $0\dataout_toggle_q[15:0] [15:2]
     4/14: $0\datain_toggle_q[15:0] [0]
     5/14: $0\datain_toggle_q[15:0] [15:2]
     6/14: $0\datain_toggle_q[15:0] [1]
     7/14: $0\in_byte_q[3:0]
     8/14: $0\crc16_q[15:0]
     9/14: $0\frame_q[10:0]
    10/14: $0\endp_q[3:0]
    11/14: $0\addr_q[6:0]
    12/14: $0\pid_q[3:0]
    13/14: $0\phy_state_q[3:0]
    14/14: $0\data_q[15:0]
Creating decoders for process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2122'.
     1/4: $0\in_data_ack_q[0:0]
     2/4: $0\out_eop_q[0:0]
     3/4: $0\out_err_q[0:0]
     4/4: $0\delay_cnt_q[4:0]
Creating decoders for process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2992'.
     1/2: $0\genblk1.u_gtex4_async_data.in_consumed_q[0:0]
     2/2: $0\genblk1.u_gtex4_async_data.in_data_q[7:0]
Creating decoders for process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2953'.
     1/19: $5$lookahead\in_fifo_q$2952[71:0]$2977
     2/19: $5$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2914[71:0]$2976
     3/19: $5$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2913[71:0]$2975
     4/19: $4$lookahead\in_fifo_q$2952[71:0]$2973
     5/19: $4$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2914[71:0]$2972
     6/19: $4$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2913[71:0]$2971
     7/19: $3$lookahead\in_fifo_q$2952[71:0]$2969
     8/19: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2914[71:0]$2968
     9/19: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2913[71:0]$2967
    10/19: $2$lookahead\in_fifo_q$2952[71:0]$2964
    11/19: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2914[71:0]$2963
    12/19: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2913[71:0]$2962
    13/19: $1$lookahead\in_fifo_q$2952[71:0]$2960
    14/19: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2914[71:0]$2959
    15/19: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2913[71:0]$2958
    16/19: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
    17/19: $0\genblk1.u_gtex4_async_data.in_ready_q[0:0]
    18/19: $0\delay_in_cnt_q[1:0]
    19/19: $0\in_last_q[3:0]
Creating decoders for process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2936'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2918'.
     1/3: $0\in_req_q[0:0]
     2/3: $0\in_valid_q[0:0]
     3/3: $0\in_state_q[0:0]
Creating decoders for process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2906'.
     1/1: $0\genblk1.u_gtex4_async_data.out_consumed_q[0:0]
Creating decoders for process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2890'.
     1/5: $0\genblk1.u_gtex4_async_data.app_clk_sq[2:0]
     2/5: $0\genblk1.u_gtex4_async_data.out_valid_q[0:0]
     3/5: $0\delay_out_cnt_q[1:0]
     4/5: $0\out_full_q[0:0]
     5/5: $0\out_first_q[3:0]
Creating decoders for process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2858'.
     1/23: $5\out_last_dd[3:0]
     2/23: $3\out_nak_d[0:0]
     3/23: $3\out_state_d[1:0]
     4/23: $3$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2855[71:0]$2872
     5/23: $3$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2854[71:0]$2871
     6/23: $4\out_last_dd[3:0]
     7/23: $3\out_fifo_d[71:0]
     8/23: $3\out_last_dd[3:0]
     9/23: $3\out_last_d[3:0]
    10/23: $2\out_last_dd[3:0]
    11/23: $2\out_last_d[3:0]
    12/23: $2\out_state_d[1:0]
    13/23: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2855[71:0]$2866
    14/23: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2854[71:0]$2865
    15/23: $2\out_nak_d[0:0]
    16/23: $2\out_fifo_d[71:0]
    17/23: $1\out_nak_d[0:0]
    18/23: $1\out_last_dd[3:0]
    19/23: $1\out_state_d[1:0]
    20/23: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2855[71:0]$2863
    21/23: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2854[71:0]$2862
    22/23: $1\out_last_d[3:0]
    23/23: $1\out_fifo_d[71:0]
Creating decoders for process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2856'.
     1/5: $0\out_nak_q[0:0]
     2/5: $0\out_last_qq[3:0]
     3/5: $0\out_last_q[3:0]
     4/5: $0\out_fifo_q[71:0]
     5/5: $0\out_state_q[1:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
     1/187: $20\state_d[2:0]
     2/187: $19\state_d[2:0]
     3/187: $7\in_toggle_reset[0:0]
     4/187: $7\out_toggle_reset[0:0]
     5/187: $7\dev_state_dd[1:0]
     6/187: $6\dev_state_dd[1:0]
     7/187: $6\addr_dd[6:0]
     8/187: $6\out_toggle_reset[0:0]
     9/187: $6\in_toggle_reset[0:0]
    10/187: $18\state_d[2:0]
    11/187: $5\out_toggle_reset[0:0]
    12/187: $5\in_toggle_reset[0:0]
    13/187: $5\addr_dd[6:0]
    14/187: $5\dev_state_dd[1:0]
    15/187: $4\out_toggle_reset[0:0]
    16/187: $4\in_toggle_reset[0:0]
    17/187: $4\addr_dd[6:0]
    18/187: $4\dev_state_dd[1:0]
    19/187: $17\state_d[2:0]
    20/187: $10\in_valid[0:0]
    21/187: $4\in_zlp[0:0]
    22/187: $16\state_d[2:0]
    23/187: $15\state_d[2:0]
    24/187: $9\in_valid[0:0]
    25/187: $9\in_data[7:0]
    26/187: $8\in_valid[0:0]
    27/187: $8\in_data[7:0]
    28/187: $7\in_valid[0:0]
    29/187: $7\in_data[7:0]
    30/187: $8\byte_cnt_d[6:0]
    31/187: $14\state_d[2:0]
    32/187: $13\state_d[2:0]
    33/187: $12\state_d[2:0]
    34/187: $6\in_valid[0:0]
    35/187: $6\in_data[7:0]
    36/187: $7\byte_cnt_d[6:0]
    37/187: $11\state_d[2:0]
    38/187: $5\in_valid[0:0]
    39/187: $5\in_data[7:0]
    40/187: $6\byte_cnt_d[6:0]
    41/187: $4\in_valid[0:0]
    42/187: $4\in_data[7:0]
    43/187: $5\byte_cnt_d[6:0]
    44/187: $10\state_d[2:0]
    45/187: $9\state_d[2:0]
    46/187: $8\state_d[2:0]
    47/187: $7\state_d[2:0]
    48/187: $6\state_d[2:0]
    49/187: $65\req_d[3:0]
    50/187: $64\req_d[3:0]
    51/187: $63\req_d[3:0]
    52/187: $62\req_d[3:0]
    53/187: $9\max_length_d[6:0]
    54/187: $61\req_d[3:0]
    55/187: $60\req_d[3:0]
    56/187: $59\req_d[3:0]
    57/187: $8\max_length_d[6:0]
    58/187: $58\req_d[3:0]
    59/187: $57\req_d[3:0]
    60/187: $56\req_d[3:0]
    61/187: $55\req_d[3:0]
    62/187: $7\max_length_d[6:0]
    63/187: $54\req_d[3:0]
    64/187: $53\req_d[3:0]
    65/187: $52\req_d[3:0]
    66/187: $6\max_length_d[6:0]
    67/187: $51\req_d[3:0]
    68/187: $50\req_d[3:0]
    69/187: $49\req_d[3:0]
    70/187: $48\req_d[3:0]
    71/187: $47\req_d[3:0]
    72/187: $46\req_d[3:0]
    73/187: $45\req_d[3:0]
    74/187: $44\req_d[3:0]
    75/187: $43\req_d[3:0]
    76/187: $42\req_d[3:0]
    77/187: $41\req_d[3:0]
    78/187: $40\req_d[3:0]
    79/187: $39\req_d[3:0]
    80/187: $38\req_d[3:0]
    81/187: $37\req_d[3:0]
    82/187: $36\req_d[3:0]
    83/187: $35\req_d[3:0]
    84/187: $34\req_d[3:0]
    85/187: $33\req_d[3:0]
    86/187: $32\req_d[3:0]
    87/187: $31\req_d[3:0]
    88/187: $30\req_d[3:0]
    89/187: $29\req_d[3:0]
    90/187: $28\req_d[3:0]
    91/187: $27\req_d[3:0]
    92/187: $8\dev_state_d[1:0]
    93/187: $26\req_d[3:0]
    94/187: $7\dev_state_d[1:0]
    95/187: $25\req_d[3:0]
    96/187: $7\addr_d[6:0]
    97/187: $24\req_d[3:0]
    98/187: $23\req_d[3:0]
    99/187: $22\req_d[3:0]
   100/187: $21\req_d[3:0]
   101/187: $20\req_d[3:0]
   102/187: $19\req_d[3:0]
   103/187: $18\req_d[3:0]
   104/187: $6\dev_state_d[1:0]
   105/187: $6\addr_d[6:0]
   106/187: $17\req_d[3:0]
   107/187: $16\req_d[3:0]
   108/187: $15\req_d[3:0]
   109/187: $14\req_d[3:0]
   110/187: $13\req_d[3:0]
   111/187: $12\req_d[3:0]
   112/187: $11\req_d[3:0]
   113/187: $10\req_d[3:0]
   114/187: $9\req_d[3:0]
   115/187: $8\req_d[3:0]
   116/187: $7\req_d[3:0]
   117/187: $6\req_d[3:0]
   118/187: $5\req_d[3:0]
   119/187: $5\rec_d[1:0]
   120/187: $5\class_d[0:0]
   121/187: $5\in_dir_d[0:0]
   122/187: $5\in_endp_d[0:0]
   123/187: $5\dev_state_d[1:0]
   124/187: $5\max_length_d[6:0]
   125/187: $5\addr_d[6:0]
   126/187: $4\in_endp_d[0:0]
   127/187: $4\dev_state_d[1:0]
   128/187: $4\req_d[3:0]
   129/187: $4\rec_d[1:0]
   130/187: $4\class_d[0:0]
   131/187: $4\in_dir_d[0:0]
   132/187: $4\max_length_d[6:0]
   133/187: $4\addr_d[6:0]
   134/187: $4\byte_cnt_d[6:0]
   135/187: $5\state_d[2:0]
   136/187: $3\out_toggle_reset[0:0]
   137/187: $3\in_toggle_reset[0:0]
   138/187: $3\in_valid[0:0]
   139/187: $3\in_zlp[0:0]
   140/187: $3\in_data[7:0]
   141/187: $3\in_endp_d[0:0]
   142/187: $3\addr_dd[6:0]
   143/187: $3\dev_state_dd[1:0]
   144/187: $3\dev_state_d[1:0]
   145/187: $3\req_d[3:0]
   146/187: $3\rec_d[1:0]
   147/187: $3\class_d[0:0]
   148/187: $3\in_dir_d[0:0]
   149/187: $3\max_length_d[6:0]
   150/187: $3\byte_cnt_d[6:0]
   151/187: $4\state_d[2:0]
   152/187: $3\addr_d[6:0]
   153/187: $3\state_d[2:0]
   154/187: $2\out_toggle_reset[0:0]
   155/187: $2\in_toggle_reset[0:0]
   156/187: $2\in_valid[0:0]
   157/187: $2\in_zlp[0:0]
   158/187: $2\in_data[7:0]
   159/187: $2\in_endp_d[0:0]
   160/187: $2\addr_dd[6:0]
   161/187: $2\dev_state_dd[1:0]
   162/187: $2\dev_state_d[1:0]
   163/187: $2\req_d[3:0]
   164/187: $2\rec_d[1:0]
   165/187: $2\class_d[0:0]
   166/187: $2\in_dir_d[0:0]
   167/187: $2\max_length_d[6:0]
   168/187: $2\byte_cnt_d[6:0]
   169/187: $2\addr_d[6:0]
   170/187: $2\state_d[2:0]
   171/187: $1\state_d[2:0]
   172/187: $1\out_toggle_reset[0:0]
   173/187: $1\in_toggle_reset[0:0]
   174/187: $1\in_valid[0:0]
   175/187: $1\in_zlp[0:0]
   176/187: $1\in_data[7:0]
   177/187: $1\in_endp_d[0:0]
   178/187: $1\addr_dd[6:0]
   179/187: $1\dev_state_dd[1:0]
   180/187: $1\dev_state_d[1:0]
   181/187: $1\req_d[3:0]
   182/187: $1\rec_d[1:0]
   183/187: $1\class_d[0:0]
   184/187: $1\in_dir_d[0:0]
   185/187: $1\max_length_d[6:0]
   186/187: $1\byte_cnt_d[6:0]
   187/187: $1\addr_d[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
     1/11: $0\in_endp_q[0:0]
     2/11: $0\addr_qq[6:0]
     3/11: $0\dev_state_q[1:0]
     4/11: $0\req_q[3:0]
     5/11: $0\rec_q[1:0]
     6/11: $0\class_q[0:0]
     7/11: $0\in_dir_q[0:0]
     8/11: $0\max_length_q[6:0]
     9/11: $0\byte_cnt_q[6:0]
    10/11: $0\state_q[2:0]
    11/11: $0\addr_q[6:0]
Creating decoders for process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2635'.
     1/3: $0\usb_reset_q[0:0]
     2/3: $0\in_req_q[0:0]
     3/3: $0\dev_state_qq[1:0]

15.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1705'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1705'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1705'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1705'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fd' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1705'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1650'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1632'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1632'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1632'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1632'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_d' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1632'.
No latch inferred for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_ready' from process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1632'.
No latch inferred for signal `\app.\state_d' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\byte_cnt_d' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\in_data' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\in_valid' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\out_ready' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\cmd_d' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\crc32_d' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\lfsr_d' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\wait_d' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\wait_cnt_d' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\mem_valid_d' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\mem_addr_d' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rom_clke' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\ram_clke' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\ram_we' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:352$1018.$result' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:352$1018.data' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:352$1018.crc' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:352$1018.i' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:364$1019.$result' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:364$1019.data' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:364$1019.crc' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\crc32$func$../hdl/demo/app.v:364$1019.i' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:380$1020.$result' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:380$1020.data' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:380$1020.i' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:390$1021.$result' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:390$1021.data' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:390$1021.i' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:400$1022.$result' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:400$1022.data' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:400$1022.i' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:410$1023.$result' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:410$1023.data' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `\app.\rev8$func$../hdl/demo/app.v:410$1023.i' from process `\app.$proc$../hdl/demo/app.v:184$1045'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_d' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\tx_valid' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_ready' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_req' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:382$2097' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:382$2098' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$2099.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$2099.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc5$func$../../../usb_cdc/sie.v:416$2099.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$2100.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$2100.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev5$func$../../../usb_cdc/sie.v:416$2100.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$2101.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$2101.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$2101.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:444$2101.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$2102.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$2102.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$2102.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:450$2102.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:453$2103' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:453$2104' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:462$2105' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$bitselwrite$data$../../../usb_cdc/sie.v:462$2106' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$2107.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$2107.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$2107.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:473$2107.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$2108.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$2108.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$2108.crc' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16$func$../../../usb_cdc/sie.v:524$2108.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$2109.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$2109.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:530$2109.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$2110.$result' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$2110.data' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\rev8$func$../../../usb_cdc/sie.v:535$2110.i' from process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_state_d' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2858'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_fifo_d' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2858'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_last_d' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2858'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_last_dd' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2858'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_nak_d' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2858'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:122$2854' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2858'.
No latch inferred for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:122$2855' from process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2858'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\class_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_dd' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_d' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_data' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_zlp' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_valid' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
No latch inferred for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\out_toggle_reset' from process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.

15.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2625'.
  created $adff cell `$procdff$14811' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
  created $adff cell `$procdff$14812' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
  created $adff cell `$procdff$14813' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
  created $adff cell `$procdff$14814' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
  created $adff cell `$procdff$14815' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_rq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
  created $adff cell `$procdff$14816' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_fq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
  created $adff cell `$procdff$14817' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
  created $adff cell `$procdff$14818' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
  created $adff cell `$procdff$14819' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
  created $adff cell `$procdff$14820' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1660'.
  created $adff cell `$procdff$14821' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1648'.
  created $adff cell `$procdff$14822' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1648'.
  created $adff cell `$procdff$14823' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_state_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1630'.
  created $adff cell `$procdff$14824' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\bit_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1630'.
  created $adff cell `$procdff$14825' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\data_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1630'.
  created $adff cell `$procdff$14826' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1630'.
  created $adff cell `$procdff$14827' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1630'.
  created $adff cell `$procdff$14828' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\tx_valid_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1630'.
  created $adff cell `$procdff$14829' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.\clk_cnt_q' using process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1620'.
  created $adff cell `$procdff$14830' with positive edge clock and negative level reset.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1468'.
  created $adff cell `$procdff$14831' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1461'.
  created $dff cell `$procdff$14832' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1457'.
  created $adff cell `$procdff$14833' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1450'.
  created $dff cell `$procdff$14834' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1447'.
  created $adff cell `$procdff$14835' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1444'.
  created $dff cell `$procdff$14836' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1441'.
  created $adff cell `$procdff$14837' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1438'.
  created $dff cell `$procdff$14838' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1436'.
  created $dff cell `$procdff$14839' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1434'.
  created $dff cell `$procdff$14840' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1430'.
  created $adff cell `$procdff$14841' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1423'.
  created $dff cell `$procdff$14842' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1419'.
  created $adff cell `$procdff$14843' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1412'.
  created $dff cell `$procdff$14844' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1409'.
  created $adff cell `$procdff$14845' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1406'.
  created $dff cell `$procdff$14846' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1403'.
  created $adff cell `$procdff$14847' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1400'.
  created $dff cell `$procdff$14848' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1398'.
  created $dff cell `$procdff$14849' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1396'.
  created $dff cell `$procdff$14850' with positive edge clock.
Creating register for signal `\demo.\rstn_sync' using process `\demo.$proc$../hdl/demo/demo.v:59$1226'.
  created $dff cell `$procdff$14851' with positive edge clock.
Creating register for signal `\app.\state_q' using process `\app.$proc$../hdl/demo/app.v:136$1036'.
  created $adff cell `$procdff$14852' with positive edge clock and negative level reset.
Creating register for signal `\app.\byte_cnt_q' using process `\app.$proc$../hdl/demo/app.v:136$1036'.
  created $adff cell `$procdff$14853' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_data_q' using process `\app.$proc$../hdl/demo/app.v:136$1036'.
  created $adff cell `$procdff$14854' with positive edge clock and negative level reset.
Creating register for signal `\app.\out_valid_q' using process `\app.$proc$../hdl/demo/app.v:136$1036'.
  created $adff cell `$procdff$14855' with positive edge clock and negative level reset.
Creating register for signal `\app.\cmd_q' using process `\app.$proc$../hdl/demo/app.v:136$1036'.
  created $adff cell `$procdff$14856' with positive edge clock and negative level reset.
Creating register for signal `\app.\crc32_q' using process `\app.$proc$../hdl/demo/app.v:136$1036'.
  created $adff cell `$procdff$14857' with positive edge clock and negative level reset.
Creating register for signal `\app.\lfsr_q' using process `\app.$proc$../hdl/demo/app.v:136$1036'.
  created $adff cell `$procdff$14858' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_q' using process `\app.$proc$../hdl/demo/app.v:136$1036'.
  created $adff cell `$procdff$14859' with positive edge clock and negative level reset.
Creating register for signal `\app.\wait_cnt_q' using process `\app.$proc$../hdl/demo/app.v:136$1036'.
  created $adff cell `$procdff$14860' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_valid_q' using process `\app.$proc$../hdl/demo/app.v:136$1036'.
  created $adff cell `$procdff$14861' with positive edge clock and negative level reset.
Creating register for signal `\app.\mem_addr_q' using process `\app.$proc$../hdl/demo/app.v:136$1036'.
  created $adff cell `$procdff$14862' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/demo/app.v:80$1028'.
  created $adff cell `$procdff$14863' with positive edge clock and negative level reset.
Creating register for signal `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.\rstn_sq' using process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2621'.
  created $adff cell `$procdff$14864' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2592'.
  created $dff cell `$procdff$14865' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2588'.
  created $dff cell `$procdff$14866' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_multi_bank.block_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2563'.
  created $dff cell `$procdff$14867' with positive edge clock.
Creating register for signal `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.\u_8bit.byte_addr_q' using process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2556'.
  created $dff cell `$procdff$14868' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
  created $adff cell `$procdff$14869' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\data_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
  created $adff cell `$procdff$14870' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\phy_state_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
  created $adff cell `$procdff$14871' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\pid_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
  created $adff cell `$procdff$14872' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\addr_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
  created $adff cell `$procdff$14873' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\endp_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
  created $adff cell `$procdff$14874' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\frame_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
  created $adff cell `$procdff$14875' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\crc16_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
  created $adff cell `$procdff$14876' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\datain_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
  created $adff cell `$procdff$14877' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\dataout_toggle_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
  created $adff cell `$procdff$14878' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_byte_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
  created $adff cell `$procdff$14879' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\delay_cnt_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2122'.
  created $adff cell `$procdff$14880' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_err_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2122'.
  created $adff cell `$procdff$14881' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\out_eop_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2122'.
  created $adff cell `$procdff$14882' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.\in_data_ack_q' using process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2122'.
  created $adff cell `$procdff$14883' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\genblk1.u_gtex4_async_data.in_data_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2992'.
  created $adff cell `$procdff$14884' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\genblk1.u_gtex4_async_data.in_consumed_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2992'.
  created $adff cell `$procdff$14885' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_fifo_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2953'.
  created $adff cell `$procdff$14886' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_last_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2953'.
  created $adff cell `$procdff$14887' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\delay_in_cnt_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2953'.
  created $adff cell `$procdff$14888' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2953'.
  created $adff cell `$procdff$14889' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\genblk1.u_gtex4_async_data.in_ready_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2953'.
  created $adff cell `$procdff$14890' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:186$2913' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2953'.
  created $adff cell `$procdff$14891' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:186$2914' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2953'.
  created $adff cell `$procdff$14892' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$lookahead\in_fifo_q$2952' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2953'.
  created $adff cell `$procdff$14893' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_first_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2936'.
  created $adff cell `$procdff$14894' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_first_qq' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2936'.
  created $adff cell `$procdff$14895' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_req_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2918'.
  created $adff cell `$procdff$14896' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_state_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2918'.
  created $adff cell `$procdff$14897' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.\in_valid_q' using process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2918'.
  created $adff cell `$procdff$14898' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\genblk1.u_gtex4_async_data.out_consumed_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2906'.
  created $adff cell `$procdff$14899' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_first_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2890'.
  created $adff cell `$procdff$14900' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_full_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2890'.
  created $adff cell `$procdff$14901' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\delay_out_cnt_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2890'.
  created $adff cell `$procdff$14902' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\genblk1.u_gtex4_async_data.app_clk_sq' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2890'.
  created $adff cell `$procdff$14903' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\genblk1.u_gtex4_async_data.out_valid_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2890'.
  created $adff cell `$procdff$14904' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_state_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2856'.
  created $adff cell `$procdff$14905' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_fifo_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2856'.
  created $adff cell `$procdff$14906' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_last_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2856'.
  created $adff cell `$procdff$14907' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_last_qq' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2856'.
  created $adff cell `$procdff$14908' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.\out_nak_q' using process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2856'.
  created $adff cell `$procdff$14909' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
  created $adff cell `$procdff$14910' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
  created $adff cell `$procdff$14911' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\byte_cnt_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
  created $adff cell `$procdff$14912' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\max_length_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
  created $adff cell `$procdff$14913' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_dir_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
  created $adff cell `$procdff$14914' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\class_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
  created $adff cell `$procdff$14915' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\rec_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
  created $adff cell `$procdff$14916' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\req_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
  created $adff cell `$procdff$14917' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
  created $adff cell `$procdff$14918' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\addr_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
  created $adff cell `$procdff$14919' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_endp_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
  created $adff cell `$procdff$14920' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\dev_state_qq' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2635'.
  created $adff cell `$procdff$14921' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\in_req_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2635'.
  created $adff cell `$procdff$14922' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.\usb_reset_q' using process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2635'.
  created $adff cell `$procdff$14923' with positive edge clock and negative level reset.

15.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

15.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:90$2625'.
Found and cleaned up 15 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1705'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:200$1705'.
Found and cleaned up 11 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:149$1689'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1660'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:97$1660'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1650'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:84$1650'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:68$1648'.
Found and cleaned up 9 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1632'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:107$1632'.
Found and cleaned up 1 empty switch in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1630'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:87$1630'.
Found and cleaned up 2 empty switches in `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1620'.
Removing empty process `$paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_tx.v:69$1620'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1471'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1468'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1386$1468'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1467'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1461'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1328$1461'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1460'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1457'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1251$1457'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1456'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1450'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1193$1450'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1449'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1122$1447'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1446'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1444'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1072$1444'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1443'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1001$1441'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1440'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1438'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:951$1438'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1437'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1436'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:906$1436'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1435'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:868$1434'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1433'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1430'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:789$1430'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1429'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1423'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:731$1423'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1422'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1419'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654$1419'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1418'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1412'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596$1412'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1411'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:525$1409'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1408'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1406'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:475$1406'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1405'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:404$1403'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1402'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1400'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:354$1400'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1399'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1398'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:309$1398'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1397'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1396'.
Removing empty process `demo.$proc$../hdl/demo/demo.v:53$1227'.
Removing empty process `demo.$proc$../hdl/demo/demo.v:59$1226'.
Found and cleaned up 56 empty switches in `\app.$proc$../hdl/demo/app.v:184$1045'.
Removing empty process `app.$proc$../hdl/demo/app.v:184$1045'.
Found and cleaned up 3 empty switches in `\app.$proc$../hdl/demo/app.v:136$1036'.
Removing empty process `app.$proc$../hdl/demo/app.v:136$1036'.
Removing empty process `app.$proc$../hdl/demo/app.v:80$1028'.
Removing empty process `$paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:91$2621'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2592'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:63$2592'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2588'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.$proc$../../common/hdl/ice40/rom.v:35$2588'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2563'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:74$2563'.
Found and cleaned up 1 empty switch in `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2556'.
Removing empty process `$paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.$proc$../../common/hdl/ice40/ram.v:42$2556'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$972'.
Found and cleaned up 76 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:309$2138'.
Found and cleaned up 1 empty switch in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:277$2136'.
Found and cleaned up 3 empty switches in `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2122'.
Removing empty process `$paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.$proc$../../../usb_cdc/sie.v:251$2122'.
Found and cleaned up 1 empty switch in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2992'.
Removing empty process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:203$2992'.
Found and cleaned up 6 empty switches in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2953'.
Removing empty process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:170$2953'.
Found and cleaned up 5 empty switches in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2936'.
Removing empty process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:107$2936'.
Found and cleaned up 6 empty switches in `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2918'.
Removing empty process `$paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.$proc$../../../usb_cdc/in_fifo.v:75$2918'.
Removing empty process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:207$2906'.
Found and cleaned up 6 empty switches in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2890'.
Removing empty process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:174$2890'.
Found and cleaned up 5 empty switches in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2858'.
Removing empty process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:98$2858'.
Found and cleaned up 1 empty switch in `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2856'.
Removing empty process `$paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.$proc$../../../usb_cdc/out_fifo.v:80$2856'.
Found and cleaned up 90 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:338$2646'.
Found and cleaned up 1 empty switch in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:308$2644'.
Found and cleaned up 2 empty switches in `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2635'.
Removing empty process `$paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:287$2635'.
Cleaned up 327 empty switches.

15.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~24 debug messages>
Optimizing module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~23 debug messages>
Optimizing module demo.
Optimizing module app.
<suppressed ~59 debug messages>
Optimizing module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
<suppressed ~7 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
<suppressed ~14 debug messages>
Optimizing module prescaler.
Optimizing module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Optimizing module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Optimizing module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Optimizing module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Optimizing module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
<suppressed ~150 debug messages>
Optimizing module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
<suppressed ~35 debug messages>
Optimizing module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
<suppressed ~28 debug messages>
Optimizing module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
<suppressed ~124 debug messages>

15.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$20971cc0c87c9164487929e8aed993cad741b17a\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module $paramod\phy_tx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module app.
Deleting now unused module $paramod$17188d14bb86e4eefc0ee0448d4160d6e12e494c\usb_cdc.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\rom.
Deleting now unused module $paramod$4c640a302ff6d12b99e6bbff879c7f909fc089bc\ram.
Deleting now unused module prescaler.
Deleting now unused module $paramod$f29e79930c3fd463970ad9f446eb8321cc1bf7a1\SB_RAM256x16.
Deleting now unused module $paramod$5b85cb69325e7cbd939c5629ddc9a6c65293d9ec\SB_RAM256x16.
Deleting now unused module $paramod$740e3d0c798e35d3abd8f456e4f0e6008157aae9\SB_RAM256x16.
Deleting now unused module $paramod$2f3712ce9c2270f94c65ed38207c6830cef1b650\SB_RAM256x16.
Deleting now unused module $paramod$d2854b5be7686a0be88aa62f986690c47219a732\sie.
Deleting now unused module $paramod$a3b28c3e95f304529e3d4dead6430885496ede5b\in_fifo.
Deleting now unused module $paramod$d7b90b95cba8ba0e8ccef9c6acdac97ae778f9f6\out_fifo.
Deleting now unused module $paramod$f833e0ba973cf58cf6bc4b95bf18ffbda560168d\ctrl_endp.
<suppressed ~16 debug messages>

15.5. Executing TRIBUF pass.

15.6. Executing DEMINOUT pass (demote inout ports to input or output).

15.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~38 debug messages>

15.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 655 unused cells and 3896 unused wires.
<suppressed ~675 debug messages>

15.9. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

15.10. Executing OPT pass (performing simple optimizations).

15.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~3291 debug messages>
Removed a total of 1097 cells.

15.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$4205: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port B of cell $flatten\u_app.$procmux$4313: \u_app.mem_valid_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10998: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'1
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$11001: \u_usb_cdc.u_bulk_endp.u_in_fifo.in_state_q -> 1'0
      Replacing known input bits on port A of cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3633: \u_usb_cdc.u_sie.u_phy_rx.cnt_q -> { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] 1'1 \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11205.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11220.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11225.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11244.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11247.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11260.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11264.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11266.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11283.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11289.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11292.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11295.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11304.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11306.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11314.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11326.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11334.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4280.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11347.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11364.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11372.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11381.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4287.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11396.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11414.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11426.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11453.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11459.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11489.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11501.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11519.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11525.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11550.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11563.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11582.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11592.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5596.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11595.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11614.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11617.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11620.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11630.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11643.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11646.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11682.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11685.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11688.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11708.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11714.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11737.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11740.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11756.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11762.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11774.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11781.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11796.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11799.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11818.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11822.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11825.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11837.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11841.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11847.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11860.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5663.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11863.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11911.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11914.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11941.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11946.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11995.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5683.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11998.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12016.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12019.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12027.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12037.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12047.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12059.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12064.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12067.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12081.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12104.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12107.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12128.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4416.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12147.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12149.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12175.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12179.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12200.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12228.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12230.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12240.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12263.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12269.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4526.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5737.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12294.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4132.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12310.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12312.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12315.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12330.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12355.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12359.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12361.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12381.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12383.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12385.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12390.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12412.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12414.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12436.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4139.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12438.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12442.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12445.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12465.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12471.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12474.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12497.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12499.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12501.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12504.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12507.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5848.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4148.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12523.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5869.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12527.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12530.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12533.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5871.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12552.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12555.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12575.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12577.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12603.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5912.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12606.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12609.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12624.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4771.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12626.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12630.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12633.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12636.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12654.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12658.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12661.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12664.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12681.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12683.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12685.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12687.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12693.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12717.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4157.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12723.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12742.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12744.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12748.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5959.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12754.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5980.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4791.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12772.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12776.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12779.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12800.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12805.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12823.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12825.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4165.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12829.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12851.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12853.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12882.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12922.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12941.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12973.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12975.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12979.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12985.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13004.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13006.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13008.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13035.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13038.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13041.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13057.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13063.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13066.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13088.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13090.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13092.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13098.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13118.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13122.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13159.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13181.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13183.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13215.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6134.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13219.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6136.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13222.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13252.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13258.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6156.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4925.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6173.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13278.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13280.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13282.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13285.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13307.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6197.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13309.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13340.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13344.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13366.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13370.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13372.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13394.
    dead port 1/2 on $mux $flatten\u_app.$procmux$6241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13396.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13398.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13400.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13423.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4937.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13427.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13429.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6264.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13452.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6266.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13454.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13458.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13482.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6285.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13484.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13515.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6306.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13519.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13525.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13545.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13551.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13554.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13557.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13578.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13584.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13612.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13614.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13624.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6369.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6371.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4961.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13645.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13649.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13655.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13672.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13674.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13677.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13680.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13700.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13703.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13732.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5035.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13763.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13767.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13799.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13803.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13830.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13836.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13838.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13840.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13874.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13876.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13884.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13917.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13920.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13947.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13953.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13957.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13963.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13988.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13998.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14001.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14004.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4195.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14036.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14042.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14061.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14063.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14116.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14118.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14121.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14124.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6699.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14166.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14172.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14212.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14214.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14220.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14240.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14256.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14262.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14277.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14280.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14310.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14313.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14330.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14338.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5176.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14352.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14358.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14366.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14380.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14394.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14436.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5202.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14442.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14460.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14467.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14470.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14476.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14489.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14515.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14518.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14537.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14548.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14562.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5306.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14573.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14584.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5308.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14592.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14595.
    dead port 2/2 on $mux $flatten\u_app.$procmux$6818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14607.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14630.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14648.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14660.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14690.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14702.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14714.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14726.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5324.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5326.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5342.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10008.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10500.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10509.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10535.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5361.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5363.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4227.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10547.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5380.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10573.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10586.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10615.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$10618.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7057.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7067.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7070.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7072.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7085.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7088.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7090.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7093.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7106.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7108.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7111.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7136.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7141.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7151.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7168.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7171.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7192.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7195.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7207.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7216.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7219.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7232.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7350.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7437.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7442.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7494.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7497.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7522.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7665.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7667.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7670.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7687.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7735.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7750.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10843.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10845.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7905.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10881.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8084.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8087.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8213.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8231.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8288.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8290.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8312.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8316.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8318.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8321.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8342.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8346.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8393.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8396.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8398.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8473.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8502.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8564.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8571.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8590.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8608.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8612.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8630.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8652.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8673.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8675.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8678.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8694.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8716.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8754.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8773.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8789.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9014.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9033.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9046.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9078.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9081.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9212.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9217.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9221.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9351.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9368.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9368.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$9368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9401.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9404.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9579.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9603.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9605.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9629.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9653.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9681.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9702.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9706.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9709.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9732.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9735.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9755.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11044.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9818.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9837.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9842.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11059.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9860.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9863.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9932.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11068.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9935.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9950.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11095.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$9989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11104.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11140.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11158.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3010.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3030.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3039.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3042.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3045.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3050.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3059.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3065.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3068.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3070.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3082.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3087.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3096.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3133.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3136.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3142.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3144.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3159.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3161.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3170.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3173.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3178.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3190.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3193.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3198.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3210.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3243.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3255.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3266.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3288.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3375.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3386.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3406.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3408.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3440.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3455.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3468.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3485.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3497.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5420.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3507.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3519.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3551.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3569.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3579.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4237.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5422.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4239.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5441.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3679.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3685.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5462.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5464.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3693.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3712.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3721.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3731.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3745.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3755.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3760.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3766.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3769.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3778.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3793.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3804.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3819.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3831.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3844.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3870.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3890.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3900.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3920.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3930.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3952.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3963.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3974.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3985.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3993.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4001.
    dead port 2/2 on $mux $flatten\u_app.$procmux$4249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4009.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4017.
    dead port 2/2 on $mux $flatten\u_app.$procmux$5508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4037.
Removed 1469 multiplexer ports.
<suppressed ~212 debug messages>

15.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10417: $auto$opt_reduce.cc:134:opt_mux$14927
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10433: $auto$opt_reduce.cc:134:opt_mux$14929
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10540: { $flatten\u_usb_cdc.\u_sie.$procmux$10037_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2127_Y $auto$opt_reduce.cc:134:opt_mux$14931 $flatten\u_usb_cdc.\u_sie.$procmux$10034_CMP }
    New ctrl vector for $mux cell $flatten\u_app.$procmux$4313: { }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6037: $auto$opt_reduce.cc:134:opt_mux$14933
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7227: $auto$opt_reduce.cc:134:opt_mux$14935
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5556: $auto$opt_reduce.cc:134:opt_mux$14937
    New ctrl vector for $mux cell $flatten\u_app.$procmux$4205: { }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$9293: $auto$opt_reduce.cc:134:opt_mux$14939
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6777: { $flatten\u_app.$procmux$4124_CMP $flatten\u_app.$procmux$4328_CMP $flatten\u_app.$procmux$4219_CMP $flatten\u_app.$procmux$4123_CMP $auto$opt_reduce.cc:134:opt_mux$14941 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5750: $auto$opt_reduce.cc:134:opt_mux$14943
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6785: { $flatten\u_app.$procmux$4124_CMP $auto$opt_reduce.cc:134:opt_mux$14947 $auto$opt_reduce.cc:134:opt_mux$14945 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3589: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3031_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1675_Y $auto$opt_reduce.cc:134:opt_mux$14949 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3979: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3807_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3722_CMP $auto$opt_reduce.cc:134:opt_mux$14951 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4019: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3807_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3722_CMP $auto$opt_reduce.cc:134:opt_mux$14953 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14932: { $flatten\u_app.$procmux$5307_CMP $flatten\u_app.$procmux$5325_CMP $flatten\u_app.$procmux$5362_CMP $flatten\u_app.$procmux$5401_CMP $flatten\u_app.$procmux$5442_CMP $flatten\u_app.$procmux$5485_CMP $flatten\u_app.$procmux$5870_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14942: { $flatten\u_app.$procmux$5307_CMP $flatten\u_app.$procmux$5325_CMP $flatten\u_app.$procmux$5362_CMP $flatten\u_app.$procmux$5401_CMP $flatten\u_app.$procmux$5442_CMP $flatten\u_app.$procmux$5485_CMP }
  Optimizing cells in module \demo.
Performed a total of 17 changes.

15.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~237 debug messages>
Removed a total of 79 cells.

15.10.6. Executing OPT_DFF pass (perform DFF optimizations).

15.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 2604 unused wires.
<suppressed ~1 debug messages>

15.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.10.9. Rerunning OPT passes. (Maybe there is more to do..)

15.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~221 debug messages>

15.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4120: { $flatten\u_app.$procmux$4124_CMP $flatten\u_app.$procmux$4123_CMP $auto$opt_reduce.cc:134:opt_mux$14955 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4216: { $flatten\u_app.$procmux$4124_CMP $flatten\u_app.$procmux$4219_CMP $auto$opt_reduce.cc:134:opt_mux$14957 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4325: { $flatten\u_app.$procmux$4124_CMP $flatten\u_app.$procmux$4328_CMP $auto$opt_reduce.cc:134:opt_mux$14959 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4529: { $flatten\u_app.$procmux$4219_CMP $flatten\u_app.$procmux$4427_CMP $flatten\u_app.$procmux$4532_CMP $auto$opt_reduce.cc:134:opt_mux$14961 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4646: { $flatten\u_app.$procmux$4328_CMP $flatten\u_app.$procmux$4427_CMP $flatten\u_app.$procmux$4532_CMP $auto$opt_reduce.cc:134:opt_mux$14963 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4774: { $flatten\u_app.$procmux$4123_CMP $flatten\u_app.$procmux$4427_CMP $flatten\u_app.$procmux$4532_CMP $auto$opt_reduce.cc:134:opt_mux$14965 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5520: $auto$opt_reduce.cc:134:opt_mux$14967
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5537: { $flatten\u_app.$procmux$5485_CMP $flatten\u_app.$procmux$5442_CMP $auto$opt_reduce.cc:134:opt_mux$14969 $flatten\u_app.$procmux$5325_CMP $flatten\u_app.$procmux$5307_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$5733: $auto$opt_reduce.cc:134:opt_mux$14971
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6016: { $flatten\u_app.$procmux$5870_CMP $auto$opt_reduce.cc:134:opt_mux$14973 $flatten\u_app.$eq$../hdl/demo/app.v:377$1186_Y }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6501: { $flatten\u_app.$procmux$6499_CMP $flatten\u_app.$procmux$4124_CMP $flatten\u_app.$procmux$6174_CMP $flatten\u_app.$procmux$4328_CMP $flatten\u_app.$procmux$4219_CMP $flatten\u_app.$procmux$4123_CMP $flatten\u_app.$procmux$4427_CMP $flatten\u_app.$procmux$4532_CMP $flatten\u_app.$procmux$4761_CMP $flatten\u_app.$procmux$4634_CMP $flatten\u_app.$procmux$4518_CMP $flatten\u_app.$procmux$4409_CMP $auto$opt_reduce.cc:134:opt_mux$14975 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6704: { $flatten\u_app.$procmux$6174_CMP $auto$opt_reduce.cc:134:opt_mux$14977 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6709: { $flatten\u_app.$procmux$4427_CMP $flatten\u_app.$procmux$4532_CMP $auto$opt_reduce.cc:134:opt_mux$14979 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6777: { $flatten\u_app.$procmux$4124_CMP $flatten\u_app.$procmux$4328_CMP $auto$opt_reduce.cc:134:opt_mux$14981 $auto$opt_reduce.cc:134:opt_mux$14941 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12277: $auto$opt_reduce.cc:134:opt_mux$14983
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12516: { $auto$opt_reduce.cc:134:opt_mux$14987 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12148_CMP $auto$opt_reduce.cc:134:opt_mux$14985 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12764: $auto$opt_reduce.cc:134:opt_mux$14989
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12996: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11239_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12174_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12148_CMP $auto$opt_reduce.cc:134:opt_mux$14991 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13270: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13151_CMP $auto$opt_reduce.cc:134:opt_mux$14993 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13637: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11239_CMP $auto$opt_reduce.cc:134:opt_mux$14995 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11284_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11302_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$9749: { $flatten\u_usb_cdc.\u_sie.$procmux$9371_CMP $flatten\u_usb_cdc.\u_sie.$procmux$9370_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4003: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2547_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3722_CMP $auto$opt_reduce.cc:134:opt_mux$14997 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$4019: { $auto$opt_reduce.cc:134:opt_mux$14999 $auto$opt_reduce.cc:134:opt_mux$14951 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14970: { $flatten\u_app.$procmux$5307_CMP $flatten\u_app.$procmux$5325_CMP $flatten\u_app.$procmux$5362_CMP $flatten\u_app.$procmux$5401_CMP $flatten\u_app.$procmux$5442_CMP $flatten\u_app.$procmux$5485_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14972: { $flatten\u_app.$procmux$5307_CMP $flatten\u_app.$procmux$5325_CMP $flatten\u_app.$procmux$5362_CMP $flatten\u_app.$procmux$5401_CMP $flatten\u_app.$procmux$5442_CMP $flatten\u_app.$procmux$5485_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14988: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12174_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12148_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11583_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11302_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11284_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11239_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2825_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2821_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$14990: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11583_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11302_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11284_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2825_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2821_Y }
  Optimizing cells in module \demo.
Performed a total of 27 changes.

15.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

15.10.13. Executing OPT_DFF pass (perform DFF optimizations).

15.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

15.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.10.16. Rerunning OPT passes. (Maybe there is more to do..)

15.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~221 debug messages>

15.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.10.20. Executing OPT_DFF pass (perform DFF optimizations).

15.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.10.23. Finished OPT passes. (There is nothing left to do.)

15.11. Executing FSM pass (extract and optimize FSM).

15.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking demo.u_app.state_q as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register demo.u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q.
Not marking demo.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register demo.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register demo.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register demo.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

15.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$14905
  root of input selection tree: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2870_Y
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2869_Y
  ctrl inputs: { \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2870_Y \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2869_Y }
  transition:       2'00 4'---0 ->       2'00 3'000
  transition:       2'00 4'00-1 ->       2'00 3'000
  transition:       2'00 4'0101 ->       2'01 3'010
  transition:       2'00 4'0111 ->       2'10 3'100
  transition:       2'00 4'1--1 ->       2'00 3'000
  transition:       2'10 4'---0 ->       2'10 3'101
  transition:       2'10 4'00-1 ->       2'00 3'001
  transition:       2'10 4'0101 ->       2'01 3'011
  transition:       2'10 4'0111 ->       2'10 3'101
  transition:       2'10 4'1--1 ->       2'00 3'001
  transition:       2'01 4'---0 ->       2'01 3'010
  transition:       2'01 4'00-1 ->       2'00 3'000
  transition:       2'01 4'0101 ->       2'01 3'010
  transition:       2'01 4'0111 ->       2'10 3'100
  transition:       2'01 4'1--1 ->       2'00 3'000
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14917
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12022_CMP
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12101_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12333_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12574_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12799_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13032_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13310_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13729_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14115_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14983
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:436$2702_Y
  found state code: 4'1011
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14985
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12148_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14987
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$2793_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$2788_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14989
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14991
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12174_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11239_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:530$2766_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:526$2744_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:511$2736_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13151_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$2711_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$2717_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11302_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11284_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$14995
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:458$2710_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:432$2699_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$2658_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13758_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13794_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13869_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13908_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13948_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:413$2686_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2681_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:405$2678_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:401$2675_Y
  found state code: 4'0110
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2665_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2667_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:389$2662_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:420$2695_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:378$2657_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$2658_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2814_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2821_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2825_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11239_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11284_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11302_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11583_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12148_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12174_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13151_CMP
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.out_err_q \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14115_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13948_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13908_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13869_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13794_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13758_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13729_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13310_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13032_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12799_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12574_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12333_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12101_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12022_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$2793_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$2788_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:530$2766_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:526$2744_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:511$2736_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$2717_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$2711_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:458$2710_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:436$2702_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:432$2699_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:420$2695_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:413$2686_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2681_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:405$2678_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:401$2675_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2667_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2665_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:389$2662_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:378$2657_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_mux$14985 $auto$opt_reduce.cc:134:opt_mux$14987 $auto$opt_reduce.cc:134:opt_mux$14995 $auto$opt_reduce.cc:134:opt_mux$14989 $auto$opt_reduce.cc:134:opt_mux$14991 $auto$opt_reduce.cc:134:opt_mux$14983 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13151_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12174_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12148_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11583_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11302_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11284_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11239_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2825_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2821_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2814_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$2658_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 45'------------------------------------0-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'00--------------0-------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'00--------------1-------------------1-0------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-0-----00000001-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00--000001------1------00-----------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1------1----------0-101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1------1----------1-101------ ->     4'0001 15'000000000010001
  transition:     4'0000 45'00--1----1------1---------------0---101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00--1----1------1---------------1---101------ ->     4'0010 15'000000000010010
  transition:     4'0000 45'00---1---1------1----------------0--101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00---1---1------1----------------1--101------ ->     4'0011 15'000000000010011
  transition:     4'0000 45'00----1--1------1--------------0----101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00----1--1------1--------------1----101------ ->     4'0110 15'000000000010110
  transition:     4'0000 45'00-------1------1-------1-----0-----101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1-------1-----1-----101------ ->     4'0111 15'000000000010111
  transition:     4'0000 45'00-----1-1------1------------0------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-----1-1------1------------1------101------ ->     4'1000 15'000000000011000
  transition:     4'0000 45'00------11------1-----------0-------101------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00------11------1-----------1-------101------ ->     4'1001 15'000000000011001
  transition:     4'0000 45'00-------1------1----------0--------111------ ->     4'1011 15'000000000011011
  transition:     4'0000 45'00-------1------1----------1--------111------ ->     4'1010 15'000000000011010
  transition:     4'0000 45'00--------1-----1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00---------1----1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00----------1---1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-----------1--1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00------------1-1-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'00-------------11-------------------1-1------ ->     4'0000 15'000000000010000
  transition:     4'0000 45'10----------------------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'0000 45'-1----------------------------------1-------- ->     4'0000 15'000000000010000
  transition:     4'1000 45'------------------------------------0-------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'00--------------0-------------------1-------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'00--------------1-------------------1-0------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00-0-----00000001-------------------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00-1------------1------------------01-1------ ->     4'0000 15'000001000000000
  transition:     4'1000 45'00-1------------1------------------11-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00-------1------1-------------------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'000-------1-----1-------------------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'001-------1-----1-------------------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00---------1----1--------0----------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00----------1---1--------0----------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00-----------1--1--------0----------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'00------------1-1--------0----------1-1-0---- ->     4'1000 15'000001000001000
  transition:     4'1000 45'00------------1-1--------1----------1-1-0---- ->     4'1011 15'000001000001011
  transition:     4'1000 45'00-------------11--------0----------1-1------ ->     4'1000 15'000001000001000
  transition:     4'1000 45'00-------------11--------1----------1-1------ ->     4'1011 15'000001000001011
  transition:     4'1000 45'10----------------------------------1-------- ->     4'1000 15'000001000001000
  transition:     4'1000 45'-1----------------------------------1-------- ->     4'1000 15'000001000001000
  transition:     4'0100 45'------------------------------------0-------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'00--------------0-------------------1-------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'00--------------1-------------------1-0------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-0-----00000001-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-1------------1------------------01-1------ ->     4'0000 15'000000001000000
  transition:     4'0100 45'00-1------------1------------------11-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00--------1-----1-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00---------1----1-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00----------1---1--------0----------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00-----------1--1--------0----------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000001001011
  transition:     4'0100 45'00------------1-1-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'00-------------11-------------------1-1------ ->     4'0100 15'000000001000100
  transition:     4'0100 45'10----------------------------------1-------- ->     4'0100 15'000000001000100
  transition:     4'0100 45'-1----------------------------------1-------- ->     4'0100 15'000000001000100
  transition:     4'0010 45'------------------------------------0-------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'00--------------0-------------------1-------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'00--------------1-------------------1-0------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00-0-----00000001-------------------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00-1------------1------------------01-1------ ->     4'0000 15'000100000000000
  transition:     4'0010 45'00-1------------1------------------11-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00-------1------1-------------------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00--------1-----1--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00---------1----1--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00----------1---1--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00-----------1--1--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00------------1-1-0-----------------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00------------1-1-1-----------------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'00-------------11--------0----------1-1------ ->     4'0010 15'000100000000010
  transition:     4'0010 45'00-------------11--------1----------1-1------ ->     4'1011 15'000100000001011
  transition:     4'0010 45'10----------------------------------1-------- ->     4'0010 15'000100000000010
  transition:     4'0010 45'-1----------------------------------1-------- ->     4'0010 15'000100000000010
  transition:     4'1010 45'------------------------------------0-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'00--------------0-------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'00--------------1-------------------1-0------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-0-----00000001-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000000000
  transition:     4'1010 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000001011
  transition:     4'1010 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000000001011
  transition:     4'1010 45'00--------1-----1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00---------1----1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00----------1---1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-----------1--1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00------------1-1-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'00-------------11-------------------1-1------ ->     4'1010 15'000000000001010
  transition:     4'1010 45'10----------------------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'1010 45'-1----------------------------------1-------- ->     4'1010 15'000000000001010
  transition:     4'0110 45'------------------------------------0-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------------0-------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------------1-------------------1-0------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-0-----00000001-------------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-1------------1------------------01-1------ ->     4'0000 15'010000000000000
  transition:     4'0110 45'00-1------------1------------------11-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00-------1------1-------------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00--------1-----1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00---------1----1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00---------1----1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00----------1---1---0---------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00----------1---1---1---------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-----------1--1--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00------------1-1-0-----------------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00------------1-1-1-----------------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'00-------------11--------0----------1-1------ ->     4'0110 15'010000000000110
  transition:     4'0110 45'00-------------11--------1----------1-1------ ->     4'1011 15'010000000001011
  transition:     4'0110 45'10----------------------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0110 45'-1----------------------------------1-------- ->     4'0110 15'010000000000110
  transition:     4'0001 45'------------------------------------0-------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'00--------------0-------------------1-------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'00--------------1-------------------1-0------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-0-----00000001-------------------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-1------------1------------------01-1------ ->     4'0000 15'000000100000000
  transition:     4'0001 45'00-1------------1------------------11-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00--------1-----1---------0---------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00--------1-----1---------1---------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00---------1----1--------0----------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00----------1---1----0--------------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00----------1---1----1--------------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-----------1--1--------0----------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'00------------1-1--------0----------1-1-0---- ->     4'0001 15'000000100000001
  transition:     4'0001 45'00------------1-1--------1----------1-1-0---- ->     4'1011 15'000000100001011
  transition:     4'0001 45'00-------------11--------0----------1-1------ ->     4'0001 15'000000100000001
  transition:     4'0001 45'00-------------11--------1----------1-1------ ->     4'1011 15'000000100001011
  transition:     4'0001 45'10----------------------------------1-------- ->     4'0001 15'000000100000001
  transition:     4'0001 45'-1----------------------------------1-------- ->     4'0001 15'000000100000001
  transition:     4'1001 45'------------------------------------0-------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'00--------------0-------------------1-------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'00--------------1-------------------1-0------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00-0-----00000001-------------------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00-1------------1------------------01-1------ ->     4'0000 15'000010000000000
  transition:     4'1001 45'00-1------------1------------------11-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00-------1------1-------------------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00--------1-----1------00-----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00--------1-----1------1------------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00--------1-----1-------1-----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00---------1----1--------0----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00---------1----1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00----------1---1--------0----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00-----------1--1--------0----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'00------------1-1--------0----------1-1-0---- ->     4'1001 15'000010000001001
  transition:     4'1001 45'00------------1-1--------1----------1-1-0---- ->     4'1011 15'000010000001011
  transition:     4'1001 45'00-------------11--------0----------1-1------ ->     4'1001 15'000010000001001
  transition:     4'1001 45'00-------------11--------1----------1-1------ ->     4'1011 15'000010000001011
  transition:     4'1001 45'10----------------------------------1-------- ->     4'1001 15'000010000001001
  transition:     4'1001 45'-1----------------------------------1-------- ->     4'1001 15'000010000001001
  transition:     4'0101 45'------------------------------------0-------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'00--------------0-------------------1-------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'00--------------1-------------------1-0------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-0-----00000001-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-1------------1------------------01-1------ ->     4'0000 15'000000010000000
  transition:     4'0101 45'00-1------------1------------------11-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00--------1-----1-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00---------1----1-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00----------1---1--------0----------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00----------1---1--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00-----------1--1--------0----------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'000000010001011
  transition:     4'0101 45'00------------1-1-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'00-------------11-------------------1-1------ ->     4'0101 15'000000010000101
  transition:     4'0101 45'10----------------------------------1-------- ->     4'0101 15'000000010000101
  transition:     4'0101 45'-1----------------------------------1-------- ->     4'0101 15'000000010000101
  transition:     4'0011 45'------------------------------------0-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------------0-------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------------1-------------------1-0------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-0-----00000001-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-1------------1------------------01-1------ ->     4'0000 15'100000000000000
  transition:     4'0011 45'00-1------------1------------------11-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00-------1------1-------------------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00--------1-----1--------0----------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00---------1----1-----00------------1-1------ ->     4'1011 15'100000000001011
  transition:     4'0011 45'00---------1----1-----10------------1-1------ ->     4'0101 15'100000000000101
  transition:     4'0011 45'00---------1----1------1------------1-1------ ->     4'0100 15'100000000000100
  transition:     4'0011 45'00----------1---1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-----------1--1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00------------1-1-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'00-------------11-------------------1-1------ ->     4'0011 15'100000000000011
  transition:     4'0011 45'10----------------------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'0011 45'-1----------------------------------1-------- ->     4'0011 15'100000000000011
  transition:     4'1011 45'------------------------------------0-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------------0-------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------------1-------------------1-0------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-0-----00000001-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-1------------1------------------01-1------ ->     4'0000 15'000000000100000
  transition:     4'1011 45'00-1------------1------------------11-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-------1------1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00--------1-----1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00---------1----1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00----------1---1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-----------1--1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00------------1-1-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'00-------------11-------------------1-1------ ->     4'1011 15'000000000101011
  transition:     4'1011 45'10----------------------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'1011 45'-1----------------------------------1-------- ->     4'1011 15'000000000101011
  transition:     4'0111 45'------------------------------------0-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------------0-------------------1-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------------1-------------------1-0------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-0-----00000001-------------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-1------------1------------------01-1------ ->     4'0000 15'001000000000000
  transition:     4'0111 45'00-1------------1------------------11-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00-------1------1-------------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00--------1-----1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00--------1-----1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00---------1----1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00---------1----1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00----------1---1--0----------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00----------1---1--1----------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-----------1--1--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-----------1--1--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00------------1-10------------------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00------------1-11------------------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'00-------------11--------0----------1-1------ ->     4'0111 15'001000000000111
  transition:     4'0111 45'00-------------11--------1----------1-1------ ->     4'1011 15'001000000001011
  transition:     4'0111 45'10----------------------------------1-------- ->     4'0111 15'001000000000111
  transition:     4'0111 45'-1----------------------------------1-------- ->     4'0111 15'001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14911
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_ctrl_endp.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.out_err_q
  found ctrl input: \u_usb_cdc.setup
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11208_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11545_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12022_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14602_CTRL
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:763$2847_Y
  found ctrl input: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_q
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:679$2827_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2813_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2814_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:665$2816_Y
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2648_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:278$2630_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2648_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11208_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11545_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12022_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14602_CMP [0]
  ctrl inputs: { \u_usb_cdc.setup \u_usb_cdc.u_sie.in_data_ack_q \u_usb_cdc.u_sie.out_err_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14602_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:763$2847_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:679$2827_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:665$2816_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2814_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2813_Y \u_usb_cdc.u_ctrl_endp.clk_gate \u_usb_cdc.u_ctrl_endp.in_req_q \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14602_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12022_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11545_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11208_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2648_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:278$2630_Y }
  transition:      3'000 13'---------0--- ->      3'000 9'100010000
  transition:      3'000 13'0-0------1--- ->      3'000 9'100010000
  transition:      3'000 13'1-0------1--- ->      3'010 9'100010100
  transition:      3'000 13'--1------1--- ->      3'000 9'100010000
  transition:      3'100 13'---------0--- ->      3'100 9'000111000
  transition:      3'100 13'000------1-0- ->      3'001 9'000110010
  transition:      3'100 13'010------1-0- ->      3'000 9'000110000
  transition:      3'100 13'0-0-0----1-10 ->      3'100 9'000111000
  transition:      3'100 13'0-0-0----1-11 ->      3'001 9'000110010
  transition:      3'100 13'0-0-1----1-1- ->      3'000 9'000110000
  transition:      3'100 13'1-0------1--- ->      3'010 9'000110100
  transition:      3'100 13'--1------1--- ->      3'000 9'000110000
  transition:      3'010 13'---------0--- ->      3'010 9'010010100
  transition:      3'010 13'0-0-----01--0 ->      3'001 9'010010010
  transition:      3'010 13'0-0---0011-00 ->      3'011 9'010010110
  transition:      3'010 13'0-0---1011-00 ->      3'100 9'010011000
  transition:      3'010 13'0-0----011-10 ->      3'011 9'010010110
  transition:      3'010 13'0-0----111--0 ->      3'001 9'010010010
  transition:      3'010 13'0-0------1--1 ->      3'010 9'010010100
  transition:      3'010 13'1-0------1--- ->      3'010 9'010010100
  transition:      3'010 13'--1------1--- ->      3'000 9'010010000
  transition:      3'001 13'---------0--- ->      3'001 9'000000011
  transition:      3'001 13'0-0------1--- ->      3'001 9'000000011
  transition:      3'001 13'1-0------1--- ->      3'010 9'000000101
  transition:      3'001 13'--1------1--- ->      3'001 9'000000011
  transition:      3'011 13'---------0--- ->      3'011 9'001010110
  transition:      3'011 13'0-0------1000 ->      3'100 9'001011000
  transition:      3'011 13'0-0------1001 ->      3'011 9'001010110
  transition:      3'011 13'0-0------110- ->      3'001 9'001010010
  transition:      3'011 13'0-0--0---1-10 ->      3'011 9'001010110
  transition:      3'011 13'000--1---1010 ->      3'011 9'001010110
  transition:      3'011 13'010--1---1010 ->      3'100 9'001011000
  transition:      3'011 13'0-0--1---1110 ->      3'001 9'001010010
  transition:      3'011 13'0-0------1-11 ->      3'001 9'001010010
  transition:      3'011 13'1-0------1--- ->      3'010 9'001010100
  transition:      3'011 13'--1------1--- ->      3'000 9'001010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$14871
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.clk_gate
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10033_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10034_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10035_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2127_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10037_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2125_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10039_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2124_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10006_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$10026_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2511_Y
  found state code: 4'1010
  found ctrl input: \u_usb_cdc.stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2497_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2502_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.rx_valid
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2414_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2335_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2336_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2337_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2338_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2247_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$9370_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$9371_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2262_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2124_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2125_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2127_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10006_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10026_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10033_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10034_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10035_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10037_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10039_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10434_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$10438_CMP
  ctrl inputs: { \u_usb_cdc.stall \u_usb_cdc.u_sie.u_phy_rx.rx_err $flatten\u_usb_cdc.\u_sie.$procmux$9371_CMP $flatten\u_usb_cdc.\u_sie.$procmux$9370_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2511_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2502_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2497_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2414_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2338_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2337_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2336_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2335_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2262_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2247_Y \u_usb_cdc.u_sie.clk_gate \u_usb_cdc.u_sie.rx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$10438_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10434_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10039_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10037_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10035_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10034_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10033_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10026_CMP $flatten\u_usb_cdc.\u_sie.$procmux$10006_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2127_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2125_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2124_Y }
  transition:     4'0000 16'--------------0- ->     4'0000 16'0000000010000000
  transition:     4'0000 16'-0------------10 ->     4'0000 16'0000000010000000
  transition:     4'0000 16'-0------------11 ->     4'0001 16'0000000010001000
  transition:     4'0000 16'-1------------1- ->     4'0000 16'0000000010000000
  transition:     4'1000 16'--------------0- ->     4'1000 16'0000100001000000
  transition:     4'1000 16'00---00-------1- ->     4'1001 16'0000100001001000
  transition:     4'1000 16'00---10-------1- ->     4'1010 16'0000100001010000
  transition:     4'1000 16'00----1-------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'10------------1- ->     4'0000 16'0000100000000000
  transition:     4'1000 16'-1------------1- ->     4'0000 16'0000100000000000
  transition:     4'0100 16'--------------0- ->     4'0100 16'0001000000100000
  transition:     4'0100 16'-0------------10 ->     4'0000 16'0001000000000000
  transition:     4'0100 16'-0------------11 ->     4'0101 16'0001000000101000
  transition:     4'0100 16'-1------------1- ->     4'0000 16'0001000000000000
  transition:     4'0010 16'--------------0- ->     4'0010 16'0010000000010000
  transition:     4'0010 16'-0------------10 ->     4'0000 16'0010000000000000
  transition:     4'0010 16'-0------------11 ->     4'0011 16'0010000000011000
  transition:     4'0010 16'-1------------1- ->     4'0000 16'0010000000000000
  transition:     4'1010 16'--------------0- ->     4'1010 16'0000001001010000
  transition:     4'1010 16'-0------------1- ->     4'1011 16'0000001001011000
  transition:     4'1010 16'-1------------1- ->     4'0000 16'0000001000000000
  transition:     4'0110 16'--------------0- ->     4'0110 16'0000000100110000
  transition:     4'0110 16'-0------------10 ->     4'0000 16'0000000100000000
  transition:     4'0110 16'-0------------11 ->     4'0110 16'0000000100110000
  transition:     4'0110 16'-1------------1- ->     4'0000 16'0000000100000000
  transition:     4'0001 16'--------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 16'-0-----------010 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-----------011 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-000---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-000---------111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-01----------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-01----------111 ->     4'0010 16'0000000000010001
  transition:     4'0001 16'-0-1---------110 ->     4'0000 16'0000000000000001
  transition:     4'0001 16'-0-1--------0111 ->     4'0110 16'0000000000110001
  transition:     4'0001 16'-0-1--------1111 ->     4'0100 16'0000000000100001
  transition:     4'0001 16'-1------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 16'--------------0- ->     4'1001 16'0000010001001000
  transition:     4'1001 16'-0--0---------1- ->     4'1001 16'0000010001001000
  transition:     4'1001 16'-0--1---------1- ->     4'1010 16'0000010001010000
  transition:     4'1001 16'-1------------1- ->     4'0000 16'0000010000000000
  transition:     4'0101 16'--------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-0-----0------10 ->     4'0000 16'0000000000000100
  transition:     4'0101 16'-0-----1------10 ->     4'0111 16'0000000000111100
  transition:     4'0101 16'-0------------11 ->     4'0101 16'0000000000101100
  transition:     4'0101 16'-1------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 16'--------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 16'-0---------0--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0-------001--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------0101--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------1101--10 ->     4'1000 16'0000000001000010
  transition:     4'0011 16'-0--------11--10 ->     4'0000 16'0000000000000010
  transition:     4'0011 16'-0------------11 ->     4'0110 16'0000000000110010
  transition:     4'0011 16'-1------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 16'--------------0- ->     4'1011 16'0100000001011000
  transition:     4'1011 16'-0------------1- ->     4'0000 16'0100000000000000
  transition:     4'1011 16'-1------------1- ->     4'0000 16'0100000000000000
  transition:     4'0111 16'--------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 16'-0------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 16'-1------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14815
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1691_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1673_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1675_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3031_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3456_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3580_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1676_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1709_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1703_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1724_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1725_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1712_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1720_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1671_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1711_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1715_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1708_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3580_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3456_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3031_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1675_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1673_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1671_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1676_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1691_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1703_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1708_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1709_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1711_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1712_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1715_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1720_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1724_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1725_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1673_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1675_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3031_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3456_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3580_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000001
  transition:      3'000 13'1--0--------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-0------- ->      3'000 8'00000001
  transition:      3'000 13'1--1-1------- ->      3'001 8'00001001
  transition:      3'100 13'0------------ ->      3'100 8'10100000
  transition:      3'100 13'1--0--------- ->      3'000 8'10000000
  transition:      3'100 13'1--1--------- ->      3'000 8'10000000
  transition:      3'010 13'0------------ ->      3'010 8'00010100
  transition:      3'010 13'1--0--------- ->      3'000 8'00000100
  transition:      3'010 13'1--10-0----00 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-0--01 ->      3'010 8'00010100
  transition:      3'010 13'1--10-0-1--01 ->      3'100 8'00100100
  transition:      3'010 13'1--10-0----1- ->      3'100 8'00100100
  transition:      3'010 13'10-11-0---0-- ->      3'100 8'00100100
  transition:      3'010 13'11-11-0---0-- ->      3'010 8'00010100
  transition:      3'010 13'1--11-0---1-- ->      3'011 8'00011100
  transition:      3'010 13'1--1--1------ ->      3'100 8'00100100
  transition:      3'001 13'0------------ ->      3'001 8'00001010
  transition:      3'001 13'1--0--------- ->      3'000 8'00000010
  transition:      3'001 13'1--1---00---- ->      3'001 8'00001010
  transition:      3'001 13'1--1---010--- ->      3'000 8'00000010
  transition:      3'001 13'1--1---011--- ->      3'010 8'00010010
  transition:      3'001 13'1--1---1----- ->      3'000 8'00000010
  transition:      3'011 13'0------------ ->      3'011 8'01011000
  transition:      3'011 13'1--0--------- ->      3'000 8'01000000
  transition:      3'011 13'1-01--------- ->      3'100 8'01100000
  transition:      3'011 13'1-11--------- ->      3'000 8'01000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\demo'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14824
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1633_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1611_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3722_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3807_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2547_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1641_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2547_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3807_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3722_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1611_Y
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q \u_usb_cdc.u_sie.u_phy_tx.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1633_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1641_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1611_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3722_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3807_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2547_Y }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'010- ->       2'00 6'000001
  transition:       2'00 4'110- ->       2'01 6'001001
  transition:       2'00 4'-11- ->       2'00 6'000001
  transition:       2'10 4'-0-- ->       2'10 6'010100
  transition:       2'10 4'-100 ->       2'10 6'010100
  transition:       2'10 4'0101 ->       2'11 6'011100
  transition:       2'10 4'1101 ->       2'10 6'010100
  transition:       2'10 4'-11- ->       2'10 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'001010
  transition:       2'01 4'-100 ->       2'01 6'001010
  transition:       2'01 4'0101 ->       2'00 6'000010
  transition:       2'01 4'1101 ->       2'10 6'010010
  transition:       2'01 4'-11- ->       2'01 6'001010
  transition:       2'11 4'-0-- ->       2'11 6'111000
  transition:       2'11 4'-100 ->       2'11 6'111000
  transition:       2'11 4'-101 ->       2'00 6'100000
  transition:       2'11 4'-11- ->       2'11 6'111000

15.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15045' from module `\demo'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15038' from module `\demo'.
  Merging pattern 13'1--0--------- and 13'1--1--------- from group (1 0 8'10000000).
  Merging pattern 13'1--1--------- and 13'1--0--------- from group (1 0 8'10000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15024' from module `\demo'.
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (10 0 16'0100000000000000).
  Merging pattern 16'-0------------1- and 16'-1------------1- from group (11 0 16'1000000000000000).
  Merging pattern 16'-1------------1- and 16'-0------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15016' from module `\demo'.
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14602_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$15003' from module `\demo'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14985.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14995.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14989.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14991.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_mux$14983.
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$15000' from module `\demo'.

15.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 160 unused cells and 160 unused wires.
<suppressed ~167 debug messages>

15.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$15000' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\out_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$15003' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:385$2658_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12148_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13151_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15016' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:362$2648_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14602_CMP [0].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15024' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$10006_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$10026_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15038' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15045' from module `\demo'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

15.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$15000' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$15003' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15016' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15024' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15038' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15045' from module `\demo' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

15.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$15000' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$15000 (\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q):

  Number of input signals:    4
  Number of output signals:   1
  Number of state bits:       3

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_in_fifo.out_ready_i
    1: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$logic_or$../../../usb_cdc/out_fifo.v:117$2870_Y
    2: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    3: \u_usb_cdc.u_sie.out_err_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$eq$../../../usb_cdc/out_fifo.v:117$2869_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 1'0
      1:     0 4'00-1   ->     0 1'0
      2:     0 4'1--1   ->     0 1'0
      3:     0 4'0111   ->     1 1'0
      4:     0 4'0101   ->     2 1'0
      5:     1 4'00-1   ->     0 1'1
      6:     1 4'1--1   ->     0 1'1
      7:     1 4'---0   ->     1 1'1
      8:     1 4'0111   ->     1 1'1
      9:     1 4'0101   ->     2 1'1
     10:     2 4'00-1   ->     0 1'0
     11:     2 4'1--1   ->     0 1'0
     12:     2 4'0111   ->     1 1'0
     13:     2 4'---0   ->     2 1'0
     14:     2 4'0101   ->     2 1'0

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$15003' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$15003 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   40
  Number of output signals:   8
  Number of state bits:      12

  Input signals:
    0: $auto$opt_reduce.cc:134:opt_mux$14987
    1: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    2: \u_usb_cdc.u_ctrl_endp.class_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:378$2657_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:389$2662_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2665_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:393$2667_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:401$2675_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:405$2678_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:409$2681_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:413$2686_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:420$2695_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:432$2699_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:436$2702_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:458$2710_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$2711_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$2717_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:511$2736_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:526$2744_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:530$2766_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$2788_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$2793_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12022_CMP
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12101_CMP
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12333_CMP
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12574_CMP
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12799_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13032_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13310_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13729_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13758_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13794_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13869_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13908_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13948_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14115_CMP
   37: \u_usb_cdc.u_sie.data_q [15]
   38: \u_usb_cdc.u_sie.out_err_q
   39: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2814_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2821_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:681$2825_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11239_CMP
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11284_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11302_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11583_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12174_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 40'00--------------1-------------------1-0-   ->     0 8'00000000
      1:     0 40'00-1------------1------------------01-1-   ->     0 8'00000000
      2:     0 40'00-0-----00000001-------------------1-1-   ->     0 8'00000000
      3:     0 40'00-------------11-------------------1-1-   ->     0 8'00000000
      4:     0 40'00------------1-1-------------------1-1-   ->     0 8'00000000
      5:     0 40'00-----------1--1-------------------1-1-   ->     0 8'00000000
      6:     0 40'00----------1---1-------------------1-1-   ->     0 8'00000000
      7:     0 40'00---------1----1-------------------1-1-   ->     0 8'00000000
      8:     0 40'00--------1-----1-------------------1-1-   ->     0 8'00000000
      9:     0 40'------------------------------------0---   ->     0 8'00000000
     10:     0 40'00--------------0-------------------1---   ->     0 8'00000000
     11:     0 40'10----------------------------------1---   ->     0 8'00000000
     12:     0 40'-1----------------------------------1---   ->     0 8'00000000
     13:     0 40'00-----1-1------1------------1------101-   ->     1 8'00000000
     14:     0 40'00--1----1------1---------------1---101-   ->     3 8'00000000
     15:     0 40'00-------1------1----------1--------111-   ->     4 8'00000000
     16:     0 40'00----1--1------1--------------1----101-   ->     5 8'00000000
     17:     0 40'00-------1------1------1----------1-101-   ->     6 8'00000000
     18:     0 40'00------11------1-----------1-------101-   ->     7 8'00000000
     19:     0 40'00---1---1------1----------------1--101-   ->     9 8'00000000
     20:     0 40'00-------1------1------1----------0-101-   ->    10 8'00000000
     21:     0 40'00---1---1------1----------------0--101-   ->    10 8'00000000
     22:     0 40'00--1----1------1---------------0---101-   ->    10 8'00000000
     23:     0 40'00----1--1------1--------------0----101-   ->    10 8'00000000
     24:     0 40'00-------1------1-------1-----0-----101-   ->    10 8'00000000
     25:     0 40'00-----1-1------1------------0------101-   ->    10 8'00000000
     26:     0 40'00------11------1-----------0-------101-   ->    10 8'00000000
     27:     0 40'00--000001------1------00-----------101-   ->    10 8'00000000
     28:     0 40'00-------1------1----------0--------111-   ->    10 8'00000000
     29:     0 40'00-1------------1------------------11-1-   ->    10 8'00000000
     30:     0 40'00-------1------1-------1-----1-----101-   ->    11 8'00000000
     31:     1 40'00-1------------1------------------01-1-   ->     0 8'00010000
     32:     1 40'00------------1-1--------0----------1-10   ->     1 8'00010000
     33:     1 40'00--------------1-------------------1-0-   ->     1 8'00010000
     34:     1 40'00-------------11--------0----------1-1-   ->     1 8'00010000
     35:     1 40'00-----------1--1--------0----------1-1-   ->     1 8'00010000
     36:     1 40'00----------1---1--------0----------1-1-   ->     1 8'00010000
     37:     1 40'00---------1----1--------0----------1-1-   ->     1 8'00010000
     38:     1 40'00-0-----00000001-------------------1-1-   ->     1 8'00010000
     39:     1 40'000-------1-----1-------------------1-1-   ->     1 8'00010000
     40:     1 40'------------------------------------0---   ->     1 8'00010000
     41:     1 40'00--------------0-------------------1---   ->     1 8'00010000
     42:     1 40'10----------------------------------1---   ->     1 8'00010000
     43:     1 40'-1----------------------------------1---   ->     1 8'00010000
     44:     1 40'00------------1-1--------1----------1-10   ->    10 8'00010000
     45:     1 40'00-1------------1------------------11-1-   ->    10 8'00010000
     46:     1 40'00-------------11--------1----------1-1-   ->    10 8'00010000
     47:     1 40'00-----------1--1--------1----------1-1-   ->    10 8'00010000
     48:     1 40'00----------1---1--------1----------1-1-   ->    10 8'00010000
     49:     1 40'00---------1----1--------1----------1-1-   ->    10 8'00010000
     50:     1 40'001-------1-----1-------------------1-1-   ->    10 8'00010000
     51:     1 40'00-------1------1-------------------1-1-   ->    10 8'00010000
     52:     2 40'00-1------------1------------------01-1-   ->     0 8'00000010
     53:     2 40'00--------------1-------------------1-0-   ->     2 8'00000010
     54:     2 40'00-----------1--1--------0----------1-1-   ->     2 8'00000010
     55:     2 40'00----------1---1--------0----------1-1-   ->     2 8'00000010
     56:     2 40'00-0-----00000001-------------------1-1-   ->     2 8'00000010
     57:     2 40'00-------------11-------------------1-1-   ->     2 8'00000010
     58:     2 40'00------------1-1-------------------1-1-   ->     2 8'00000010
     59:     2 40'00---------1----1-------------------1-1-   ->     2 8'00000010
     60:     2 40'00--------1-----1-------------------1-1-   ->     2 8'00000010
     61:     2 40'------------------------------------0---   ->     2 8'00000010
     62:     2 40'00--------------0-------------------1---   ->     2 8'00000010
     63:     2 40'10----------------------------------1---   ->     2 8'00000010
     64:     2 40'-1----------------------------------1---   ->     2 8'00000010
     65:     2 40'00-1------------1------------------11-1-   ->    10 8'00000010
     66:     2 40'00-----------1--1--------1----------1-1-   ->    10 8'00000010
     67:     2 40'00----------1---1--------1----------1-1-   ->    10 8'00000010
     68:     2 40'00-------1------1-------------------1-1-   ->    10 8'00000010
     69:     3 40'00-1------------1------------------01-1-   ->     0 8'01000000
     70:     3 40'00--------------1-------------------1-0-   ->     3 8'01000000
     71:     3 40'00-------------11--------0----------1-1-   ->     3 8'01000000
     72:     3 40'00-----------1--1--------0----------1-1-   ->     3 8'01000000
     73:     3 40'00----------1---1--------0----------1-1-   ->     3 8'01000000
     74:     3 40'00---------1----1--------0----------1-1-   ->     3 8'01000000
     75:     3 40'00--------1-----1--------0----------1-1-   ->     3 8'01000000
     76:     3 40'00------------1-1-0-----------------1-1-   ->     3 8'01000000
     77:     3 40'00-0-----00000001-------------------1-1-   ->     3 8'01000000
     78:     3 40'------------------------------------0---   ->     3 8'01000000
     79:     3 40'00--------------0-------------------1---   ->     3 8'01000000
     80:     3 40'10----------------------------------1---   ->     3 8'01000000
     81:     3 40'-1----------------------------------1---   ->     3 8'01000000
     82:     3 40'00-1------------1------------------11-1-   ->    10 8'01000000
     83:     3 40'00-------------11--------1----------1-1-   ->    10 8'01000000
     84:     3 40'00-----------1--1--------1----------1-1-   ->    10 8'01000000
     85:     3 40'00----------1---1--------1----------1-1-   ->    10 8'01000000
     86:     3 40'00---------1----1--------1----------1-1-   ->    10 8'01000000
     87:     3 40'00--------1-----1--------1----------1-1-   ->    10 8'01000000
     88:     3 40'00------------1-1-1-----------------1-1-   ->    10 8'01000000
     89:     3 40'00-------1------1-------------------1-1-   ->    10 8'01000000
     90:     4 40'00-1------------1------------------01-1-   ->     0 8'00000000
     91:     4 40'00--------------1-------------------1-0-   ->     4 8'00000000
     92:     4 40'00-0-----00000001-------------------1-1-   ->     4 8'00000000
     93:     4 40'00-------------11-------------------1-1-   ->     4 8'00000000
     94:     4 40'00------------1-1-------------------1-1-   ->     4 8'00000000
     95:     4 40'00-----------1--1-------------------1-1-   ->     4 8'00000000
     96:     4 40'00----------1---1-------------------1-1-   ->     4 8'00000000
     97:     4 40'00---------1----1-------------------1-1-   ->     4 8'00000000
     98:     4 40'00--------1-----1-------------------1-1-   ->     4 8'00000000
     99:     4 40'------------------------------------0---   ->     4 8'00000000
    100:     4 40'00--------------0-------------------1---   ->     4 8'00000000
    101:     4 40'10----------------------------------1---   ->     4 8'00000000
    102:     4 40'-1----------------------------------1---   ->     4 8'00000000
    103:     4 40'00-1------------1------------------11-1-   ->    10 8'00000000
    104:     4 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    105:     5 40'00-1------------1------------------01-1-   ->     0 8'10000000
    106:     5 40'00--------------1-------------------1-0-   ->     5 8'10000000
    107:     5 40'00-------------11--------0----------1-1-   ->     5 8'10000000
    108:     5 40'00-----------1--1--------0----------1-1-   ->     5 8'10000000
    109:     5 40'00---------1----1--------0----------1-1-   ->     5 8'10000000
    110:     5 40'00--------1-----1--------0----------1-1-   ->     5 8'10000000
    111:     5 40'00----------1---1---1---------------1-1-   ->     5 8'10000000
    112:     5 40'00------------1-1-0-----------------1-1-   ->     5 8'10000000
    113:     5 40'00-0-----00000001-------------------1-1-   ->     5 8'10000000
    114:     5 40'------------------------------------0---   ->     5 8'10000000
    115:     5 40'00--------------0-------------------1---   ->     5 8'10000000
    116:     5 40'10----------------------------------1---   ->     5 8'10000000
    117:     5 40'-1----------------------------------1---   ->     5 8'10000000
    118:     5 40'00-1------------1------------------11-1-   ->    10 8'10000000
    119:     5 40'00-------------11--------1----------1-1-   ->    10 8'10000000
    120:     5 40'00-----------1--1--------1----------1-1-   ->    10 8'10000000
    121:     5 40'00---------1----1--------1----------1-1-   ->    10 8'10000000
    122:     5 40'00--------1-----1--------1----------1-1-   ->    10 8'10000000
    123:     5 40'00----------1---1---0---------------1-1-   ->    10 8'10000000
    124:     5 40'00------------1-1-1-----------------1-1-   ->    10 8'10000000
    125:     5 40'00-------1------1-------------------1-1-   ->    10 8'10000000
    126:     6 40'00-1------------1------------------01-1-   ->     0 8'00001000
    127:     6 40'00------------1-1--------0----------1-10   ->     6 8'00001000
    128:     6 40'00--------------1-------------------1-0-   ->     6 8'00001000
    129:     6 40'00--------1-----1---------1---------1-1-   ->     6 8'00001000
    130:     6 40'00-------------11--------0----------1-1-   ->     6 8'00001000
    131:     6 40'00-----------1--1--------0----------1-1-   ->     6 8'00001000
    132:     6 40'00---------1----1--------0----------1-1-   ->     6 8'00001000
    133:     6 40'00----------1---1----1--------------1-1-   ->     6 8'00001000
    134:     6 40'00-0-----00000001-------------------1-1-   ->     6 8'00001000
    135:     6 40'------------------------------------0---   ->     6 8'00001000
    136:     6 40'00--------------0-------------------1---   ->     6 8'00001000
    137:     6 40'10----------------------------------1---   ->     6 8'00001000
    138:     6 40'-1----------------------------------1---   ->     6 8'00001000
    139:     6 40'00------------1-1--------1----------1-10   ->    10 8'00001000
    140:     6 40'00-1------------1------------------11-1-   ->    10 8'00001000
    141:     6 40'00--------1-----1---------0---------1-1-   ->    10 8'00001000
    142:     6 40'00-------------11--------1----------1-1-   ->    10 8'00001000
    143:     6 40'00-----------1--1--------1----------1-1-   ->    10 8'00001000
    144:     6 40'00---------1----1--------1----------1-1-   ->    10 8'00001000
    145:     6 40'00----------1---1----0--------------1-1-   ->    10 8'00001000
    146:     6 40'00-------1------1-------------------1-1-   ->    10 8'00001000
    147:     7 40'00-1------------1------------------01-1-   ->     0 8'00100000
    148:     7 40'00------------1-1--------0----------1-10   ->     7 8'00100000
    149:     7 40'00--------------1-------------------1-0-   ->     7 8'00100000
    150:     7 40'00-------------11--------0----------1-1-   ->     7 8'00100000
    151:     7 40'00-----------1--1--------0----------1-1-   ->     7 8'00100000
    152:     7 40'00----------1---1--------0----------1-1-   ->     7 8'00100000
    153:     7 40'00---------1----1--------0----------1-1-   ->     7 8'00100000
    154:     7 40'00--------1-----1-------1-----------1-1-   ->     7 8'00100000
    155:     7 40'00--------1-----1------1------------1-1-   ->     7 8'00100000
    156:     7 40'00-0-----00000001-------------------1-1-   ->     7 8'00100000
    157:     7 40'------------------------------------0---   ->     7 8'00100000
    158:     7 40'00--------------0-------------------1---   ->     7 8'00100000
    159:     7 40'10----------------------------------1---   ->     7 8'00100000
    160:     7 40'-1----------------------------------1---   ->     7 8'00100000
    161:     7 40'00------------1-1--------1----------1-10   ->    10 8'00100000
    162:     7 40'00-1------------1------------------11-1-   ->    10 8'00100000
    163:     7 40'00-------------11--------1----------1-1-   ->    10 8'00100000
    164:     7 40'00-----------1--1--------1----------1-1-   ->    10 8'00100000
    165:     7 40'00----------1---1--------1----------1-1-   ->    10 8'00100000
    166:     7 40'00---------1----1--------1----------1-1-   ->    10 8'00100000
    167:     7 40'00--------1-----1------00-----------1-1-   ->    10 8'00100000
    168:     7 40'00-------1------1-------------------1-1-   ->    10 8'00100000
    169:     8 40'00-1------------1------------------01-1-   ->     0 8'00000100
    170:     8 40'00--------------1-------------------1-0-   ->     8 8'00000100
    171:     8 40'00-----------1--1--------0----------1-1-   ->     8 8'00000100
    172:     8 40'00----------1---1--------0----------1-1-   ->     8 8'00000100
    173:     8 40'00-0-----00000001-------------------1-1-   ->     8 8'00000100
    174:     8 40'00-------------11-------------------1-1-   ->     8 8'00000100
    175:     8 40'00------------1-1-------------------1-1-   ->     8 8'00000100
    176:     8 40'00---------1----1-------------------1-1-   ->     8 8'00000100
    177:     8 40'00--------1-----1-------------------1-1-   ->     8 8'00000100
    178:     8 40'------------------------------------0---   ->     8 8'00000100
    179:     8 40'00--------------0-------------------1---   ->     8 8'00000100
    180:     8 40'10----------------------------------1---   ->     8 8'00000100
    181:     8 40'-1----------------------------------1---   ->     8 8'00000100
    182:     8 40'00-1------------1------------------11-1-   ->    10 8'00000100
    183:     8 40'00-----------1--1--------1----------1-1-   ->    10 8'00000100
    184:     8 40'00----------1---1--------1----------1-1-   ->    10 8'00000100
    185:     8 40'00-------1------1-------------------1-1-   ->    10 8'00000100
    186:     9 40'00-1------------1------------------01-1-   ->     0 8'00000000
    187:     9 40'00---------1----1------1------------1-1-   ->     2 8'00000000
    188:     9 40'00---------1----1-----10------------1-1-   ->     8 8'00000000
    189:     9 40'00--------------1-------------------1-0-   ->     9 8'00000000
    190:     9 40'00--------1-----1--------0----------1-1-   ->     9 8'00000000
    191:     9 40'00-0-----00000001-------------------1-1-   ->     9 8'00000000
    192:     9 40'00-------------11-------------------1-1-   ->     9 8'00000000
    193:     9 40'00------------1-1-------------------1-1-   ->     9 8'00000000
    194:     9 40'00-----------1--1-------------------1-1-   ->     9 8'00000000
    195:     9 40'00----------1---1-------------------1-1-   ->     9 8'00000000
    196:     9 40'------------------------------------0---   ->     9 8'00000000
    197:     9 40'00--------------0-------------------1---   ->     9 8'00000000
    198:     9 40'10----------------------------------1---   ->     9 8'00000000
    199:     9 40'-1----------------------------------1---   ->     9 8'00000000
    200:     9 40'00-1------------1------------------11-1-   ->    10 8'00000000
    201:     9 40'00--------1-----1--------1----------1-1-   ->    10 8'00000000
    202:     9 40'00---------1----1-----00------------1-1-   ->    10 8'00000000
    203:     9 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    204:    10 40'00-1------------1------------------01-1-   ->     0 8'00000001
    205:    10 40'00--------------1-------------------1-0-   ->    10 8'00000001
    206:    10 40'00-1------------1------------------11-1-   ->    10 8'00000001
    207:    10 40'00-0-----00000001-------------------1-1-   ->    10 8'00000001
    208:    10 40'00-------------11-------------------1-1-   ->    10 8'00000001
    209:    10 40'00------------1-1-------------------1-1-   ->    10 8'00000001
    210:    10 40'00-----------1--1-------------------1-1-   ->    10 8'00000001
    211:    10 40'00----------1---1-------------------1-1-   ->    10 8'00000001
    212:    10 40'00---------1----1-------------------1-1-   ->    10 8'00000001
    213:    10 40'00--------1-----1-------------------1-1-   ->    10 8'00000001
    214:    10 40'00-------1------1-------------------1-1-   ->    10 8'00000001
    215:    10 40'------------------------------------0---   ->    10 8'00000001
    216:    10 40'00--------------0-------------------1---   ->    10 8'00000001
    217:    10 40'10----------------------------------1---   ->    10 8'00000001
    218:    10 40'-1----------------------------------1---   ->    10 8'00000001
    219:    11 40'00-1------------1------------------01-1-   ->     0 8'00000000
    220:    11 40'00-1------------1------------------11-1-   ->    10 8'00000000
    221:    11 40'00-------------11--------1----------1-1-   ->    10 8'00000000
    222:    11 40'00-----------1--1--------1----------1-1-   ->    10 8'00000000
    223:    11 40'00---------1----1--------1----------1-1-   ->    10 8'00000000
    224:    11 40'00--------1-----1--------1----------1-1-   ->    10 8'00000000
    225:    11 40'00----------1---1--0----------------1-1-   ->    10 8'00000000
    226:    11 40'00------------1-11------------------1-1-   ->    10 8'00000000
    227:    11 40'00-------1------1-------------------1-1-   ->    10 8'00000000
    228:    11 40'00--------------1-------------------1-0-   ->    11 8'00000000
    229:    11 40'00-------------11--------0----------1-1-   ->    11 8'00000000
    230:    11 40'00-----------1--1--------0----------1-1-   ->    11 8'00000000
    231:    11 40'00---------1----1--------0----------1-1-   ->    11 8'00000000
    232:    11 40'00--------1-----1--------0----------1-1-   ->    11 8'00000000
    233:    11 40'00----------1---1--1----------------1-1-   ->    11 8'00000000
    234:    11 40'00------------1-10------------------1-1-   ->    11 8'00000000
    235:    11 40'00-0-----00000001-------------------1-1-   ->    11 8'00000000
    236:    11 40'------------------------------------0---   ->    11 8'00000000
    237:    11 40'00--------------0-------------------1---   ->    11 8'00000000
    238:    11 40'10----------------------------------1---   ->    11 8'00000000
    239:    11 40'-1----------------------------------1---   ->    11 8'00000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15016' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$15016 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   12
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \u_usb_cdc.u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_dir_q
    2: \u_usb_cdc.u_ctrl_endp.in_req_q
    3: \u_usb_cdc.u_ctrl_endp.clk_gate
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2813_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:660$2814_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:665$2816_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:679$2827_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:763$2847_Y
    9: \u_usb_cdc.u_sie.out_err_q
   10: \u_usb_cdc.u_sie.in_data_ack_q
   11: \u_usb_cdc.setup

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:278$2630_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11208_CMP
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11545_CMP
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12022_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'--------0---   ->     0 4'0000
      1:     0 12'0-0-----1---   ->     0 4'0000
      2:     0 12'--1-----1---   ->     0 4'0000
      3:     0 12'1-0-----1---   ->     2 4'0000
      4:     1 12'010-----1-0-   ->     0 4'0010
      5:     1 12'0-01----1-1-   ->     0 4'0010
      6:     1 12'--1-----1---   ->     0 4'0010
      7:     1 12'0-00----1-10   ->     1 4'0010
      8:     1 12'--------0---   ->     1 4'0010
      9:     1 12'1-0-----1---   ->     2 4'0010
     10:     1 12'0-00----1-11   ->     3 4'0010
     11:     1 12'000-----1-0-   ->     3 4'0010
     12:     2 12'--1-----1---   ->     0 4'1000
     13:     2 12'0-0--1011-00   ->     1 4'1000
     14:     2 12'0-0-----1--1   ->     2 4'1000
     15:     2 12'--------0---   ->     2 4'1000
     16:     2 12'1-0-----1---   ->     2 4'1000
     17:     2 12'0-0----01--0   ->     3 4'1000
     18:     2 12'0-0---111--0   ->     3 4'1000
     19:     2 12'0-0--0011-00   ->     4 4'1000
     20:     2 12'0-0---011-10   ->     4 4'1000
     21:     3 12'1-0-----1---   ->     2 4'0001
     22:     3 12'--------0---   ->     3 4'0001
     23:     3 12'0-0-----1---   ->     3 4'0001
     24:     3 12'--1-----1---   ->     3 4'0001
     25:     4 12'--1-----1---   ->     0 4'0100
     26:     4 12'0-0-----1000   ->     1 4'0100
     27:     4 12'010-1---1010   ->     1 4'0100
     28:     4 12'1-0-----1---   ->     2 4'0100
     29:     4 12'0-0-1---1110   ->     3 4'0100
     30:     4 12'0-0-----1-11   ->     3 4'0100
     31:     4 12'0-0-----110-   ->     3 4'0100
     32:     4 12'000-1---1010   ->     4 4'0100
     33:     4 12'0-0-0---1-10   ->     4 4'0100
     34:     4 12'0-0-----1001   ->     4 4'0100
     35:     4 12'--------0---   ->     4 4'0100

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15024' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$15024 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   16
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.rx_valid
    1: \u_usb_cdc.u_sie.clk_gate
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:356$2247_Y
    3: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:368$2262_Y
    4: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:416$2335_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2336_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:422$2337_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:423$2338_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:450$2414_Y
    9: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:485$2497_Y
   10: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:501$2502_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:516$2511_Y
   12: $flatten\u_usb_cdc.\u_sie.$procmux$9370_CMP
   13: $flatten\u_usb_cdc.\u_sie.$procmux$9371_CMP
   14: \u_usb_cdc.u_sie.u_phy_rx.rx_err
   15: \u_usb_cdc.stall

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2124_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:258$2125_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:259$2127_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$10033_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$10034_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$10035_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$10037_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$10039_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$10434_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$10438_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 16'-0------------10   ->     0 10'0000000000
      1:     0 16'--------------0-   ->     0 10'0000000000
      2:     0 16'-1------------1-   ->     0 10'0000000000
      3:     0 16'-0------------11   ->     6 10'0000000000
      4:     1 16'00----1-------1-   ->     0 10'0000100000
      5:     1 16'10------------1-   ->     0 10'0000100000
      6:     1 16'-1------------1-   ->     0 10'0000100000
      7:     1 16'--------------0-   ->     1 10'0000100000
      8:     1 16'00---10-------1-   ->     4 10'0000100000
      9:     1 16'00---00-------1-   ->     7 10'0000100000
     10:     2 16'-0------------10   ->     0 10'0001000000
     11:     2 16'-1------------1-   ->     0 10'0001000000
     12:     2 16'--------------0-   ->     2 10'0001000000
     13:     2 16'-0------------11   ->     8 10'0001000000
     14:     3 16'-0------------10   ->     0 10'0010000000
     15:     3 16'-1------------1-   ->     0 10'0010000000
     16:     3 16'--------------0-   ->     3 10'0010000000
     17:     3 16'-0------------11   ->     9 10'0010000000
     18:     4 16'-1------------1-   ->     0 10'0000001000
     19:     4 16'--------------0-   ->     4 10'0000001000
     20:     4 16'-0------------1-   ->    10 10'0000001000
     21:     5 16'-0------------10   ->     0 10'0000000000
     22:     5 16'-1------------1-   ->     0 10'0000000000
     23:     5 16'-0------------11   ->     5 10'0000000000
     24:     5 16'--------------0-   ->     5 10'0000000000
     25:     6 16'-0-----------010   ->     0 10'0000000001
     26:     6 16'-000---------110   ->     0 10'0000000001
     27:     6 16'-0-1---------110   ->     0 10'0000000001
     28:     6 16'-01----------110   ->     0 10'0000000001
     29:     6 16'-1------------1-   ->     0 10'0000000001
     30:     6 16'-0-1--------1111   ->     2 10'0000000001
     31:     6 16'-01----------111   ->     3 10'0000000001
     32:     6 16'-0-----------011   ->     5 10'0000000001
     33:     6 16'-0-1--------0111   ->     5 10'0000000001
     34:     6 16'-000---------111   ->     5 10'0000000001
     35:     6 16'--------------0-   ->     6 10'0000000001
     36:     7 16'-1------------1-   ->     0 10'0000010000
     37:     7 16'-0--1---------1-   ->     4 10'0000010000
     38:     7 16'--------------0-   ->     7 10'0000010000
     39:     7 16'-0--0---------1-   ->     7 10'0000010000
     40:     8 16'-0-----0------10   ->     0 10'0000000100
     41:     8 16'-1------------1-   ->     0 10'0000000100
     42:     8 16'-0------------11   ->     8 10'0000000100
     43:     8 16'--------------0-   ->     8 10'0000000100
     44:     8 16'-0-----1------10   ->    11 10'0000000100
     45:     9 16'-0---------0--10   ->     0 10'0000000010
     46:     9 16'-0-------001--10   ->     0 10'0000000010
     47:     9 16'-0------0101--10   ->     0 10'0000000010
     48:     9 16'-0--------11--10   ->     0 10'0000000010
     49:     9 16'-1------------1-   ->     0 10'0000000010
     50:     9 16'-0------1101--10   ->     1 10'0000000010
     51:     9 16'-0------------11   ->     5 10'0000000010
     52:     9 16'--------------0-   ->     9 10'0000000010
     53:    10 16'--------------1-   ->     0 10'0100000000
     54:    10 16'--------------0-   ->    10 10'0100000000
     55:    11 16'--------------1-   ->     0 10'1000000000
     56:    11 16'--------------0-   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15038' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15038 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:249$1725_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:246$1724_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:238$1720_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:219$1715_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:218$1712_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:215$1711_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:215$1709_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:210$1708_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:191$1703_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$and$../../../usb_cdc/phy_rx.v:163$1691_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1676_Y
   11: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:137$1671_Y
   12: \u_usb_cdc.u_sie.u_phy_rx.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3580_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3456_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3031_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1675_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:138$1673_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'1--1-0-------   ->     0 5'00001
      1:     0 13'1--0---------   ->     0 5'00001
      2:     0 13'0------------   ->     0 5'00001
      3:     0 13'1--1-1-------   ->     3 5'00001
      4:     1 13'1------------   ->     0 5'10000
      5:     1 13'0------------   ->     1 5'10000
      6:     2 13'1--0---------   ->     0 5'00100
      7:     2 13'1--10-0-1--01   ->     1 5'00100
      8:     2 13'1--10-0----1-   ->     1 5'00100
      9:     2 13'10-11-0---0--   ->     1 5'00100
     10:     2 13'1--1--1------   ->     1 5'00100
     11:     2 13'1--10-0----00   ->     2 5'00100
     12:     2 13'1--10-0-0--01   ->     2 5'00100
     13:     2 13'11-11-0---0--   ->     2 5'00100
     14:     2 13'0------------   ->     2 5'00100
     15:     2 13'1--11-0---1--   ->     4 5'00100
     16:     3 13'1--1---010---   ->     0 5'00010
     17:     3 13'1--1---1-----   ->     0 5'00010
     18:     3 13'1--0---------   ->     0 5'00010
     19:     3 13'1--1---011---   ->     2 5'00010
     20:     3 13'1--1---00----   ->     3 5'00010
     21:     3 13'0------------   ->     3 5'00010
     22:     4 13'1--0---------   ->     0 5'01000
     23:     4 13'1-11---------   ->     0 5'01000
     24:     4 13'1-01---------   ->     1 5'01000
     25:     4 13'0------------   ->     4 5'01000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15045' from module `demo':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15045 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:140$1641_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:116$1633_Y
    2: \u_usb_cdc.u_sie.u_phy_tx.clk_gate
    3: \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:550$2547_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3807_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3722_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:66$1611_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'010-   ->     0 4'0001
      1:     0 4'-11-   ->     0 4'0001
      2:     0 4'-0--   ->     0 4'0001
      3:     0 4'110-   ->     2 4'0001
      4:     1 4'-100   ->     1 4'0100
      5:     1 4'1101   ->     1 4'0100
      6:     1 4'-11-   ->     1 4'0100
      7:     1 4'-0--   ->     1 4'0100
      8:     1 4'0101   ->     3 4'0100
      9:     2 4'0101   ->     0 4'0010
     10:     2 4'1101   ->     1 4'0010
     11:     2 4'-100   ->     2 4'0010
     12:     2 4'-11-   ->     2 4'0010
     13:     2 4'-0--   ->     2 4'0010
     14:     3 4'-101   ->     0 4'1000
     15:     3 4'-100   ->     3 4'1000
     16:     3 4'-11-   ->     3 4'1000
     17:     3 4'-0--   ->     3 4'1000

-------------------------------------

15.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_bulk_endp.u_out_fifo.out_state_q$15000' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$15003' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$15016' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$15024' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$15038' from module `\demo'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$15045' from module `\demo'.

15.12. Executing OPT pass (performing simple optimizations).

15.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~43 debug messages>

15.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~474 debug messages>
Removed a total of 158 cells.

15.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~213 debug messages>

15.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14829 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_i, Q = \u_usb_cdc.u_sie.u_phy_tx.tx_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14828 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14827 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14826 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$14825 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14820 ($adff) from module demo (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14819 ($adff) from module demo (D = 1'1, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14818 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3641_Y [5] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3641_Y [2] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [5] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [2] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14818 ($adff) from module demo (D = { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3641_Y [17:6] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3641_Y [4:3] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3641_Y [1:0] }, Q = { \u_usb_cdc.u_sie.u_phy_rx.cnt_q [17:6] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [4:3] \u_usb_cdc.u_sie.u_phy_rx.cnt_q [1:0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14817 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3649_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14816 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$not$../../../usb_cdc/phy_rx.v:221$1716_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_rq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14814 ($adff) from module demo (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14813 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$14812 ($adff) from module demo (D = \u_usb_cdc.u_sie.u_phy_rx.data_d, Q = \u_usb_cdc.u_sie.u_phy_rx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14883 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\in_data_ack_q[0:0], Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14882 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_eop_q[0:0], Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14881 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\out_err_q[0:0], Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14880 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$0\delay_cnt_q[4:0], Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14879 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\in_byte_d[3:0], Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14878 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.dataout_toggle_d [1] }, Q = \u_usb_cdc.u_sie.dataout_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14878 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.dataout_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$16379 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14877 ($adff) from module demo (D = { 14'00000000000000 \u_usb_cdc.u_sie.datain_toggle_d [1] }, Q = \u_usb_cdc.u_sie.datain_toggle_q [15:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14877 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.datain_toggle_q [0]).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$16404 ($adffe) from module demo.
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14876 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14874 ($adff) from module demo (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14873 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_sie.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14872 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$14870 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14921 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14807_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14920 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14919 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.addr_q, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14918 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0], Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14916 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [9:8], Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14915 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [13], Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14914 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [15], Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14913 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_ctrl_endp.$5\max_length_d[6:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14912 ($adff) from module demo (D = \u_usb_cdc.u_ctrl_endp.byte_cnt_d, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$14910 ($adff) from module demo (D = \u_usb_cdc.u_sie.data_q [14:8], Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$14909 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$14908 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$14907 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$14906 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$2882_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$14904 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11005_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.genblk1.u_gtex4_async_data.out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$14902 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$0\delay_out_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.delay_out_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$14901 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2898_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_full_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procdff$14900 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11029_Y, Q = \u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$14898 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$14895 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10976_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$14894 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$14890 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10931_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$14888 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$0\delay_in_cnt_q[1:0], Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.delay_in_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$14887 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10958_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$14886 ($adff) from module demo (D = $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$2987_Y, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procdff$14884 ($adff) from module demo (D = \u_usb_cdc.u_bulk_endp.u_in_fifo.app_in_data_i, Q = \u_usb_cdc.u_bulk_endp.u_in_fifo.genblk1.u_gtex4_async_data.in_data_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$14866 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_rom.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_rom.$procdff$14865 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_rom.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$14868 ($dff) from module demo (D = \u_app.mem_addr_q [0], Q = \u_app.u_ram.u_8bit.byte_addr_q).
Adding EN signal on $flatten\u_app.\u_ram.$procdff$14867 ($dff) from module demo (D = \u_app.mem_addr_q [9], Q = \u_app.u_ram.u_multi_bank.block_addr_q).
Adding EN signal on $flatten\u_app.$procdff$14862 ($adff) from module demo (D = \u_app.mem_addr_d [7:0], Q = \u_app.mem_addr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$14862 ($adff) from module demo (D = \u_app.mem_addr_d [15:8], Q = \u_app.mem_addr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$14862 ($adff) from module demo (D = \u_app.mem_addr_d [23:16], Q = \u_app.mem_addr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$14861 ($adff) from module demo (D = \u_app.mem_valid_d, Q = \u_app.mem_valid_q).
Adding EN signal on $flatten\u_app.$procdff$14859 ($adff) from module demo (D = \u_app.out_data_q, Q = \u_app.wait_q).
Adding EN signal on $flatten\u_app.$procdff$14858 ($adff) from module demo (D = \u_app.lfsr_d [7:0], Q = \u_app.lfsr_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$14858 ($adff) from module demo (D = \u_app.lfsr_d [15:8], Q = \u_app.lfsr_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$14858 ($adff) from module demo (D = \u_app.lfsr_d [23:16], Q = \u_app.lfsr_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$14857 ($adff) from module demo (D = \u_app.crc32_d, Q = \u_app.crc32_q).
Adding EN signal on $flatten\u_app.$procdff$14856 ($adff) from module demo (D = \u_app.out_data_q, Q = \u_app.cmd_q).
Adding EN signal on $flatten\u_app.$procdff$14855 ($adff) from module demo (D = $flatten\u_app.$0\out_valid_q[0:0], Q = \u_app.out_valid_q).
Adding EN signal on $flatten\u_app.$procdff$14854 ($adff) from module demo (D = \u_app.out_data_i, Q = \u_app.out_data_q).
Adding EN signal on $flatten\u_app.$procdff$14853 ($adff) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$14853 ($adff) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$14853 ($adff) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $flatten\u_app.$procdff$14852 ($adff) from module demo (D = \u_app.state_d, Q = \u_app.state_q).

15.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 144 unused cells and 357 unused wires.
<suppressed ~165 debug messages>

15.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~27 debug messages>

15.12.9. Rerunning OPT passes. (Maybe there is more to do..)

15.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~185 debug messages>

15.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~264 debug messages>
Removed a total of 88 cells.

15.12.13. Executing OPT_DFF pass (perform DFF optimizations).

15.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 88 unused wires.
<suppressed ~1 debug messages>

15.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.12.16. Rerunning OPT passes. (Maybe there is more to do..)

15.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~190 debug messages>

15.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.12.20. Executing OPT_DFF pass (perform DFF optimizations).

15.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.12.23. Finished OPT passes. (There is nothing left to do.)

15.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974 ($add).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15780 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15772 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15768 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15764 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15760 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15737 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15733 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15729 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15725 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15721 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15717 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15713 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15709 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15701 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15695 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15691 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15687 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15683 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15679 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15675 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15669 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15663 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15657 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15651 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15645 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15641 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15639 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15637 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15633 ($eq).
Removed top 7 bits (of 14) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15635 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15629 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15631 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15627 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15625 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15623 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15621 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15611 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15566 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15521 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15517 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15484 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15480 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15460 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15452 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15427 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15411 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15407 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15374 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15370 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15069 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15076 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15087 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15776 ($eq).
Removed top 16 bits (of 32) from mux cell demo.$flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$2555 ($mux).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_ram.$shiftx$../../common/hdl/ice40/ram.v:0$2562 ($shiftx).
Removed top 26 bits (of 32) from port B of cell demo.$flatten\u_app.\u_rom.$shiftx$../../common/hdl/ice40/rom.v:0$2591 ($shiftx).
Removed cell demo.$flatten\u_app.$procmux$6477 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6423 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6346 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6283 ($mux).
Removed cell demo.$flatten\u_app.$procmux$6190 ($mux).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$6174_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$6171 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5870_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$5846 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5699 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5594 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5578 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5520 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5504 ($mux).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5485_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$5460 ($mux).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5442_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5401_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5362_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$5359 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5340 ($mux).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5325_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_app.$procmux$5307_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$5304 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5226 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5213 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5200 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5187 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5163 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5161 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5147 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5145 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5131 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5129 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5115 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5113 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5099 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5097 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5083 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5081 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5067 ($mux).
Removed cell demo.$flatten\u_app.$procmux$5065 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4959 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4947 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4935 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4913 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4911 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4898 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4896 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4883 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4881 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4868 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4866 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4853 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4851 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4838 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4836 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4823 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4821 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4769 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4641 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4532_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4524 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4427_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4414 ($mux).
Removed top 2 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4328_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4292 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4225 ($mux).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4219_CMP0 ($eq).
Removed cell demo.$flatten\u_app.$procmux$4199 ($mux).
Removed cell demo.$flatten\u_app.$procmux$4193 ($mux).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4124_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_app.$procmux$4123_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_app.$eq$../hdl/demo/app.v:377$1186 ($eq).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1182 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1178 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1174 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1170 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1166 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1162 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1158 ($xor).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:357$1145 ($sub).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:357$1145 ($sub).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1141 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1137 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1133 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1129 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1125 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1121 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1117 ($xor).
Removed top 5 bits (of 32) from port B of cell demo.$flatten\u_app.$xor$../hdl/demo/app.v:45$1113 ($xor).
Removed cell demo.$flatten\u_app.$procmux$6823 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:219$1090 ($add).
Removed top 8 bits (of 32) from port Y of cell demo.$flatten\u_app.$add$../hdl/demo/app.v:219$1090 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:162$1042 ($sub).
Removed top 24 bits (of 32) from port Y of cell demo.$flatten\u_app.$sub$../hdl/demo/app.v:162$1042 ($sub).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15817 ($eq).
Removed top 3 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15800 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15199 ($eq).
Removed top 5 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16331 ($ne).
Removed top 4 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15913 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15821 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15861 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15872 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15876 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15880 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15884 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15888 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15892 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15840 ($eq).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15142 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15844 ($eq).
Removed top 3 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15896 ($eq).
Removed top 1 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15848 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15852 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15904 ($eq).
Removed top 3 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15917 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15921 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15925 ($eq).
Removed top 2 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15929 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15942 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15946 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15950 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15954 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15958 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15962 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15966 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15970 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15974 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15978 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15988 ($eq).
Removed top 1 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16005 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16014 ($eq).
Removed top 1 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16023 ($eq).
Removed top 2 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16036 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16040 ($eq).
Removed top 2 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16045 ($eq).
Removed top 1 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16049 ($eq).
Removed top 3 bits (of 6) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16053 ($eq).
Removed top 4 bits (of 5) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16081 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16085 ($eq).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16101 ($eq).
Removed top 1 bits (of 8) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16474 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16114 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16119 ($eq).
Removed top 5 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16476 ($ne).
Removed top 3 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16478 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16239 ($eq).
Removed top 1 bits (of 4) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$16292 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16537 ($ne).
Removed top 2 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16546 ($ne).
Removed top 4 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16548 ($ne).
Removed top 2 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16550 ($ne).
Removed top 2 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16552 ($ne).
Removed top 3 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16554 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16573 ($ne).
Removed top 3 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16601 ($ne).
Removed top 3 bits (of 4) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16640 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16668 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16676 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16685 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16702 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16725 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16729 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16736 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16747 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16758 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16778 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16780 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16793 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16795 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16808 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16810 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16817 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16819 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16821 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16823 ($ne).
Removed top 1 bits (of 3) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16825 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16827 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16829 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16833 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16837 ($ne).
Removed top 1 bits (of 5) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16337 ($ne).
Removed top 5 bits (of 7) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16333 ($ne).
Removed top 3 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15166 ($eq).
Removed top 2 bits (of 3) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15060 ($eq).
Removed top 10 bits (of 13) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15792 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15788 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15784 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10990 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10974 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10949 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10947 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$procmux$10945 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2989 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2989 ($add).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$2984 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2981 ($and).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shl$../../../usb_cdc/in_fifo.v:0$2980 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2965 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2965 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2944 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2944 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$2917 ($shiftx).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11155 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11089 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11020 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11018 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$procmux$11016 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2903 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2903 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895 ($sub).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2893 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2893 ($add).
Removed top 24 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$2889 ($shiftx).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2884 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2884 ($add).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$2879 ($shl).
Removed top 64 bits (of 72) from port Y of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2876 ($and).
Removed top 25 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$shl$../../../usb_cdc/out_fifo.v:0$2875 ($shl).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2651 ($add).
Removed top 25 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2651 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:389$2661 ($ne).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:401$2672 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:421$2688 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:422$2689 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:423$2691 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:424$2693 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:460$2711 ($eq).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:482$2717 ($eq).
Removed top 7 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:592$2788 ($ne).
Removed top 6 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:604$2793 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14753 ($mux).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15350 ($eq).
Removed top 3 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:659$2813 ($eq).
Removed top 2 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:680$2820 ($eq).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2836 ($shiftx).
Removed top 21 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$2839 ($shiftx).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11437 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11487 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11609 ($mux).
Removed top 7 bits (of 8) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11670 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11746 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11872 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11939 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11980 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12101_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12198 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12306 ($mux).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12333_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12574_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12799_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13032_CMP0 ($eq).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13302 ($mux).
Removed top 5 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13310_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13364 ($mux).
Removed top 6 bits (of 7) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13729_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13758_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13794_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13869_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15297 ($eq).
Removed top 5 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13908_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$13948_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16371 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14512 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$14669 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2134 ($add).
Removed top 27 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2134 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:369$2258 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:382$2274 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2278 ($and).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10831 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2297 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2301 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10826 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2305 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2309 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2313 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2317 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2321 ($xor).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10811 ($mux).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2325 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2329 ($xor).
Removed top 2 bits (of 5) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:133$2333 ($xor).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:417$2336 ($eq).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:453$2430 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2434 ($and).
Removed top 15 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2445 ($shl).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10756 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10753 ($mux).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$ne$../../../usb_cdc/sie.v:485$2484 ($ne).
Removed top 1 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:517$2505 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2544 ($add).
Removed top 28 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2544 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16366 ($ne).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$6929 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$6952 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$6955 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$6963 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$6966 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$6974 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$6977 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$6985 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$6988 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$6996 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$6999 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7007 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7010 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7018 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7021 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7243 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7246 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7257 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7260 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7271 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7274 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7285 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7288 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7299 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7302 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7313 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7316 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7327 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7330 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7534 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7537 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7539 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7542 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7662 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7767 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7769 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7772 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7784 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7786 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7789 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7801 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7803 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7806 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7818 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7820 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7823 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7835 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7837 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7840 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7852 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7854 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7857 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7869 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7871 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7874 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7886 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7888 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7891 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8054 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8068 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8105 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8108 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8120 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8123 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8135 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8138 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8150 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8153 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8165 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8168 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8180 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8183 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8195 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8198 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8245 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8276 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8363 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8391 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8443 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8468 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8562 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8584 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8690 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8709 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8806 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8808 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8811 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8825 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8827 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8830 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8844 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8846 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8849 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8863 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8865 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8868 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8882 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8884 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8887 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8901 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8903 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8906 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8920 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8922 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8925 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8939 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8941 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8944 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8958 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8960 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8963 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8977 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8979 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8982 ($mux).
Removed top 2 bits (of 5) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8994 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8996 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$8998 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9001 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9028 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9044 ($mux).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9371_CMP0 ($eq).
Removed top 14 bits (of 15) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$10089 ($mux).
Removed top 2 bits (of 9) from port B of cell demo.$auto$fsm_map.cc:77:implement_pattern_cache$15244 ($eq).
Removed top 12 bits (of 18) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3633 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3343 ($mux).
Removed top 4 bits (of 6) from port B of cell demo.$auto$opt_dff.cc:198:make_patterns_logic$16353 ($ne).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3295 ($mux).
Removed top 1 bits (of 9) from mux cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3278 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3185 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3150 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3131 ($mux).
Removed cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3008 ($mux).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1717 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1717 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:210$1706 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1698 ($add).
Removed top 14 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1698 ($add).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:139$1676 ($eq).
Removed top 1 bits (of 2) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:136$1667 ($eq).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1666 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1666 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1638 ($add).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1638 ($add).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1635 ($sub).
Removed top 29 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1635 ($sub).
Removed top 31 bits (of 32) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1626 ($add).
Removed top 30 bits (of 32) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1626 ($add).
Removed top 3 bits (of 4) from port B of cell demo.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:81$2601 ($eq).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7645 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9948 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7492 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9856 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7363 ($mux).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9623 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2448 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2448 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2448 ($or).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$9447 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2279 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2279 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2279 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2445 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2447 ($and).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2447 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2447 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2276 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2278 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2278 ($and).
Removed top 14 bits (of 16) from mux cell demo.$flatten\u_usb_cdc.\u_sie.$procmux$7532 ($mux).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2435 ($or).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2435 ($or).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:0$2435 ($or).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2432 ($shl).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2434 ($and).
Removed top 14 bits (of 16) from port B of cell demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2434 ($and).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2277 ($not).
Removed top 14 bits (of 16) from port A of cell demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2277 ($not).
Removed top 14 bits (of 16) from port Y of cell demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2271 ($shl).
Removed top 24 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:162$1042_Y.
Removed top 8 bits (of 32) from wire demo.$flatten\u_app.$sub$../hdl/demo/app.v:357$1145_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2944_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2965_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2989_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$2981_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2884_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2893_Y.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2903_Y.
Removed top 64 bits (of 72) from wire demo.$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$2876_Y.
Removed top 1 bits (of 2) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$7\dev_state_d[1:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$8\in_data[7:0].
Removed top 7 bits (of 8) from wire demo.$flatten\u_usb_cdc.\u_ctrl_endp.$9\in_data[7:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$10\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$11\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$12\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$13\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$14\dataout_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\datain_toggle_d[15:0].
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$3\dataout_toggle_d[15:0].
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$4\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2292.
Removed top 28 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2544_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2278_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2434_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2447_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:0$2277_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$7532_Y.
Removed top 2 bits (of 5) from wire demo.$flatten\u_usb_cdc.\u_sie.$procmux$8994_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2276_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2432_Y.
Removed top 14 bits (of 16) from wire demo.$flatten\u_usb_cdc.\u_sie.$shl$../../../usb_cdc/sie.v:0$2445_Y.
Removed top 1 bits (of 9) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\data_d[8:0].
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1666_Y.
Removed top 14 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1698_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1717_Y.
Removed top 12 bits (of 18) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3633_Y.
Removed top 29 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1638_Y.
Removed top 30 bits (of 32) from wire demo.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1626_Y.
Removed top 2 bits (of 3) from wire demo.led.

15.14. Executing PEEPOPT pass (run peephole optimizers).

15.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 248 unused wires.
<suppressed ~1 debug messages>

15.16. Executing SHARE pass (SAT-based resource sharing).

15.17. Executing TECHMAP pass (map to technology primitives).

15.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

15.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

15.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

15.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

15.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module demo:
  creating $macc model for $flatten\u_app.$add$../hdl/demo/app.v:219$1090 ($add).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:162$1042 ($sub).
  creating $macc model for $flatten\u_app.$sub$../hdl/demo/app.v:357$1145 ($sub).
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2944 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2965 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2989 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2884 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2893 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2903 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895 ($sub).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2651 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2134 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2544 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1666 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1698 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1717 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1638 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1626 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1635 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1635.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1626.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1638.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1717.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1698.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1666.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2544.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2134.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2651.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2903.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2893.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2884.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2989.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2965.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2944.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:357$1145.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/demo/app.v:162$1042.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/demo/app.v:219$1090.
  creating $alu cell for $flatten\u_app.$add$../hdl/demo/app.v:219$1090: $auto$alumacc.cc:485:replace_alu$16894
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:162$1042: $auto$alumacc.cc:485:replace_alu$16897
  creating $alu cell for $flatten\u_app.$sub$../hdl/demo/app.v:357$1145: $auto$alumacc.cc:485:replace_alu$16900
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$974: $auto$alumacc.cc:485:replace_alu$16903
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:122$2944: $auto$alumacc.cc:485:replace_alu$16906
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:180$2965: $auto$alumacc.cc:485:replace_alu$16909
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:192$2989: $auto$alumacc.cc:485:replace_alu$16912
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948: $auto$alumacc.cc:485:replace_alu$16915
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:126$2884: $auto$alumacc.cc:485:replace_alu$16918
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:184$2893: $auto$alumacc.cc:485:replace_alu$16921
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:196$2903: $auto$alumacc.cc:485:replace_alu$16924
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895: $auto$alumacc.cc:485:replace_alu$16927
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:372$2651: $auto$alumacc.cc:485:replace_alu$16930
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:266$2134: $auto$alumacc.cc:485:replace_alu$16933
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:526$2544: $auto$alumacc.cc:485:replace_alu$16936
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:105$1666: $auto$alumacc.cc:485:replace_alu$16939
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:184$1698: $auto$alumacc.cc:485:replace_alu$16942
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:222$1717: $auto$alumacc.cc:485:replace_alu$16945
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:123$1638: $auto$alumacc.cc:485:replace_alu$16948
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:79$1626: $auto$alumacc.cc:485:replace_alu$16951
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:120$1635: $auto$alumacc.cc:485:replace_alu$16954
  created 21 $alu and 0 $macc cells.

15.21. Executing OPT pass (performing simple optimizations).

15.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

15.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

15.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4529: { $flatten\u_app.$procmux$4219_CMP $auto$opt_reduce.cc:134:opt_mux$16958 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4646: { $flatten\u_app.$procmux$4328_CMP $auto$opt_reduce.cc:134:opt_mux$16960 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$4774: { $flatten\u_app.$procmux$4123_CMP $auto$opt_reduce.cc:134:opt_mux$16962 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$6501: { $flatten\u_app.$procmux$6499_CMP $flatten\u_app.$procmux$4124_CMP $flatten\u_app.$procmux$6174_CMP $flatten\u_app.$procmux$4328_CMP $flatten\u_app.$procmux$4219_CMP $flatten\u_app.$procmux$4123_CMP $auto$opt_reduce.cc:134:opt_mux$16964 $flatten\u_app.$procmux$4761_CMP $flatten\u_app.$procmux$4634_CMP $flatten\u_app.$procmux$4518_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3589: $auto$opt_reduce.cc:134:opt_mux$14949
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16957: { $flatten\u_app.$procmux$4121_CMP $flatten\u_app.$procmux$4122_CMP $flatten\u_app.$procmux$4427_CMP $flatten\u_app.$procmux$4532_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16959: { $flatten\u_app.$procmux$4121_CMP $flatten\u_app.$procmux$4122_CMP $flatten\u_app.$procmux$4427_CMP $flatten\u_app.$procmux$4532_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16961: { $flatten\u_app.$procmux$4121_CMP $flatten\u_app.$procmux$4122_CMP $flatten\u_app.$procmux$4427_CMP $flatten\u_app.$procmux$4532_CMP }
  Optimizing cells in module \demo.
Performed a total of 8 changes.

15.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~180 debug messages>
Removed a total of 60 cells.

15.21.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$16815 ($adffe) from module demo (D = \u_app.state_d, Q = \u_app.state_q).
Adding EN signal on $auto$ff.cc:262:slice$16800 ($adffe) from module demo (D = \u_app.byte_cnt_d [23:16], Q = \u_app.byte_cnt_q [23:16]).
Adding EN signal on $auto$ff.cc:262:slice$16785 ($adffe) from module demo (D = \u_app.byte_cnt_d [15:8], Q = \u_app.byte_cnt_q [15:8]).
Adding EN signal on $auto$ff.cc:262:slice$16770 ($adffe) from module demo (D = \u_app.byte_cnt_d [7:0], Q = \u_app.byte_cnt_q [7:0]).

15.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 66 unused wires.
<suppressed ~1 debug messages>

15.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.21.9. Rerunning OPT passes. (Maybe there is more to do..)

15.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~157 debug messages>

15.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16984: { $auto$opt_dff.cc:197:make_patterns_logic$16981 $auto$opt_dff.cc:197:make_patterns_logic$16781 $auto$opt_dff.cc:197:make_patterns_logic$16779 $auto$opt_dff.cc:197:make_patterns_logic$16777 $auto$opt_dff.cc:197:make_patterns_logic$16771 $auto$opt_dff.cc:197:make_patterns_logic$16757 $auto$opt_dff.cc:197:make_patterns_logic$16728 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16974: { $auto$opt_dff.cc:197:make_patterns_logic$16971 $auto$opt_dff.cc:197:make_patterns_logic$16809 $auto$opt_dff.cc:197:make_patterns_logic$16807 $auto$opt_dff.cc:197:make_patterns_logic$16801 $auto$opt_dff.cc:197:make_patterns_logic$16781 $auto$opt_dff.cc:197:make_patterns_logic$16757 $auto$opt_dff.cc:197:make_patterns_logic$16728 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16969: { $auto$opt_dff.cc:197:make_patterns_logic$16966 $auto$opt_dff.cc:197:make_patterns_logic$16848 $auto$opt_dff.cc:197:make_patterns_logic$16842 $auto$opt_dff.cc:197:make_patterns_logic$16840 $auto$opt_dff.cc:197:make_patterns_logic$16838 $auto$opt_dff.cc:197:make_patterns_logic$16836 $auto$opt_dff.cc:197:make_patterns_logic$16832 $auto$opt_dff.cc:197:make_patterns_logic$16828 $auto$opt_dff.cc:197:make_patterns_logic$16826 $auto$opt_dff.cc:197:make_patterns_logic$16824 $auto$opt_dff.cc:197:make_patterns_logic$16822 $auto$opt_dff.cc:197:make_patterns_logic$16820 $auto$opt_dff.cc:197:make_patterns_logic$16818 $auto$opt_dff.cc:197:make_patterns_logic$16816 $auto$opt_dff.cc:197:make_patterns_logic$16781 $auto$opt_dff.cc:197:make_patterns_logic$16757 $auto$opt_dff.cc:197:make_patterns_logic$16728 $auto$opt_dff.cc:197:make_patterns_logic$16675 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$16979: { $auto$opt_dff.cc:197:make_patterns_logic$16976 $auto$opt_dff.cc:197:make_patterns_logic$16794 $auto$opt_dff.cc:197:make_patterns_logic$16792 $auto$opt_dff.cc:197:make_patterns_logic$16786 $auto$opt_dff.cc:197:make_patterns_logic$16781 $auto$opt_dff.cc:197:make_patterns_logic$16757 $auto$opt_dff.cc:197:make_patterns_logic$16728 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$10540: { $auto$opt_reduce.cc:134:opt_mux$14931 $auto$opt_reduce.cc:134:opt_mux$16986 }
  Optimizing cells in module \demo.
Performed a total of 5 changes.

15.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

15.21.13. Executing OPT_DFF pass (perform DFF optimizations).

15.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 4 unused cells and 6 unused wires.
<suppressed ~5 debug messages>

15.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.21.16. Rerunning OPT passes. (Maybe there is more to do..)

15.21.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~157 debug messages>

15.21.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.21.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.21.20. Executing OPT_DFF pass (perform DFF optimizations).

15.21.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.21.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.21.23. Finished OPT passes. (There is nothing left to do.)

15.22. Executing MEMORY pass.

15.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

15.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

15.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

15.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

15.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

15.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

15.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

15.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

15.25. Executing TECHMAP pass (map to technology primitives).

15.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

15.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

15.26. Executing ICE40_BRAMINIT pass.

15.27. Executing OPT pass (performing simple optimizations).

15.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~313 debug messages>

15.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.27.3. Executing OPT_DFF pass (perform DFF optimizations).

15.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 333 unused wires.
<suppressed ~1 debug messages>

15.27.5. Finished fast OPT passes.

15.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

15.29. Executing OPT pass (performing simple optimizations).

15.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~137 debug messages>

15.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4804:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17502 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [25] $auto$opt_expr.cc:205:group_cell_inputs$17502 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17502 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [15] $auto$opt_expr.cc:205:group_cell_inputs$17502 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17502 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17502 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17502 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17502 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17502 [30] $auto$opt_expr.cc:205:group_cell_inputs$17502 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17502 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17502 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17502 [27] $auto$opt_expr.cc:205:group_cell_inputs$17502 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17502 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17502 [2] $auto$opt_expr.cc:205:group_cell_inputs$17502 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17502 [1] $auto$opt_expr.cc:205:group_cell_inputs$17502 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17502 [0] $auto$opt_expr.cc:205:group_cell_inputs$17502 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17502 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1181 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17502 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4819:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17473 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [25] $auto$opt_expr.cc:205:group_cell_inputs$17473 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17473 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [15] $auto$opt_expr.cc:205:group_cell_inputs$17473 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17473 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17473 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17473 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17473 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17473 [30] $auto$opt_expr.cc:205:group_cell_inputs$17473 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17473 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17473 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17473 [27] $auto$opt_expr.cc:205:group_cell_inputs$17473 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17473 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17473 [2] $auto$opt_expr.cc:205:group_cell_inputs$17473 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17473 [1] $auto$opt_expr.cc:205:group_cell_inputs$17473 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17473 [0] $auto$opt_expr.cc:205:group_cell_inputs$17473 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [31] $auto$opt_expr.cc:205:group_cell_inputs$17502 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [25] $auto$opt_expr.cc:205:group_cell_inputs$17502 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17502 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [15] $auto$opt_expr.cc:205:group_cell_inputs$17502 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17502 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17502 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17502 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17473 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17502 [13] $auto$opt_expr.cc:205:group_cell_inputs$17502 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [22] $auto$opt_expr.cc:205:group_cell_inputs$17502 [6] $auto$opt_expr.cc:205:group_cell_inputs$17502 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17502 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [7] $auto$opt_expr.cc:205:group_cell_inputs$17502 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [4] $auto$opt_expr.cc:205:group_cell_inputs$17502 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [31] $auto$opt_expr.cc:205:group_cell_inputs$17502 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [25] $auto$opt_expr.cc:205:group_cell_inputs$17502 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [21] $auto$opt_expr.cc:205:group_cell_inputs$17502 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [15] $auto$opt_expr.cc:205:group_cell_inputs$17502 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1177 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17473 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4834:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17444 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [25] $auto$opt_expr.cc:205:group_cell_inputs$17444 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17444 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [15] $auto$opt_expr.cc:205:group_cell_inputs$17444 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17444 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17444 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17444 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17444 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17444 [30] $auto$opt_expr.cc:205:group_cell_inputs$17444 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17444 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17444 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17444 [27] $auto$opt_expr.cc:205:group_cell_inputs$17444 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17444 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17444 [2] $auto$opt_expr.cc:205:group_cell_inputs$17444 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17444 [1] $auto$opt_expr.cc:205:group_cell_inputs$17444 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17444 [0] $auto$opt_expr.cc:205:group_cell_inputs$17444 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [31] $auto$opt_expr.cc:205:group_cell_inputs$17473 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [25] $auto$opt_expr.cc:205:group_cell_inputs$17473 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17473 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [15] $auto$opt_expr.cc:205:group_cell_inputs$17473 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17473 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17473 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17473 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17444 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17473 [13] $auto$opt_expr.cc:205:group_cell_inputs$17473 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [22] $auto$opt_expr.cc:205:group_cell_inputs$17473 [6] $auto$opt_expr.cc:205:group_cell_inputs$17473 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17473 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [7] $auto$opt_expr.cc:205:group_cell_inputs$17473 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [4] $auto$opt_expr.cc:205:group_cell_inputs$17473 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [31] $auto$opt_expr.cc:205:group_cell_inputs$17473 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [25] $auto$opt_expr.cc:205:group_cell_inputs$17473 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [21] $auto$opt_expr.cc:205:group_cell_inputs$17473 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [15] $auto$opt_expr.cc:205:group_cell_inputs$17473 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1173 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17444 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4849:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17415 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [25] $auto$opt_expr.cc:205:group_cell_inputs$17415 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17415 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [15] $auto$opt_expr.cc:205:group_cell_inputs$17415 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17415 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17415 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17415 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17415 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17415 [30] $auto$opt_expr.cc:205:group_cell_inputs$17415 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17415 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17415 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17415 [27] $auto$opt_expr.cc:205:group_cell_inputs$17415 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17415 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17415 [2] $auto$opt_expr.cc:205:group_cell_inputs$17415 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17415 [1] $auto$opt_expr.cc:205:group_cell_inputs$17415 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17415 [0] $auto$opt_expr.cc:205:group_cell_inputs$17415 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [31] $auto$opt_expr.cc:205:group_cell_inputs$17444 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [25] $auto$opt_expr.cc:205:group_cell_inputs$17444 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17444 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [15] $auto$opt_expr.cc:205:group_cell_inputs$17444 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17444 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17444 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17444 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17415 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17444 [13] $auto$opt_expr.cc:205:group_cell_inputs$17444 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [22] $auto$opt_expr.cc:205:group_cell_inputs$17444 [6] $auto$opt_expr.cc:205:group_cell_inputs$17444 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17444 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [7] $auto$opt_expr.cc:205:group_cell_inputs$17444 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [4] $auto$opt_expr.cc:205:group_cell_inputs$17444 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [31] $auto$opt_expr.cc:205:group_cell_inputs$17444 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [25] $auto$opt_expr.cc:205:group_cell_inputs$17444 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [21] $auto$opt_expr.cc:205:group_cell_inputs$17444 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [15] $auto$opt_expr.cc:205:group_cell_inputs$17444 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1169 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17415 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4864:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17386 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [25] $auto$opt_expr.cc:205:group_cell_inputs$17386 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17386 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [15] $auto$opt_expr.cc:205:group_cell_inputs$17386 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17386 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17386 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17386 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17386 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17386 [30] $auto$opt_expr.cc:205:group_cell_inputs$17386 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17386 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17386 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17386 [27] $auto$opt_expr.cc:205:group_cell_inputs$17386 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17386 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17386 [2] $auto$opt_expr.cc:205:group_cell_inputs$17386 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17386 [1] $auto$opt_expr.cc:205:group_cell_inputs$17386 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17386 [0] $auto$opt_expr.cc:205:group_cell_inputs$17386 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [31] $auto$opt_expr.cc:205:group_cell_inputs$17415 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [25] $auto$opt_expr.cc:205:group_cell_inputs$17415 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17415 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [15] $auto$opt_expr.cc:205:group_cell_inputs$17415 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17415 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17415 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17415 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17386 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17415 [13] $auto$opt_expr.cc:205:group_cell_inputs$17415 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [22] $auto$opt_expr.cc:205:group_cell_inputs$17415 [6] $auto$opt_expr.cc:205:group_cell_inputs$17415 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17415 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [7] $auto$opt_expr.cc:205:group_cell_inputs$17415 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [4] $auto$opt_expr.cc:205:group_cell_inputs$17415 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [31] $auto$opt_expr.cc:205:group_cell_inputs$17415 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [25] $auto$opt_expr.cc:205:group_cell_inputs$17415 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [21] $auto$opt_expr.cc:205:group_cell_inputs$17415 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [15] $auto$opt_expr.cc:205:group_cell_inputs$17415 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1165 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17386 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4879:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17357 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [25] $auto$opt_expr.cc:205:group_cell_inputs$17357 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17357 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [15] $auto$opt_expr.cc:205:group_cell_inputs$17357 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17357 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17357 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17357 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17357 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17357 [30] $auto$opt_expr.cc:205:group_cell_inputs$17357 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17357 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17357 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17357 [27] $auto$opt_expr.cc:205:group_cell_inputs$17357 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17357 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17357 [2] $auto$opt_expr.cc:205:group_cell_inputs$17357 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17357 [1] $auto$opt_expr.cc:205:group_cell_inputs$17357 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17357 [0] $auto$opt_expr.cc:205:group_cell_inputs$17357 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [31] $auto$opt_expr.cc:205:group_cell_inputs$17386 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [25] $auto$opt_expr.cc:205:group_cell_inputs$17386 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17386 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [15] $auto$opt_expr.cc:205:group_cell_inputs$17386 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17386 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17386 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17386 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17357 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17386 [13] $auto$opt_expr.cc:205:group_cell_inputs$17386 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [22] $auto$opt_expr.cc:205:group_cell_inputs$17386 [6] $auto$opt_expr.cc:205:group_cell_inputs$17386 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17386 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [7] $auto$opt_expr.cc:205:group_cell_inputs$17386 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [4] $auto$opt_expr.cc:205:group_cell_inputs$17386 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [31] $auto$opt_expr.cc:205:group_cell_inputs$17386 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [25] $auto$opt_expr.cc:205:group_cell_inputs$17386 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [21] $auto$opt_expr.cc:205:group_cell_inputs$17386 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [15] $auto$opt_expr.cc:205:group_cell_inputs$17386 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1161 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17357 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4894:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17328 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [25] $auto$opt_expr.cc:205:group_cell_inputs$17328 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17328 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [15] $auto$opt_expr.cc:205:group_cell_inputs$17328 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17328 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17328 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17328 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17328 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17328 [30] $auto$opt_expr.cc:205:group_cell_inputs$17328 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17328 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17328 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17328 [27] $auto$opt_expr.cc:205:group_cell_inputs$17328 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17328 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17328 [2] $auto$opt_expr.cc:205:group_cell_inputs$17328 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17328 [1] $auto$opt_expr.cc:205:group_cell_inputs$17328 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17328 [0] $auto$opt_expr.cc:205:group_cell_inputs$17328 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [31] $auto$opt_expr.cc:205:group_cell_inputs$17357 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [25] $auto$opt_expr.cc:205:group_cell_inputs$17357 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17357 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [15] $auto$opt_expr.cc:205:group_cell_inputs$17357 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17357 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17357 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17357 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17328 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17357 [13] $auto$opt_expr.cc:205:group_cell_inputs$17357 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [22] $auto$opt_expr.cc:205:group_cell_inputs$17357 [6] $auto$opt_expr.cc:205:group_cell_inputs$17357 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17357 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [7] $auto$opt_expr.cc:205:group_cell_inputs$17357 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [4] $auto$opt_expr.cc:205:group_cell_inputs$17357 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [31] $auto$opt_expr.cc:205:group_cell_inputs$17357 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [25] $auto$opt_expr.cc:205:group_cell_inputs$17357 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [21] $auto$opt_expr.cc:205:group_cell_inputs$17357 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [15] $auto$opt_expr.cc:205:group_cell_inputs$17357 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1157 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17328 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$4909:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$17096 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$17096 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$17096 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$17096 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$17096 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$17096 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$17096 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [31] $auto$opt_expr.cc:205:group_cell_inputs$17328 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [25] $auto$opt_expr.cc:205:group_cell_inputs$17328 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17328 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [15] $auto$opt_expr.cc:205:group_cell_inputs$17328 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17328 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17328 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17328 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17096 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17328 [13] $auto$opt_expr.cc:205:group_cell_inputs$17328 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [22] $auto$opt_expr.cc:205:group_cell_inputs$17328 [6] $auto$opt_expr.cc:205:group_cell_inputs$17328 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17328 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [7] $auto$opt_expr.cc:205:group_cell_inputs$17328 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [4] $auto$opt_expr.cc:205:group_cell_inputs$17328 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [31] $auto$opt_expr.cc:205:group_cell_inputs$17328 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [25] $auto$opt_expr.cc:205:group_cell_inputs$17328 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [21] $auto$opt_expr.cc:205:group_cell_inputs$17328 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [15] $auto$opt_expr.cc:205:group_cell_inputs$17328 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:364$1019.$result[31:0]$1153 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5047:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17299 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [25] $auto$opt_expr.cc:205:group_cell_inputs$17299 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17299 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [15] $auto$opt_expr.cc:205:group_cell_inputs$17299 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17299 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17299 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17299 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17299 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17299 [30] $auto$opt_expr.cc:205:group_cell_inputs$17299 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17299 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17299 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17299 [27] $auto$opt_expr.cc:205:group_cell_inputs$17299 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17299 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17299 [2] $auto$opt_expr.cc:205:group_cell_inputs$17299 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17299 [1] $auto$opt_expr.cc:205:group_cell_inputs$17299 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17299 [0] $auto$opt_expr.cc:205:group_cell_inputs$17299 [19:18] 1'1 }, Y=$flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140
      New ports: A={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [25] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [22:21] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [15] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [11:9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [7:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [4:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17299 [30:18] 1'1 }, Y={ $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [26] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [23:22] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [16] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [12:10] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [8:7] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [5:4] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [2:0] }
      New connections: { $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [31:27] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [25:24] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [21:17] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [15:13] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [9] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [6] $flatten\u_app.$10\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1140 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17299 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5063:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17270 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [25] $auto$opt_expr.cc:205:group_cell_inputs$17270 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17270 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [15] $auto$opt_expr.cc:205:group_cell_inputs$17270 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17270 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17270 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17270 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17270 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17270 [30] $auto$opt_expr.cc:205:group_cell_inputs$17270 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17270 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17270 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17270 [27] $auto$opt_expr.cc:205:group_cell_inputs$17270 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17270 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17270 [2] $auto$opt_expr.cc:205:group_cell_inputs$17270 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17270 [1] $auto$opt_expr.cc:205:group_cell_inputs$17270 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17270 [0] $auto$opt_expr.cc:205:group_cell_inputs$17270 [19:18] 1'1 }, Y={ $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [31] $auto$opt_expr.cc:205:group_cell_inputs$17299 [17:13] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [25] $auto$opt_expr.cc:205:group_cell_inputs$17299 [12:11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17299 [10:6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [15] $auto$opt_expr.cc:205:group_cell_inputs$17299 [5:3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17299 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17299 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17299 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [1:0] }
      New ports: A={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [25] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [22:21] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [15] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [11:9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [7:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [4:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17270 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17299 [13] $auto$opt_expr.cc:205:group_cell_inputs$17299 [11] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [22] $auto$opt_expr.cc:205:group_cell_inputs$17299 [6] $auto$opt_expr.cc:205:group_cell_inputs$17299 [3] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17299 [2] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [7] $auto$opt_expr.cc:205:group_cell_inputs$17299 [1] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [4] $auto$opt_expr.cc:205:group_cell_inputs$17299 [0] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [1:0] }
      New connections: { $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [31] $auto$opt_expr.cc:205:group_cell_inputs$17299 [17:14] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [25] $auto$opt_expr.cc:205:group_cell_inputs$17299 [12] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [21] $auto$opt_expr.cc:205:group_cell_inputs$17299 [10:7] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [15] $auto$opt_expr.cc:205:group_cell_inputs$17299 [5:4] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [9] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [6] $flatten\u_app.$9\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1136 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17270 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5079:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17241 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [25] $auto$opt_expr.cc:205:group_cell_inputs$17241 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17241 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [15] $auto$opt_expr.cc:205:group_cell_inputs$17241 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17241 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17241 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17241 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17241 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17241 [30] $auto$opt_expr.cc:205:group_cell_inputs$17241 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17241 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17241 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17241 [27] $auto$opt_expr.cc:205:group_cell_inputs$17241 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17241 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17241 [2] $auto$opt_expr.cc:205:group_cell_inputs$17241 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17241 [1] $auto$opt_expr.cc:205:group_cell_inputs$17241 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17241 [0] $auto$opt_expr.cc:205:group_cell_inputs$17241 [19:18] 1'1 }, Y={ $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [31] $auto$opt_expr.cc:205:group_cell_inputs$17270 [17:13] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [25] $auto$opt_expr.cc:205:group_cell_inputs$17270 [12:11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17270 [10:6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [15] $auto$opt_expr.cc:205:group_cell_inputs$17270 [5:3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17270 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17270 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17270 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [1:0] }
      New ports: A={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [25] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [22:21] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [15] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [11:9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [7:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [4:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17241 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17270 [13] $auto$opt_expr.cc:205:group_cell_inputs$17270 [11] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [22] $auto$opt_expr.cc:205:group_cell_inputs$17270 [6] $auto$opt_expr.cc:205:group_cell_inputs$17270 [3] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17270 [2] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [7] $auto$opt_expr.cc:205:group_cell_inputs$17270 [1] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [4] $auto$opt_expr.cc:205:group_cell_inputs$17270 [0] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [1:0] }
      New connections: { $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [31] $auto$opt_expr.cc:205:group_cell_inputs$17270 [17:14] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [25] $auto$opt_expr.cc:205:group_cell_inputs$17270 [12] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [21] $auto$opt_expr.cc:205:group_cell_inputs$17270 [10:7] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [15] $auto$opt_expr.cc:205:group_cell_inputs$17270 [5:4] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [9] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [6] $flatten\u_app.$8\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1132 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17241 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5095:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17212 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [25] $auto$opt_expr.cc:205:group_cell_inputs$17212 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17212 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [15] $auto$opt_expr.cc:205:group_cell_inputs$17212 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17212 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17212 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17212 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17212 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17212 [30] $auto$opt_expr.cc:205:group_cell_inputs$17212 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17212 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17212 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17212 [27] $auto$opt_expr.cc:205:group_cell_inputs$17212 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17212 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17212 [2] $auto$opt_expr.cc:205:group_cell_inputs$17212 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17212 [1] $auto$opt_expr.cc:205:group_cell_inputs$17212 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17212 [0] $auto$opt_expr.cc:205:group_cell_inputs$17212 [19:18] 1'1 }, Y={ $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [31] $auto$opt_expr.cc:205:group_cell_inputs$17241 [17:13] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [25] $auto$opt_expr.cc:205:group_cell_inputs$17241 [12:11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17241 [10:6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [15] $auto$opt_expr.cc:205:group_cell_inputs$17241 [5:3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17241 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17241 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17241 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [1:0] }
      New ports: A={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [25] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [22:21] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [15] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [11:9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [7:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [4:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17212 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17241 [13] $auto$opt_expr.cc:205:group_cell_inputs$17241 [11] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [22] $auto$opt_expr.cc:205:group_cell_inputs$17241 [6] $auto$opt_expr.cc:205:group_cell_inputs$17241 [3] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17241 [2] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [7] $auto$opt_expr.cc:205:group_cell_inputs$17241 [1] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [4] $auto$opt_expr.cc:205:group_cell_inputs$17241 [0] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [1:0] }
      New connections: { $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [31] $auto$opt_expr.cc:205:group_cell_inputs$17241 [17:14] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [25] $auto$opt_expr.cc:205:group_cell_inputs$17241 [12] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [21] $auto$opt_expr.cc:205:group_cell_inputs$17241 [10:7] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [15] $auto$opt_expr.cc:205:group_cell_inputs$17241 [5:4] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [9] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [6] $flatten\u_app.$7\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1128 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17212 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5111:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17183 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [25] $auto$opt_expr.cc:205:group_cell_inputs$17183 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17183 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [15] $auto$opt_expr.cc:205:group_cell_inputs$17183 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17183 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17183 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17183 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17183 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17183 [30] $auto$opt_expr.cc:205:group_cell_inputs$17183 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17183 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17183 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17183 [27] $auto$opt_expr.cc:205:group_cell_inputs$17183 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17183 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17183 [2] $auto$opt_expr.cc:205:group_cell_inputs$17183 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17183 [1] $auto$opt_expr.cc:205:group_cell_inputs$17183 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17183 [0] $auto$opt_expr.cc:205:group_cell_inputs$17183 [19:18] 1'1 }, Y={ $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [31] $auto$opt_expr.cc:205:group_cell_inputs$17212 [17:13] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [25] $auto$opt_expr.cc:205:group_cell_inputs$17212 [12:11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17212 [10:6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [15] $auto$opt_expr.cc:205:group_cell_inputs$17212 [5:3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17212 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17212 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17212 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [1:0] }
      New ports: A={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [25] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [22:21] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [15] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [11:9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [7:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [4:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17183 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17212 [13] $auto$opt_expr.cc:205:group_cell_inputs$17212 [11] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [22] $auto$opt_expr.cc:205:group_cell_inputs$17212 [6] $auto$opt_expr.cc:205:group_cell_inputs$17212 [3] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17212 [2] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [7] $auto$opt_expr.cc:205:group_cell_inputs$17212 [1] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [4] $auto$opt_expr.cc:205:group_cell_inputs$17212 [0] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [1:0] }
      New connections: { $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [31] $auto$opt_expr.cc:205:group_cell_inputs$17212 [17:14] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [25] $auto$opt_expr.cc:205:group_cell_inputs$17212 [12] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [21] $auto$opt_expr.cc:205:group_cell_inputs$17212 [10:7] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [15] $auto$opt_expr.cc:205:group_cell_inputs$17212 [5:4] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [9] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [6] $flatten\u_app.$6\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1124 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17183 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5127:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17154 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [25] $auto$opt_expr.cc:205:group_cell_inputs$17154 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17154 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [15] $auto$opt_expr.cc:205:group_cell_inputs$17154 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17154 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17154 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17154 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17154 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17154 [30] $auto$opt_expr.cc:205:group_cell_inputs$17154 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17154 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17154 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17154 [27] $auto$opt_expr.cc:205:group_cell_inputs$17154 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17154 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17154 [2] $auto$opt_expr.cc:205:group_cell_inputs$17154 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17154 [1] $auto$opt_expr.cc:205:group_cell_inputs$17154 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17154 [0] $auto$opt_expr.cc:205:group_cell_inputs$17154 [19:18] 1'1 }, Y={ $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [31] $auto$opt_expr.cc:205:group_cell_inputs$17183 [17:13] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [25] $auto$opt_expr.cc:205:group_cell_inputs$17183 [12:11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17183 [10:6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [15] $auto$opt_expr.cc:205:group_cell_inputs$17183 [5:3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17183 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17183 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17183 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [1:0] }
      New ports: A={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [25] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [22:21] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [15] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [11:9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [7:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [4:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17154 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17183 [13] $auto$opt_expr.cc:205:group_cell_inputs$17183 [11] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [22] $auto$opt_expr.cc:205:group_cell_inputs$17183 [6] $auto$opt_expr.cc:205:group_cell_inputs$17183 [3] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17183 [2] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [7] $auto$opt_expr.cc:205:group_cell_inputs$17183 [1] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [4] $auto$opt_expr.cc:205:group_cell_inputs$17183 [0] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [1:0] }
      New connections: { $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [31] $auto$opt_expr.cc:205:group_cell_inputs$17183 [17:14] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [25] $auto$opt_expr.cc:205:group_cell_inputs$17183 [12] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [21] $auto$opt_expr.cc:205:group_cell_inputs$17183 [10:7] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [15] $auto$opt_expr.cc:205:group_cell_inputs$17183 [5:4] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [9] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [6] $flatten\u_app.$5\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1120 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17154 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5143:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17125 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [25] $auto$opt_expr.cc:205:group_cell_inputs$17125 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17125 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [15] $auto$opt_expr.cc:205:group_cell_inputs$17125 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17125 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17125 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17125 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17125 [17:13] $auto$opt_expr.cc:205:group_cell_inputs$17125 [30] $auto$opt_expr.cc:205:group_cell_inputs$17125 [12:11] $auto$opt_expr.cc:205:group_cell_inputs$17125 [29:28] $auto$opt_expr.cc:205:group_cell_inputs$17125 [10:6] $auto$opt_expr.cc:205:group_cell_inputs$17125 [27] $auto$opt_expr.cc:205:group_cell_inputs$17125 [5:3] $auto$opt_expr.cc:205:group_cell_inputs$17125 [26:24] $auto$opt_expr.cc:205:group_cell_inputs$17125 [2] $auto$opt_expr.cc:205:group_cell_inputs$17125 [23:22] $auto$opt_expr.cc:205:group_cell_inputs$17125 [1] $auto$opt_expr.cc:205:group_cell_inputs$17125 [21:20] $auto$opt_expr.cc:205:group_cell_inputs$17125 [0] $auto$opt_expr.cc:205:group_cell_inputs$17125 [19:18] 1'1 }, Y={ $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [31] $auto$opt_expr.cc:205:group_cell_inputs$17154 [17:13] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [25] $auto$opt_expr.cc:205:group_cell_inputs$17154 [12:11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17154 [10:6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [15] $auto$opt_expr.cc:205:group_cell_inputs$17154 [5:3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17154 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17154 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17154 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [1:0] }
      New ports: A={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [25] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [22:21] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [15] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [11:9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [7:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [4:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17125 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17154 [13] $auto$opt_expr.cc:205:group_cell_inputs$17154 [11] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [22] $auto$opt_expr.cc:205:group_cell_inputs$17154 [6] $auto$opt_expr.cc:205:group_cell_inputs$17154 [3] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17154 [2] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [7] $auto$opt_expr.cc:205:group_cell_inputs$17154 [1] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [4] $auto$opt_expr.cc:205:group_cell_inputs$17154 [0] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [1:0] }
      New connections: { $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [31] $auto$opt_expr.cc:205:group_cell_inputs$17154 [17:14] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [25] $auto$opt_expr.cc:205:group_cell_inputs$17154 [12] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [21] $auto$opt_expr.cc:205:group_cell_inputs$17154 [10:7] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [15] $auto$opt_expr.cc:205:group_cell_inputs$17154 [5:4] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [9] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [6] $flatten\u_app.$4\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1116 [3] } = $auto$opt_expr.cc:205:group_cell_inputs$17125 [17:0]
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5159:
      Old ports: A={ \u_app.crc32_q [30:0] 1'0 }, B={ \u_app.crc32_q [30:26] $auto$opt_expr.cc:205:group_cell_inputs$17096 [30] \u_app.crc32_q [24:23] $auto$opt_expr.cc:205:group_cell_inputs$17096 [29:28] \u_app.crc32_q [20:16] $auto$opt_expr.cc:205:group_cell_inputs$17096 [27] \u_app.crc32_q [14:12] $auto$opt_expr.cc:205:group_cell_inputs$17096 [26:24] \u_app.crc32_q [8] $auto$opt_expr.cc:205:group_cell_inputs$17096 [23:22] \u_app.crc32_q [5] $auto$opt_expr.cc:205:group_cell_inputs$17096 [21:20] \u_app.crc32_q [2] $auto$opt_expr.cc:205:group_cell_inputs$17096 [19:18] 1'1 }, Y={ $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [31] $auto$opt_expr.cc:205:group_cell_inputs$17125 [17:13] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [25] $auto$opt_expr.cc:205:group_cell_inputs$17125 [12:11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [22:21] $auto$opt_expr.cc:205:group_cell_inputs$17125 [10:6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [15] $auto$opt_expr.cc:205:group_cell_inputs$17125 [5:3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [11:9] $auto$opt_expr.cc:205:group_cell_inputs$17125 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [7:6] $auto$opt_expr.cc:205:group_cell_inputs$17125 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [4:3] $auto$opt_expr.cc:205:group_cell_inputs$17125 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [1:0] }
      New ports: A={ \u_app.crc32_q [25] \u_app.crc32_q [22:21] \u_app.crc32_q [15] \u_app.crc32_q [11:9] \u_app.crc32_q [7:6] \u_app.crc32_q [4:3] \u_app.crc32_q [1:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17096 [30:18] 1'1 }, Y={ $auto$opt_expr.cc:205:group_cell_inputs$17125 [13] $auto$opt_expr.cc:205:group_cell_inputs$17125 [11] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [22] $auto$opt_expr.cc:205:group_cell_inputs$17125 [6] $auto$opt_expr.cc:205:group_cell_inputs$17125 [3] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [11:10] $auto$opt_expr.cc:205:group_cell_inputs$17125 [2] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [7] $auto$opt_expr.cc:205:group_cell_inputs$17125 [1] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [4] $auto$opt_expr.cc:205:group_cell_inputs$17125 [0] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [1:0] }
      New connections: { $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [31] $auto$opt_expr.cc:205:group_cell_inputs$17125 [17:14] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [25] $auto$opt_expr.cc:205:group_cell_inputs$17125 [12] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [21] $auto$opt_expr.cc:205:group_cell_inputs$17125 [10:7] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [15] $auto$opt_expr.cc:205:group_cell_inputs$17125 [5:4] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [9] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [6] $flatten\u_app.$3\crc32$func$../hdl/demo/app.v:352$1018.$result[31:0]$1112 [3] } = { \u_app.crc32_q [30:26] \u_app.crc32_q [24:23] \u_app.crc32_q [20:16] \u_app.crc32_q [14:12] \u_app.crc32_q [8] \u_app.crc32_q [5] \u_app.crc32_q [2] }
    Consolidated identical input bits for $mux cell $flatten\u_app.$procmux$5733:
      Old ports: A=4'0001, B=4'0101, Y=$flatten\u_app.$11\state_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_app.$11\state_d[3:0] [2]
      New connections: { $flatten\u_app.$11\state_d[3:0] [3] $flatten\u_app.$11\state_d[3:0] [1:0] } = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_app.\u_ram.$ternary$../../common/hdl/ice40/ram.v:40$2555:
      Old ports: A=16'1111111100000000, B=16'0000000011111111, Y=\u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK
      New ports: A=2'10, B=2'01, Y={ \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
      New connections: { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [15:9] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [7:1] } = { \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [8] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] \u_app.u_ram.u_ram_blocks[0].u_ram_words[0].u_ram256x16.MASK [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$sub$../../../usb_cdc/in_fifo.v:133$2948_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:133$2949_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896:
      Old ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [3:0] }, B=8, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y
      New ports: A={ $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [31] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$sub$../../../usb_cdc/out_fifo.v:186$2895_Y [3:0] }, B=5'01000, Y=$flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [31:5] = { $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] $flatten\u_usb_cdc.\u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:186$2896_Y [4] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$10519:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2408 [14] $auto$opt_expr.cc:205:group_cell_inputs$17089 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2408 [1] $auto$opt_expr.cc:205:group_cell_inputs$17089 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17089 [14] $auto$opt_expr.cc:205:group_cell_inputs$17089 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17089 [13] $auto$opt_expr.cc:205:group_cell_inputs$17089 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2371
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2408 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2408 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17089 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2371 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2371 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2371 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2371 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2371 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17089 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6950:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2363 [14] $auto$opt_expr.cc:205:group_cell_inputs$17082 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2363 [1] $auto$opt_expr.cc:205:group_cell_inputs$17082 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17082 [14] $auto$opt_expr.cc:205:group_cell_inputs$17082 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17082 [13] $auto$opt_expr.cc:205:group_cell_inputs$17082 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2408 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17089 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2408 [1] $auto$opt_expr.cc:205:group_cell_inputs$17089 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2363 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2363 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17082 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2408 [15] $auto$opt_expr.cc:205:group_cell_inputs$17089 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2408 [14] $auto$opt_expr.cc:205:group_cell_inputs$17089 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:450$2102.$result[15:0]$2408 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17082 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6961:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2359 [14] $auto$opt_expr.cc:205:group_cell_inputs$17075 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2359 [1] $auto$opt_expr.cc:205:group_cell_inputs$17075 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17075 [14] $auto$opt_expr.cc:205:group_cell_inputs$17075 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17075 [13] $auto$opt_expr.cc:205:group_cell_inputs$17075 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2363 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17082 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2363 [1] $auto$opt_expr.cc:205:group_cell_inputs$17082 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2359 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2359 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17075 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2363 [15] $auto$opt_expr.cc:205:group_cell_inputs$17082 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2363 [14] $auto$opt_expr.cc:205:group_cell_inputs$17082 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2363 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17075 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6972:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2355 [14] $auto$opt_expr.cc:205:group_cell_inputs$17068 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2355 [1] $auto$opt_expr.cc:205:group_cell_inputs$17068 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17068 [14] $auto$opt_expr.cc:205:group_cell_inputs$17068 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17068 [13] $auto$opt_expr.cc:205:group_cell_inputs$17068 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2359 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17075 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2359 [1] $auto$opt_expr.cc:205:group_cell_inputs$17075 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2355 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2355 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17068 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2359 [15] $auto$opt_expr.cc:205:group_cell_inputs$17075 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2359 [14] $auto$opt_expr.cc:205:group_cell_inputs$17075 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2359 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17068 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6983:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2351 [14] $auto$opt_expr.cc:205:group_cell_inputs$17061 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2351 [1] $auto$opt_expr.cc:205:group_cell_inputs$17061 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17061 [14] $auto$opt_expr.cc:205:group_cell_inputs$17061 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17061 [13] $auto$opt_expr.cc:205:group_cell_inputs$17061 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2355 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17068 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2355 [1] $auto$opt_expr.cc:205:group_cell_inputs$17068 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2351 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2351 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17061 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2355 [15] $auto$opt_expr.cc:205:group_cell_inputs$17068 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2355 [14] $auto$opt_expr.cc:205:group_cell_inputs$17068 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2355 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17061 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6994:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2347 [14] $auto$opt_expr.cc:205:group_cell_inputs$17054 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2347 [1] $auto$opt_expr.cc:205:group_cell_inputs$17054 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17054 [14] $auto$opt_expr.cc:205:group_cell_inputs$17054 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17054 [13] $auto$opt_expr.cc:205:group_cell_inputs$17054 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2351 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17061 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2351 [1] $auto$opt_expr.cc:205:group_cell_inputs$17061 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2347 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2347 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17054 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2351 [15] $auto$opt_expr.cc:205:group_cell_inputs$17061 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2351 [14] $auto$opt_expr.cc:205:group_cell_inputs$17061 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2351 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17054 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7005:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2343 [14] $auto$opt_expr.cc:205:group_cell_inputs$17047 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2343 [1] $auto$opt_expr.cc:205:group_cell_inputs$17047 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17047 [14] $auto$opt_expr.cc:205:group_cell_inputs$17047 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$17047 [13] $auto$opt_expr.cc:205:group_cell_inputs$17047 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2347 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17054 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2347 [1] $auto$opt_expr.cc:205:group_cell_inputs$17054 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2343 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2343 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17047 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2347 [15] $auto$opt_expr.cc:205:group_cell_inputs$17054 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2347 [14] $auto$opt_expr.cc:205:group_cell_inputs$17054 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2347 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17047 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7016:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17040 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$17040 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2343 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$17047 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2343 [1] $auto$opt_expr.cc:205:group_cell_inputs$17047 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17040 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2343 [15] $auto$opt_expr.cc:205:group_cell_inputs$17047 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2343 [14] $auto$opt_expr.cc:205:group_cell_inputs$17047 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:444$2101.$result[15:0]$2343 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7082:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7100:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7340:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8804:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17035 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2328 [1] $auto$opt_expr.cc:205:group_cell_inputs$17035 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17035 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17035 [3] $auto$opt_expr.cc:205:group_cell_inputs$17035 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2332
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2328 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17035 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2332 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2332 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2332 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2332 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17035 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8823:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17030 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2324 [1] $auto$opt_expr.cc:205:group_cell_inputs$17030 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17030 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17030 [3] $auto$opt_expr.cc:205:group_cell_inputs$17030 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2328 [4] $auto$opt_expr.cc:205:group_cell_inputs$17035 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2328 [1] $auto$opt_expr.cc:205:group_cell_inputs$17035 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2324 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17030 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17035 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2328 [4] $auto$opt_expr.cc:205:group_cell_inputs$17035 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2328 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17030 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8842:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17025 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2320 [1] $auto$opt_expr.cc:205:group_cell_inputs$17025 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17025 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17025 [3] $auto$opt_expr.cc:205:group_cell_inputs$17025 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2324 [4] $auto$opt_expr.cc:205:group_cell_inputs$17030 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2324 [1] $auto$opt_expr.cc:205:group_cell_inputs$17030 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2320 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17025 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17030 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2324 [4] $auto$opt_expr.cc:205:group_cell_inputs$17030 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2324 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17025 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8861:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17020 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2316 [1] $auto$opt_expr.cc:205:group_cell_inputs$17020 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17020 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17020 [3] $auto$opt_expr.cc:205:group_cell_inputs$17020 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2320 [4] $auto$opt_expr.cc:205:group_cell_inputs$17025 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2320 [1] $auto$opt_expr.cc:205:group_cell_inputs$17025 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2316 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17020 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17025 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2320 [4] $auto$opt_expr.cc:205:group_cell_inputs$17025 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2320 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17020 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8880:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17015 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2312 [1] $auto$opt_expr.cc:205:group_cell_inputs$17015 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17015 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17015 [3] $auto$opt_expr.cc:205:group_cell_inputs$17015 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2316 [4] $auto$opt_expr.cc:205:group_cell_inputs$17020 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2316 [1] $auto$opt_expr.cc:205:group_cell_inputs$17020 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2312 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17015 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17020 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2316 [4] $auto$opt_expr.cc:205:group_cell_inputs$17020 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2316 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17015 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8899:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17010 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2308 [1] $auto$opt_expr.cc:205:group_cell_inputs$17010 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17010 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17010 [3] $auto$opt_expr.cc:205:group_cell_inputs$17010 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2312 [4] $auto$opt_expr.cc:205:group_cell_inputs$17015 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2312 [1] $auto$opt_expr.cc:205:group_cell_inputs$17015 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2308 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17010 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17015 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2312 [4] $auto$opt_expr.cc:205:group_cell_inputs$17015 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2312 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17010 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8918:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17005 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2304 [1] $auto$opt_expr.cc:205:group_cell_inputs$17005 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17005 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17005 [3] $auto$opt_expr.cc:205:group_cell_inputs$17005 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2308 [4] $auto$opt_expr.cc:205:group_cell_inputs$17010 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2308 [1] $auto$opt_expr.cc:205:group_cell_inputs$17010 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2304 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17005 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17010 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2308 [4] $auto$opt_expr.cc:205:group_cell_inputs$17010 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2308 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17005 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8937:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$17000 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2300 [1] $auto$opt_expr.cc:205:group_cell_inputs$17000 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17000 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$17000 [3] $auto$opt_expr.cc:205:group_cell_inputs$17000 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2304 [4] $auto$opt_expr.cc:205:group_cell_inputs$17005 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2304 [1] $auto$opt_expr.cc:205:group_cell_inputs$17005 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2300 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$17000 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17005 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2304 [4] $auto$opt_expr.cc:205:group_cell_inputs$17005 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2304 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$17000 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8956:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16995 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2296 [1] $auto$opt_expr.cc:205:group_cell_inputs$16995 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16995 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16995 [3] $auto$opt_expr.cc:205:group_cell_inputs$16995 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2300 [4] $auto$opt_expr.cc:205:group_cell_inputs$17000 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2300 [1] $auto$opt_expr.cc:205:group_cell_inputs$17000 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2296 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16995 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$17000 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2300 [4] $auto$opt_expr.cc:205:group_cell_inputs$17000 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2300 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16995 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8975:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$16990 [1] $auto$opt_expr.cc:205:group_cell_inputs$16990 [2] $auto$opt_expr.cc:205:group_cell_inputs$16990 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$16990 [1] $auto$wreduce.cc:454:run$16872 [1] $auto$opt_expr.cc:205:group_cell_inputs$16990 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2296 [4] $auto$opt_expr.cc:205:group_cell_inputs$16995 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2296 [1] $auto$opt_expr.cc:205:group_cell_inputs$16995 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16990 [2] 1'1 }, B={ $auto$wreduce.cc:454:run$16872 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16995 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2296 [4] $auto$opt_expr.cc:205:group_cell_inputs$16995 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:416$2099.$result[4:0]$2296 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$16990 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$8994:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$16990 [1] $auto$wreduce.cc:454:run$16872 [1] $auto$opt_expr.cc:205:group_cell_inputs$16990 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$16990 [1:0]
      New connections: $auto$wreduce.cc:454:run$16872 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3278:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:454:run$16883 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$16883 [7]
      New connections: $auto$wreduce.cc:454:run$16883 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3357:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$16883 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0]
      New ports: A=$auto$wreduce.cc:454:run$16883 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3633:
      Old ports: A=6'1xx1xx, B=6'000000, Y=$auto$wreduce.cc:454:run$16887 [5:0]
      New ports: A=2'1x, B=2'00, Y={ $auto$wreduce.cc:454:run$16887 [2] $auto$wreduce.cc:454:run$16887 [0] }
      New connections: { $auto$wreduce.cc:454:run$16887 [5:3] $auto$wreduce.cc:454:run$16887 [1] } = { $auto$wreduce.cc:454:run$16887 [2] $auto$wreduce.cc:454:run$16887 [0] $auto$wreduce.cc:454:run$16887 [0] $auto$wreduce.cc:454:run$16887 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3673:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$3741:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7133:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$5\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7148:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7432:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$3357:
      Old ports: A=$auto$wreduce.cc:454:run$16883 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:454:run$16883 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$6\data_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \demo.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7190:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$7202:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$9\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \demo.
Performed a total of 53 changes.

15.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

15.29.6. Executing OPT_DFF pass (perform DFF optimizations).

15.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

15.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~5 debug messages>

15.29.9. Rerunning OPT passes. (Maybe there is more to do..)

15.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~137 debug messages>

15.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.29.13. Executing OPT_DFF pass (perform DFF optimizations).

15.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

15.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.29.16. Rerunning OPT passes. (Maybe there is more to do..)

15.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \demo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~137 debug messages>

15.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \demo.
Performed a total of 0 changes.

15.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.29.20. Executing OPT_DFF pass (perform DFF optimizations).

15.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.29.23. Finished OPT passes. (There is nothing left to do.)

15.30. Executing ICE40_WRAPCARRY pass (wrap carries).

15.31. Executing TECHMAP pass (map to technology primitives).

15.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

15.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

15.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:7d5971b54b461b7add31f91efbc09f607cc6e9eb$paramod$96442f7019a5636b753c86322cd54e9fe701f627\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod$274c8d34472ef950383656115be6e1c8ace5024c\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $reduce_xnor.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ice40_alu for cells of type $alu.
Using template $paramod$c9511eeb847f2aa95252b1013477609463f67ee0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$dde52db7035cb02b3cc5e73865788532339e3bcb\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:d706445b01d30e7e39c300843f011860ca2fe277$paramod$4cab501b307a93c2d80616155318b09503c0bdfa\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:055ddd148d72874b0eef92b3fb8db7ea91555f2d$paramod$9797c0808113a9330398efac506bd8e3f4e47381\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:66238140670a84ed07c7d89f723c4d7c895acfde$paramod$ca62cfdb92da5685ea9fec16e4f8f797c2bd1e14\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:006c8a602c6573ea77dba12a1a2e26f798c1b5c2$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:58cf7e6babd57877aa1d2cbe56a5d5853f8eb1a1$paramod$580d2522be23e58e745a0a8e1a08059c8b2646c4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr'.

15.31.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~5413 debug messages>

15.31.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~5 debug messages>
Removed 0 unused cells and 7 unused wires.
Using template $paramod$constmap:990335307493dcd5df99900ceece5449454920cb$paramod$1896406123e17fbe261b00fc5de7eecd0def4bdd\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~1004 debug messages>

15.32. Executing OPT pass (performing simple optimizations).

15.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~13724 debug messages>

15.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~12015 debug messages>
Removed a total of 4005 cells.

15.32.3. Executing OPT_DFF pass (perform DFF optimizations).

15.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 3536 unused cells and 2914 unused wires.
<suppressed ~3537 debug messages>

15.32.5. Finished fast OPT passes.

15.33. Executing ICE40_OPT pass (performing simple optimizations).

15.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16894.slice[0].carry: CO=\u_app.mem_addr_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16897.slice[0].carry: CO=\u_app.wait_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16900.slice[0].carry: CO=\u_app.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16903.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16906.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16912.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16915.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_in_fifo.in_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16915.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16915.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16918.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16924.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16927.slice[0].carry: CO=\u_usb_cdc.u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16927.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16927.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16930.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16933.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16936.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16942.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16945.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16948.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) demo.$auto$alumacc.cc:485:replace_alu$16954.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

15.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~99 debug messages>

15.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

15.33.4. Executing OPT_DFF pass (perform DFF optimizations).

15.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

15.33.6. Rerunning OPT passes. (Removed registers in this run.)

15.33.7. Running ICE40 specific optimizations.

15.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.33.10. Executing OPT_DFF pass (perform DFF optimizations).

15.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.33.12. Finished OPT passes. (There is nothing left to do.)

15.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

15.35. Executing TECHMAP pass (map to technology primitives).

15.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

15.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~576 debug messages>

15.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16894.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16897.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16900.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16903.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16906.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16912.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16915.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16915.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16918.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16924.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16927.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16927.slice[4].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16930.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16933.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16936.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16942.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16945.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16948.slice[0].carry ($lut).
Mapping demo.$auto$alumacc.cc:485:replace_alu$16954.slice[0].carry ($lut).

15.38. Executing ICE40_OPT pass (performing simple optimizations).

15.38.1. Running ICE40 specific optimizations.

15.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.
<suppressed ~754 debug messages>

15.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
<suppressed ~1725 debug messages>
Removed a total of 575 cells.

15.38.4. Executing OPT_DFF pass (perform DFF optimizations).

15.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..
Removed 0 unused cells and 3878 unused wires.
<suppressed ~1 debug messages>

15.38.6. Rerunning OPT passes. (Removed registers in this run.)

15.38.7. Running ICE40 specific optimizations.

15.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module demo.

15.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\demo'.
Removed a total of 0 cells.

15.38.10. Executing OPT_DFF pass (perform DFF optimizations).

15.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \demo..

15.38.12. Finished OPT passes. (There is nothing left to do.)

15.39. Executing TECHMAP pass (map to technology primitives).

15.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

15.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

15.40. Executing ABC pass (technology mapping using ABC).

15.40.1. Extracting gate netlist of module `\demo' to `<abc-temp-dir>/input.blif'..
Extracted 5295 gates and 5981 wires to a netlist network with 684 inputs and 548 outputs.

15.40.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     919.
ABC: Participating nodes from both networks       =    2033.
ABC: Participating nodes from the first network   =     918. (  63.66 % of nodes)
ABC: Participating nodes from the second network  =    1115. (  77.32 % of nodes)
ABC: Node pairs (any polarity)                    =     918. (  63.66 % of names can be moved)
ABC: Node pairs (same polarity)                   =     788. (  54.65 % of names can be moved)
ABC: Total runtime =     0.18 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

15.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1441
ABC RESULTS:        internal signals:     4749
ABC RESULTS:           input signals:      684
ABC RESULTS:          output signals:      548
Removing temp directory.

15.41. Executing ICE40_WRAPCARRY pass (wrap carries).

15.42. Executing TECHMAP pass (map to technology primitives).

15.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

15.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 80 unused cells and 3127 unused wires.

15.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1516
  1-LUT               14
  2-LUT              270
  3-LUT              458
  4-LUT              774
  with \SB_CARRY    (#0)   79
  with \SB_CARRY    (#1)   77

Eliminating LUTs.
Number of LUTs:     1516
  1-LUT               14
  2-LUT              270
  3-LUT              458
  4-LUT              774
  with \SB_CARRY    (#0)   79
  with \SB_CARRY    (#1)   77

Combining LUTs.
Number of LUTs:     1482
  1-LUT               14
  2-LUT              230
  3-LUT              436
  4-LUT              802
  with \SB_CARRY    (#0)   79
  with \SB_CARRY    (#1)   77

Eliminated 0 LUTs.
Combined 34 LUTs.
<suppressed ~8188 debug messages>

15.44. Executing TECHMAP pass (map to technology primitives).

15.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

15.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$02fbd2dfd8b419c0d6fd5205680ad063cd40eac8\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$c246282e335ad4ae4b292e7b58340f0447c82424\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$70e260b11d61c2beb07d1dff789df1caf45cc3d9\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$65638f8febbdd45770f403709fe5a3c8c1481fab\$lut for cells of type $lut.
Using template $paramod$f90239dab41c021bca0caaeb9b4595162a1d3311\$lut for cells of type $lut.
Using template $paramod$91d39336894306a617d653c6f2055a1c552b81f2\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$0685b1526b35522c6f4e806efbcc79b90845c034\$lut for cells of type $lut.
Using template $paramod$9f3dfdbcba28dfc5a4a002f65a3f66c90387c291\$lut for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$1e23f824fdc19eefdb19bcac80781dccbfb5d8fd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$a86299e9fbfd5faf85d540b9af0e759bc8421f9c\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$80cbd08923107235732b36a5d5a7181977144217\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$821131537f5bd0b4836f5026076702f8fb1bcdf3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$8afe9f9396e222eb1bca50c99e9bab03367fbe83\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$6f8c8cdc4b3e951baba96b2acd13eabbb5e850fe\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$17353202acd85413c157354269332acedc0139e0\$lut for cells of type $lut.
Using template $paramod$d81e419182194220fe1d6dd96690c56b1648ff58\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$ad9afe568e97c0bb73618642f5dd77addc807716\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$5037893c2f0202cbda412b45a61ab57b51500aee\$lut for cells of type $lut.
Using template $paramod$7843e8c123bb8acf2cb35298776a29dcf1524827\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$9119230fb968102e295516c9a2b2b6b11cf52499\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$e91fd7c0b83fa86f9e17b44e81b053b9681b527b\$lut for cells of type $lut.
Using template $paramod$857e9056c086263b030aedb4cd368cf1f5874d11\$lut for cells of type $lut.
Using template $paramod$6a5f33f92636a6ed35a44dae3ad2fe98911c6537\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$49867e9c8af924ee11719e3461b11a6be0ebaa53\$lut for cells of type $lut.
Using template $paramod$d96bc836a2b69aefc36f997cbf30cf5f94e1df6c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$c9994e2a733aa21e4bfe57075af37a9c5257c791\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$fec5a3e586b1930427fa7af9f5aac7fd41e707a1\$lut for cells of type $lut.
Using template $paramod$7273cc095094e6935b52f63f704faeefd4e2fcbd\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$b9948a73a231c58d0ab55a22f9f8db02fd7396db\$lut for cells of type $lut.
Using template $paramod$10b0fe3049cfd7e6d38533387eb2b0cfded868cf\$lut for cells of type $lut.
Using template $paramod$e7757b2d317771cca578effc1d1433759b825f83\$lut for cells of type $lut.
Using template $paramod$38a207c707820f72f67386d2619ee46ee88964f9\$lut for cells of type $lut.
Using template $paramod$6047691d8bbb6cff4c2e5680ed3445ca5625ef2f\$lut for cells of type $lut.
Using template $paramod$71309a2bd1495753926706a75a30f2830ecec385\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$7ad6771b9b40fd01d98988c39e9c94d34bc85f74\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$ee0b95666c5f19a74f3c77f977b0f23c47cc469e\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$acb55385383eb6e0dd46a2fd1eab59cbc9d127ed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$5ab8703b1aa62946296547e85dc0a19366704a74\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$ec731ba0b03f9a8c2f9a148aad53e934d7e8d215\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$4c07181132d053bb43ff2133785b3c80ebe9a283\$lut for cells of type $lut.
Using template $paramod$de0cfbf042671e74ccda8afd309cd5db894ca1a6\$lut for cells of type $lut.
Using template $paramod$7db80a93c7c798c00e91ddd3fe6394daec80a6c1\$lut for cells of type $lut.
Using template $paramod$83ee59f46eb162e73a2d3ee6c047e91158527ba8\$lut for cells of type $lut.
Using template $paramod$9583ab40db57ba76ead4c869be5b61dc3f252411\$lut for cells of type $lut.
Using template $paramod$82ac4228e04c92c7b8c133bfa256dd480e0cef1d\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$8002feb72fff90c4a4afc593a63ffae81c8e5c37\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$9ce83c401f07863ef6c07aa36141bf86d010bac8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$0bd56cf5130d265bdf3651844aad5160126b46af\$lut for cells of type $lut.
Using template $paramod$d990503bd4013812de761df73674b53eeb4f2408\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$7ffac03cd0abd3a28c1c30cc28dbcbcc23ba7457\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$1360f2ce6b943fa5302057e0adcadcb97e8fa937\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$5a2996ce01b68c3a0fbb2579065cf11a71b097d8\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4436 debug messages>
Removed 0 unused cells and 3328 unused wires.

15.45. Executing AUTONAME pass.
Renamed 49281 objects in module demo (83 iterations).
<suppressed ~3002 debug messages>

15.46. Executing HIERARCHY pass (managing design hierarchy).

15.46.1. Analyzing design hierarchy..
Top module:  \demo

15.46.2. Analyzing design hierarchy..
Top module:  \demo
Removed 0 unused modules.

15.47. Printing statistics.

=== demo ===

   Number of wires:               1261
   Number of wire bits:           4411
   Number of public wires:        1261
   Number of public wire bits:    4411
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2108
     SB_CARRY                       79
     SB_DFF                          2
     SB_DFFE                         4
     SB_DFFER                      452
     SB_DFFES                        7
     SB_DFFR                        69
     SB_DFFS                         4
     SB_GB                           1
     SB_IO                           3
     SB_LUT4                      1482
     SB_RAM40_4K                     4
     SB_RGBA_DRV                     1

15.48. Executing CHECK pass (checking for obvious problems).
Checking module demo...
Found and reported 0 problems.

16. Executing JSON backend.

End of script. Logfile hash: ddf51f16e7, CPU: user 9.31s system 0.26s, MEM: 133.29 MB peak
Yosys 0.10+46 (git sha1 52ba31b1c, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 47x opt_expr (2 sec), 12% 26x opt_clean (1 sec), ...
