// Seed: 471057584
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output id_3,
    input reg id_4
);
  logic id_5;
  logic id_6, id_7;
  logic id_8;
  initial begin
    id_3 <= id_4;
  end
endmodule
