<profile>

<section name = "Vivado HLS Report for 'Conv1DMac_new415'" level="0">
<item name = "Date">Wed Apr 26 21:03:26 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">S1</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.369, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">262148, 262148, 262148, 262148, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_ofmChannels_loop_neuronFold_loop_synapseFold">262146, 262146, 4, 1, 1, 262144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 0, 0, 568</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 260</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 147</column>
<column name="Register">0, -, 336, 96</column>
<specialColumn name="Available">1090, 900, 437200, 218600</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="computeS1_mux_164DeQ_x_x_x_U107">computeS1_mux_164DeQ_x_x_x, 0, 0, 0, 65</column>
<column name="computeS1_mux_164DeQ_x_x_x_U108">computeS1_mux_164DeQ_x_x_x, 0, 0, 0, 65</column>
<column name="computeS1_mux_164DeQ_x_x_x_U109">computeS1_mux_164DeQ_x_x_x, 0, 0, 0, 65</column>
<column name="computeS1_mux_164DeQ_x_x_x_U110">computeS1_mux_164DeQ_x_x_x, 0, 0, 0, 65</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="weights4_m_weights_V_U">Conv1DMac_new415_QgW, 1, 0, 0, 1024, 8, 1, 8192</column>
<column name="weights4_m_weights_V_1_U">Conv1DMac_new415_Rg6, 1, 0, 0, 1024, 8, 1, 8192</column>
<column name="weights4_m_weights_V_2_U">Conv1DMac_new415_Shg, 1, 0, 0, 1024, 8, 1, 8192</column>
<column name="weights4_m_weights_V_3_U">Conv1DMac_new415_Thq, 1, 0, 0, 1024, 8, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_1_fu_599_p2">*, 0, 0, 41, 8, 8</column>
<column name="p_Val2_2_fu_675_p2">*, 0, 0, 41, 8, 8</column>
<column name="p_Val2_3_fu_751_p2">*, 0, 0, 41, 8, 8</column>
<column name="p_Val2_s_fu_523_p2">*, 0, 0, 41, 8, 8</column>
<column name="indvar_flatten_next3_fu_363_p2">+, 0, 0, 26, 1, 19</column>
<column name="indvar_flatten_op_fu_495_p2">+, 0, 0, 19, 12, 1</column>
<column name="macRegisters_0_V_fu_844_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_1_V_fu_858_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_2_V_fu_872_p2">+, 0, 0, 8, 8, 8</column>
<column name="macRegisters_3_V_fu_886_p2">+, 0, 0, 8, 8, 8</column>
<column name="nm_1_fu_417_p2">+, 0, 0, 15, 1, 5</column>
<column name="p_Val2_22_1_fu_991_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_22_2_fu_1034_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_22_3_fu_1077_p2">+, 0, 0, 15, 8, 8</column>
<column name="p_Val2_4_fu_948_p2">+, 0, 0, 15, 8, 8</column>
<column name="sf_1_fu_489_p2">+, 0, 0, 15, 7, 1</column>
<column name="tmp1_fu_838_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp2_fu_852_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp3_fu_866_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp4_fu_880_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_42_fu_477_p2">+, 0, 0, 17, 10, 10</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter3">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_1_fu_665_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_2_fu_741_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_3_fu_817_p2">and, 0, 0, 2, 1, 1</column>
<column name="qb_assign_2_fu_589_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_91_mid_fu_411_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten3_fu_357_p2">icmp, 0, 0, 18, 19, 20</column>
<column name="exitcond_flatten_fu_369_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="tmp_227_1_fu_659_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_227_2_fu_735_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_227_3_fu_811_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_353_fu_405_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="tmp_48_fu_583_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="tmp_62_fu_483_p2">icmp, 0, 0, 11, 7, 6</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="tmp_354_fu_423_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_45_fu_559_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_51_fu_635_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_55_fu_711_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_59_fu_787_p2">or, 0, 0, 2, 1, 1</column>
<column name="indvar_flatten_next_fu_501_p3">select, 0, 0, 12, 1, 1</column>
<column name="nm_mid2_fu_465_p3">select, 0, 0, 5, 1, 5</column>
<column name="nm_mid_fu_375_p3">select, 0, 0, 5, 1, 1</column>
<column name="nm_t_mid2_fu_457_p3">select, 0, 0, 4, 1, 4</column>
<column name="nm_t_mid_fu_391_p3">select, 0, 0, 4, 1, 1</column>
<column name="sf_mid2_fu_429_p3">select, 0, 0, 7, 1, 1</column>
<column name="tmp_90_mid2_fu_449_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_90_mid_fu_383_p3">select, 0, 0, 10, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="not_exitcond_flatten_fu_399_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten3_reg_281">9, 2, 19, 38</column>
<column name="indvar_flatten_reg_292">9, 2, 12, 24</column>
<column name="macRegisters_0_V_1_fu_200">9, 2, 8, 16</column>
<column name="macRegisters_1_V_1_fu_204">9, 2, 8, 16</column>
<column name="macRegisters_2_V_1_fu_208">9, 2, 8, 16</column>
<column name="macRegisters_3_V_1_fu_212">9, 2, 8, 16</column>
<column name="nm_reg_303">9, 2, 5, 10</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="sf_reg_314">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="exitcond_flatten3_reg_1124">1, 0, 1, 0</column>
<column name="indvar_flatten3_reg_281">19, 0, 19, 0</column>
<column name="indvar_flatten_reg_292">12, 0, 12, 0</column>
<column name="macRegisters_0_V_1_fu_200">8, 0, 8, 0</column>
<column name="macRegisters_1_V_1_fu_204">8, 0, 8, 0</column>
<column name="macRegisters_2_V_1_fu_208">8, 0, 8, 0</column>
<column name="macRegisters_3_V_1_fu_212">8, 0, 8, 0</column>
<column name="nm_reg_303">5, 0, 5, 0</column>
<column name="nm_t_mid2_reg_1133">4, 0, 4, 0</column>
<column name="p_Val2_81_1_reg_1200">8, 0, 8, 0</column>
<column name="p_Val2_81_2_reg_1210">8, 0, 8, 0</column>
<column name="p_Val2_81_3_reg_1220">8, 0, 8, 0</column>
<column name="p_Val2_s_139_reg_1190">8, 0, 8, 0</column>
<column name="qb_assign_2_1_reg_1205">1, 0, 1, 0</column>
<column name="qb_assign_2_2_reg_1215">1, 0, 1, 0</column>
<column name="qb_assign_2_3_reg_1225">1, 0, 1, 0</column>
<column name="qb_assign_2_reg_1195">1, 0, 1, 0</column>
<column name="sf_reg_314">7, 0, 7, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_42_reg_1146">10, 0, 10, 0</column>
<column name="tmp_62_reg_1151">1, 0, 1, 0</column>
<column name="tmp_V_reg_1165">8, 0, 8, 0</column>
<column name="exitcond_flatten3_reg_1124">64, 32, 1, 0</column>
<column name="nm_t_mid2_reg_1133">64, 32, 4, 0</column>
<column name="tmp_62_reg_1151">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv1DMac_new415, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Conv1DMac_new415, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Conv1DMac_new415, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Conv1DMac_new415, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Conv1DMac_new415, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Conv1DMac_new415, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Conv1DMac_new415, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Conv1DMac_new415, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Conv1DMac_new415, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Conv1DMac_new415, return value</column>
<column name="in_V_V_dout">in, 8, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 32, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
