# Lightyear

![](https://img.shields.io/badge/Simulation-Passed-brightgreen)![](https://img.shields.io/badge/FPGA-Passed-brightgreen)

> Run on XC7A35T-ICPG236C FPGA board

A toy CPU supporting part of RV32I Instruction set, implementing dynamic scheduling by tomasulo algorithm, providing speculation and precise exception. MS108 Course Project.



#### Feature

- [x] 16 entries RS, 16 entries LSB and 16 entries ROB
- [x] 255 entries direct mapping i-cache supporting throughput of one instruction per cycle
- [x] 4 entries write buffer, providing *scary fast* memory performance
- [x] 255 entries 2-bit saturating counter branch predictor
- [x] LSB support incomplete order execution by checking RAW
- [ ] Multiple Issue 



#### Performance

|        |  Pi  | Superloop | bulgarian | Basicopt1 | Magic |
| :----: | :--: | :-------: | :-------: | :-------: | :---: |
| Cycles |      |           |           |           |       |
| Time/s |      |           |           |           |       |

> Cycles tested in simulation by adding \$display($time) in hci.v
>
> Time tested on 100Mhz FPGA board



#### Design schematic



#### Synthesis schematic



#### Repo Structure

```
ğŸ“¦CPU
 â”£ ğŸ“‚doc
 â”ƒ â”£ ğŸ“œChangeFreq.pdf
 â”ƒ â”£ ğŸ“œHello World.png
 â”ƒ â”£ ğŸ“œInstructions.png
 â”ƒ â”£ ğŸ“œProject Introduction.pptx
 â”ƒ â”£ ğŸ“œProjectLog.md
 â”ƒ â”£ ğŸ“œStructure.png
 â”ƒ â”— ğŸ“œvivadoDemo.pdf
 â”£ ğŸ“‚riscv
 â”ƒ â”£ ğŸ“‚ctrl																		Interface with FPGA
 â”ƒ â”£ ğŸ“‚sim																		Testbench, add to Vivado project only in simulation
 â”ƒ â”£ ğŸ“‚src																		My code
 â”ƒ â”ƒ â”£ ğŸ“‚common																Provided UART and RAM
 â”ƒ â”ƒ â”ƒ â”£ ğŸ“‚block_ram													RAM
 â”ƒ â”ƒ â”ƒ â”£ ğŸ“‚fifo																FIFO queue for io buffer
 â”ƒ â”ƒ â”ƒ â”— ğŸ“‚uart																Universal Asynchronous Receiver/Transmitter
 â”ƒ â”ƒ â”£ ğŸ“œBasys-3-Master.xdc										Constraint file provided for creating project in vivado
 â”ƒ â”ƒ â”£ ğŸ“œalu.v																Arithmetic logic unit
 â”ƒ â”ƒ â”£ ğŸ“œbp.v																	BTB Branch Prediction
 â”ƒ â”ƒ â”£ ğŸ“œconstant.v														Defines statement
 â”ƒ â”ƒ â”£ ğŸ“œcpu.v																Connect all submodule together
 â”ƒ â”ƒ â”£ ğŸ“œdecode.v															Combinatorial logic for instruction decode
 â”ƒ â”ƒ â”£ ğŸ“œfetcher.v														PC/IF/i-cache
 â”ƒ â”ƒ â”£ ğŸ“œhci.v																A data bus between UART/RAM and CPU
 â”ƒ â”ƒ â”£ ğŸ“œlsb.v																Load store buffer
 â”ƒ â”ƒ â”£ ğŸ“œmemCtrl.v														Interface with RAM, deal with structure hazard
 â”ƒ â”ƒ â”£ ğŸ“œram.v																RAM
 â”ƒ â”ƒ â”£ ğŸ“œregisters.v													Register file
 â”ƒ â”ƒ â”£ ğŸ“œriscv_top.v													Top design
 â”ƒ â”ƒ â”£ ğŸ“œrob.v																Reorder buffer
 â”ƒ â”ƒ â”— ğŸ“œrs.v																	Reservation station
 â”ƒ â”£ ğŸ“‚sys																		Help compile, includes io.h
 â”ƒ â”£ ğŸ“‚testcase																Testcases from TA
 â”ƒ â”£ ğŸ“œFPGA_test.py														Test correctness on FPGA
 â”ƒ â”£ ğŸ“œFPGA_test_without_tool_chain.py				My script using compiled .bin to test
 â”ƒ â”£ ğŸ“œautorun_fpga.sh												Component of FPGA_test.py
 â”ƒ â”£ ğŸ“œautorun_fpga_without_tool_chain.sh			Component of FPGA_test_without_tool_chain.py
 â”ƒ â”£ ğŸ“œbuild_test.sh													Run it to build test.data and test.bin from test.c
 â”ƒ â”£ ğŸ“œgenerate_bin.py												My script used to generate all .bin
 â”ƒ â”£ ğŸ“œgenerate_bin_bash.sh										Component of generate_bin.py
 â”ƒ â”£ ğŸ“œmy_check_test.sh												My script runs test and diff output with .ans
 â”ƒ â”£ ğŸ“œmy_run_test.sh													My script used to run simulation test
 â”ƒ â”£ ğŸ“œrun_test.sh														Run test
 â”ƒ â”— ğŸ“œrun_test_fpga.sh												Run specific test on FPGA
 â”£ ğŸ“œREADME.md
 â”— ğŸ“œserial.zip																A third-party library for interfacing with FPGA ports
```