// Seed: 1941525564
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2
    , id_4
);
  initial id_2 = 1 && !~1;
  logic id_5, id_6, id_7;
  assign id_6 = 1'b0 + 1'b0;
  assign id_7 = id_4;
endmodule
