
deepsleep_gcc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001e08  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stack        00001000  10000000  10000000  00030000  2**2
                  ALLOC
  2 .data         00000014  10001000  00001e08  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000110  10001014  00001e1c  00021014  2**2
                  ALLOC
  4 .ARM.attributes 00000037  00000000  00000000  00021014  2**0
                  CONTENTS, READONLY
  5 .debug_info   0000ba9a  00000000  00000000  0002104b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00002537  00000000  00000000  0002cae5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 00000820  00000000  00000000  0002f01c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_ranges 000012c8  00000000  00000000  0002f83c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000049a0  00000000  00000000  00030b04  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00002fac  00000000  00000000  000354a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      0000007c  00000000  00000000  00038450  2**0
                  CONTENTS, READONLY
 12 .debug_frame  000017c4  00000000  00000000  000384cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000403a  00000000  00000000  00039c90  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <g_am_pfnVectors>:
       0:	00 10 00 10 79 03 00 00 e1 03 00 00 21 04 00 00     ....y.......!...
      10:	21 04 00 00 21 04 00 00 21 04 00 00 00 00 00 00     !...!...!.......
	...
      2c:	e7 03 00 00 e7 03 00 00 00 00 00 00 e7 03 00 00     ................
      3c:	e7 03 00 00 e7 03 00 00 e7 03 00 00 e7 03 00 00     ................
      4c:	e7 03 00 00 e7 03 00 00 e7 03 00 00 e7 03 00 00     ................
      5c:	e7 03 00 00 e7 03 00 00 e7 03 00 00 e7 03 00 00     ................
      6c:	e7 03 00 00 e7 03 00 00 e7 03 00 00 e7 03 00 00     ................
      7c:	e7 03 00 00 e7 03 00 00 e7 03 00 00 e7 03 00 00     ................
      8c:	e7 03 00 00 e7 03 00 00 e7 03 00 00 e7 03 00 00     ................
      9c:	e7 03 00 00 e7 03 00 00 e7 03 00 00 e7 03 00 00     ................
      ac:	e7 03 00 00 e7 03 00 00 e7 03 00 00 e7 03 00 00     ................
      bc:	e7 03 00 00                                         ....

000000c0 <__aeabi_d2f>:
      c0:	ea4f 0241 	mov.w	r2, r1, lsl #1
      c4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
      c8:	bf24      	itt	cs
      ca:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
      ce:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
      d2:	d90d      	bls.n	f0 <__aeabi_d2f+0x30>
      d4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
      d8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
      dc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
      e0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
      e4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
      e8:	bf08      	it	eq
      ea:	f020 0001 	biceq.w	r0, r0, #1
      ee:	4770      	bx	lr
      f0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
      f4:	d121      	bne.n	13a <__aeabi_d2f+0x7a>
      f6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
      fa:	bfbc      	itt	lt
      fc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
     100:	4770      	bxlt	lr
     102:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     106:	ea4f 5252 	mov.w	r2, r2, lsr #21
     10a:	f1c2 0218 	rsb	r2, r2, #24
     10e:	f1c2 0c20 	rsb	ip, r2, #32
     112:	fa10 f30c 	lsls.w	r3, r0, ip
     116:	fa20 f002 	lsr.w	r0, r0, r2
     11a:	bf18      	it	ne
     11c:	f040 0001 	orrne.w	r0, r0, #1
     120:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     124:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     128:	fa03 fc0c 	lsl.w	ip, r3, ip
     12c:	ea40 000c 	orr.w	r0, r0, ip
     130:	fa23 f302 	lsr.w	r3, r3, r2
     134:	ea4f 0343 	mov.w	r3, r3, lsl #1
     138:	e7cc      	b.n	d4 <__aeabi_d2f+0x14>
     13a:	ea7f 5362 	mvns.w	r3, r2, asr #21
     13e:	d107      	bne.n	150 <__aeabi_d2f+0x90>
     140:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
     144:	bf1e      	ittt	ne
     146:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
     14a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
     14e:	4770      	bxne	lr
     150:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
     154:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     158:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     15c:	4770      	bx	lr
     15e:	bf00      	nop

00000160 <uart_init>:
// Initialize the UART
//
//*****************************************************************************
void
uart_init(uint32_t ui32UartModule)
{
     160:	b580      	push	{r7, lr}
     162:	b084      	sub	sp, #16
     164:	af00      	add	r7, sp, #0
     166:	6078      	str	r0, [r7, #4]
    //
    // Make sure the UART RX and TX pins are enabled.
    //
    am_bsp_pin_enable(COM_UART_TX);
     168:	f001 f98e 	bl	1488 <am_hal_interrupt_master_disable>
     16c:	4603      	mov	r3, r0
     16e:	60fb      	str	r3, [r7, #12]
     170:	4b2a      	ldr	r3, [pc, #168]	; (21c <uart_init+0xbc>)
     172:	2273      	movs	r2, #115	; 0x73
     174:	601a      	str	r2, [r3, #0]
     176:	4a2a      	ldr	r2, [pc, #168]	; (220 <uart_init+0xc0>)
     178:	4b29      	ldr	r3, [pc, #164]	; (220 <uart_init+0xc0>)
     17a:	681b      	ldr	r3, [r3, #0]
     17c:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
     180:	6013      	str	r3, [r2, #0]
     182:	4a28      	ldr	r2, [pc, #160]	; (224 <uart_init+0xc4>)
     184:	4b27      	ldr	r3, [pc, #156]	; (224 <uart_init+0xc4>)
     186:	681b      	ldr	r3, [r3, #0]
     188:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     18c:	6013      	str	r3, [r2, #0]
     18e:	4a26      	ldr	r2, [pc, #152]	; (228 <uart_init+0xc8>)
     190:	4b25      	ldr	r3, [pc, #148]	; (228 <uart_init+0xc8>)
     192:	681b      	ldr	r3, [r3, #0]
     194:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     198:	6013      	str	r3, [r2, #0]
     19a:	4b20      	ldr	r3, [pc, #128]	; (21c <uart_init+0xbc>)
     19c:	2200      	movs	r2, #0
     19e:	601a      	str	r2, [r3, #0]
     1a0:	68fb      	ldr	r3, [r7, #12]
     1a2:	4618      	mov	r0, r3
     1a4:	f001 f974 	bl	1490 <am_hal_interrupt_master_set>
    am_bsp_pin_enable(COM_UART_RX);
     1a8:	f001 f96e 	bl	1488 <am_hal_interrupt_master_disable>
     1ac:	4603      	mov	r3, r0
     1ae:	60bb      	str	r3, [r7, #8]
     1b0:	4b1a      	ldr	r3, [pc, #104]	; (21c <uart_init+0xbc>)
     1b2:	2273      	movs	r2, #115	; 0x73
     1b4:	601a      	str	r2, [r3, #0]
     1b6:	4a1a      	ldr	r2, [pc, #104]	; (220 <uart_init+0xc0>)
     1b8:	4b19      	ldr	r3, [pc, #100]	; (220 <uart_init+0xc0>)
     1ba:	681b      	ldr	r3, [r3, #0]
     1bc:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
     1c0:	6013      	str	r3, [r2, #0]
     1c2:	4a18      	ldr	r2, [pc, #96]	; (224 <uart_init+0xc4>)
     1c4:	4b17      	ldr	r3, [pc, #92]	; (224 <uart_init+0xc4>)
     1c6:	681b      	ldr	r3, [r3, #0]
     1c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     1cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
     1d0:	6013      	str	r3, [r2, #0]
     1d2:	4a15      	ldr	r2, [pc, #84]	; (228 <uart_init+0xc8>)
     1d4:	4b14      	ldr	r3, [pc, #80]	; (228 <uart_init+0xc8>)
     1d6:	681b      	ldr	r3, [r3, #0]
     1d8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     1dc:	6013      	str	r3, [r2, #0]
     1de:	4b0f      	ldr	r3, [pc, #60]	; (21c <uart_init+0xbc>)
     1e0:	2200      	movs	r2, #0
     1e2:	601a      	str	r2, [r3, #0]
     1e4:	68bb      	ldr	r3, [r7, #8]
     1e6:	4618      	mov	r0, r3
     1e8:	f001 f952 	bl	1490 <am_hal_interrupt_master_set>

    //
    // Power on the selected UART
    //
    am_hal_uart_pwrctrl_enable(ui32UartModule);
     1ec:	6878      	ldr	r0, [r7, #4]
     1ee:	f001 fc75 	bl	1adc <am_hal_uart_pwrctrl_enable>

    //
    // Start the UART interface, apply the desired configuration settings, and
    // enable the FIFOs.
    //
    am_hal_uart_clock_enable(ui32UartModule);
     1f2:	6878      	ldr	r0, [r7, #4]
     1f4:	f001 fc9a 	bl	1b2c <am_hal_uart_clock_enable>

    //
    // Disable the UART before configuring it.
    //
    am_hal_uart_disable(ui32UartModule);
     1f8:	6878      	ldr	r0, [r7, #4]
     1fa:	f001 fc59 	bl	1ab0 <am_hal_uart_disable>

    //
    // Configure the UART.
    //
    am_hal_uart_config(ui32UartModule, &g_sUartConfig);
     1fe:	490b      	ldr	r1, [pc, #44]	; (22c <uart_init+0xcc>)
     200:	6878      	ldr	r0, [r7, #4]
     202:	f001 fc09 	bl	1a18 <am_hal_uart_config>

    //
    // Enable the UART FIFO.
    //
    am_hal_uart_fifo_config(ui32UartModule, AM_HAL_UART_TX_FIFO_1_2 | AM_HAL_UART_RX_FIFO_1_2);
     206:	2112      	movs	r1, #18
     208:	6878      	ldr	r0, [r7, #4]
     20a:	f001 fcad 	bl	1b68 <am_hal_uart_fifo_config>

    //
    // Enable the UART.
    //
    am_hal_uart_enable(ui32UartModule);
     20e:	6878      	ldr	r0, [r7, #4]
     210:	f001 fc38 	bl	1a84 <am_hal_uart_enable>
}
     214:	bf00      	nop
     216:	3710      	adds	r7, #16
     218:	46bd      	mov	sp, r7
     21a:	bd80      	pop	{r7, pc}
     21c:	40010060 	.word	0x40010060
     220:	40010048 	.word	0x40010048
     224:	40010014 	.word	0x40010014
     228:	400100f4 	.word	0x400100f4
     22c:	10001000 	.word	0x10001000

00000230 <uart_disable>:
// Disable the UART
//
//*****************************************************************************
void
uart_disable(uint32_t ui32UartModule)
{
     230:	b580      	push	{r7, lr}
     232:	b084      	sub	sp, #16
     234:	af00      	add	r7, sp, #0
     236:	6078      	str	r0, [r7, #4]
    //
    // Before disabling the UART, wait a little time to be sure all
    // printing has completed.
    //
    am_util_delay_ms(10);
     238:	200a      	movs	r0, #10
     23a:	f000 f8d7 	bl	3ec <am_util_delay_ms>

    //
    // Disable and power down the UART.
    //
    am_hal_uart_disable(ui32UartModule);
     23e:	6878      	ldr	r0, [r7, #4]
     240:	f001 fc36 	bl	1ab0 <am_hal_uart_disable>
    am_hal_uart_pwrctrl_disable(ui32UartModule);
     244:	6878      	ldr	r0, [r7, #4]
     246:	f001 fc5d 	bl	1b04 <am_hal_uart_pwrctrl_disable>

    //
    // Turn off UART clock.
    // Note - this is automatically handled in hardware on Apollo2.
    //
    am_hal_uart_clock_disable(ui32UartModule);
     24a:	6878      	ldr	r0, [r7, #4]
     24c:	f001 fc80 	bl	1b50 <am_hal_uart_clock_disable>

    //
    // Disable the UART pins.
    //
    am_bsp_pin_disable(COM_UART_TX);
     250:	f001 f91a 	bl	1488 <am_hal_interrupt_master_disable>
     254:	4603      	mov	r3, r0
     256:	60fb      	str	r3, [r7, #12]
     258:	4b21      	ldr	r3, [pc, #132]	; (2e0 <uart_disable+0xb0>)
     25a:	2273      	movs	r2, #115	; 0x73
     25c:	601a      	str	r2, [r3, #0]
     25e:	4a21      	ldr	r2, [pc, #132]	; (2e4 <uart_disable+0xb4>)
     260:	4b20      	ldr	r3, [pc, #128]	; (2e4 <uart_disable+0xb4>)
     262:	681b      	ldr	r3, [r3, #0]
     264:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
     268:	6013      	str	r3, [r2, #0]
     26a:	4a1f      	ldr	r2, [pc, #124]	; (2e8 <uart_disable+0xb8>)
     26c:	4b1e      	ldr	r3, [pc, #120]	; (2e8 <uart_disable+0xb8>)
     26e:	681b      	ldr	r3, [r3, #0]
     270:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     274:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
     278:	6013      	str	r3, [r2, #0]
     27a:	4a1c      	ldr	r2, [pc, #112]	; (2ec <uart_disable+0xbc>)
     27c:	4b1b      	ldr	r3, [pc, #108]	; (2ec <uart_disable+0xbc>)
     27e:	681b      	ldr	r3, [r3, #0]
     280:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     284:	6013      	str	r3, [r2, #0]
     286:	4b16      	ldr	r3, [pc, #88]	; (2e0 <uart_disable+0xb0>)
     288:	2200      	movs	r2, #0
     28a:	601a      	str	r2, [r3, #0]
     28c:	68fb      	ldr	r3, [r7, #12]
     28e:	4618      	mov	r0, r3
     290:	f001 f8fe 	bl	1490 <am_hal_interrupt_master_set>
    am_bsp_pin_disable(COM_UART_RX);
     294:	f001 f8f8 	bl	1488 <am_hal_interrupt_master_disable>
     298:	4603      	mov	r3, r0
     29a:	60bb      	str	r3, [r7, #8]
     29c:	4b10      	ldr	r3, [pc, #64]	; (2e0 <uart_disable+0xb0>)
     29e:	2273      	movs	r2, #115	; 0x73
     2a0:	601a      	str	r2, [r3, #0]
     2a2:	4a10      	ldr	r2, [pc, #64]	; (2e4 <uart_disable+0xb4>)
     2a4:	4b0f      	ldr	r3, [pc, #60]	; (2e4 <uart_disable+0xb4>)
     2a6:	681b      	ldr	r3, [r3, #0]
     2a8:	f023 43e0 	bic.w	r3, r3, #1879048192	; 0x70000000
     2ac:	6013      	str	r3, [r2, #0]
     2ae:	4a0e      	ldr	r2, [pc, #56]	; (2e8 <uart_disable+0xb8>)
     2b0:	4b0d      	ldr	r3, [pc, #52]	; (2e8 <uart_disable+0xb8>)
     2b2:	681b      	ldr	r3, [r3, #0]
     2b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     2b8:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
     2bc:	6013      	str	r3, [r2, #0]
     2be:	4a0b      	ldr	r2, [pc, #44]	; (2ec <uart_disable+0xbc>)
     2c0:	4b0a      	ldr	r3, [pc, #40]	; (2ec <uart_disable+0xbc>)
     2c2:	681b      	ldr	r3, [r3, #0]
     2c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     2c8:	6013      	str	r3, [r2, #0]
     2ca:	4b05      	ldr	r3, [pc, #20]	; (2e0 <uart_disable+0xb0>)
     2cc:	2200      	movs	r2, #0
     2ce:	601a      	str	r2, [r3, #0]
     2d0:	68bb      	ldr	r3, [r7, #8]
     2d2:	4618      	mov	r0, r3
     2d4:	f001 f8dc 	bl	1490 <am_hal_interrupt_master_set>
}
     2d8:	bf00      	nop
     2da:	3710      	adds	r7, #16
     2dc:	46bd      	mov	sp, r7
     2de:	bd80      	pop	{r7, pc}
     2e0:	40010060 	.word	0x40010060
     2e4:	40010048 	.word	0x40010048
     2e8:	40010014 	.word	0x40010014
     2ec:	400100f4 	.word	0x400100f4

000002f0 <main>:
// Main function.
//
//*****************************************************************************
int
main(void)
{
     2f0:	b580      	push	{r7, lr}
     2f2:	af00      	add	r7, sp, #0
    //
    // Set the clock frequency.
    //
    am_hal_clkgen_sysclk_select(AM_HAL_CLKGEN_SYSCLK_MAX);
     2f4:	2000      	movs	r0, #0
     2f6:	f001 f86b 	bl	13d0 <am_hal_clkgen_sysclk_select>

    //
    // Set the default cache configuration
    //
    am_hal_cachectrl_enable(&am_hal_cachectrl_defaults);
     2fa:	4819      	ldr	r0, [pc, #100]	; (360 <main+0x70>)
     2fc:	f000 ffd2 	bl	12a4 <am_hal_cachectrl_enable>

    //
    // Configure the board for low power operation.
    //
    am_bsp_low_power_init();
     300:	f000 ffba 	bl	1278 <am_bsp_low_power_init>

    //
    // Initialize the printf interface for UART output.
    //
    am_util_stdio_printf_init((am_util_stdio_print_char_t)am_bsp_uart_string_print);
     304:	4817      	ldr	r0, [pc, #92]	; (364 <main+0x74>)
     306:	f000 f90b 	bl	520 <am_util_stdio_printf_init>

    //
    // Initialize the UART
    //
    uart_init(AM_BSP_UART_PRINT_INST);
     30a:	2000      	movs	r0, #0
     30c:	f7ff ff28 	bl	160 <uart_init>

    //
    // Print the banner.
    //
    am_util_stdio_terminal_clear();
     310:	f000 ffa8 	bl	1264 <am_util_stdio_terminal_clear>
    am_util_stdio_printf("Deepsleep Example\n");
     314:	4814      	ldr	r0, [pc, #80]	; (368 <main+0x78>)
     316:	f000 ff87 	bl	1228 <am_util_stdio_printf>

    //
    // To minimize power during the run, disable the UART.
    //
    uart_disable(AM_BSP_UART_PRINT_INST);
     31a:	2000      	movs	r0, #0
     31c:	f7ff ff88 	bl	230 <uart_disable>

    //
    // Configure the board for low power.
    //
    am_bsp_low_power_init();
     320:	f000 ffaa 	bl	1278 <am_bsp_low_power_init>

#ifdef AM_PART_APOLLO2
    //
    // Turn OFF Flash1
    //
    AM_BFW(PWRCTRL, MEMEN, FLASH1, 0);
     324:	4a11      	ldr	r2, [pc, #68]	; (36c <main+0x7c>)
     326:	4b11      	ldr	r3, [pc, #68]	; (36c <main+0x7c>)
     328:	681b      	ldr	r3, [r3, #0]
     32a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
     32e:	6013      	str	r3, [r2, #0]
    while (AM_BFR(PWRCTRL, PWRONSTATUS, PD_FLAM1) != 0) {}
     330:	bf00      	nop
     332:	4b0f      	ldr	r3, [pc, #60]	; (370 <main+0x80>)
     334:	681b      	ldr	r3, [r3, #0]
     336:	f003 0340 	and.w	r3, r3, #64	; 0x40
     33a:	2b00      	cmp	r3, #0
     33c:	d1f9      	bne.n	332 <main+0x42>

    //
    // Power down SRAM
    //
    AM_BFWe(PWRCTRL, SRAMPWDINSLEEP, SRAMSLEEPPOWERDOWN, ALLBUTLOWER8K);
     33e:	4a0d      	ldr	r2, [pc, #52]	; (374 <main+0x84>)
     340:	4b0c      	ldr	r3, [pc, #48]	; (374 <main+0x84>)
     342:	681b      	ldr	r3, [r3, #0]
     344:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
     348:	f023 0307 	bic.w	r3, r3, #7
     34c:	f443 63ff 	orr.w	r3, r3, #2040	; 0x7f8
     350:	f043 0306 	orr.w	r3, r3, #6
     354:	6013      	str	r3, [r2, #0]
    while (1)
    {
        //
        // Go to Deep Sleep and stay there.
        //
        am_hal_sysctrl_sleep(AM_HAL_SYSCTRL_SLEEP_DEEP);
     356:	2001      	movs	r0, #1
     358:	f001 fac0 	bl	18dc <am_hal_sysctrl_sleep>
     35c:	e7fb      	b.n	356 <main+0x66>
     35e:	bf00      	nop
     360:	00001ce4 	.word	0x00001ce4
     364:	0000129d 	.word	0x0000129d
     368:	00001cbc 	.word	0x00001cbc
     36c:	40021010 	.word	0x40021010
     370:	40021014 	.word	0x40021014
     374:	4002100c 	.word	0x4002100c

00000378 <am_reset_isr>:
am_reset_isr(void)
{
    //
    // Set the vector table pointer.
    //
    __asm("    ldr    r0, =0xE000ED08\n"
     378:	4811      	ldr	r0, [pc, #68]	; (3c0 <zero_loop+0x12>)
     37a:	4912      	ldr	r1, [pc, #72]	; (3c4 <zero_loop+0x16>)
     37c:	6001      	str	r1, [r0, #0]
          "    str    r1, [r0]");

    //
    // Set the stack pointer.
    //
    __asm("    ldr    sp, [r1]");
     37e:	f8d1 d000 	ldr.w	sp, [r1]
#ifndef NOFPU
    //
    // Enable the FPU.
    //
    __asm("ldr  r0, =0xE000ED88\n"
     382:	4811      	ldr	r0, [pc, #68]	; (3c8 <zero_loop+0x1a>)
     384:	6801      	ldr	r1, [r0, #0]
     386:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     38a:	6001      	str	r1, [r0, #0]
     38c:	f3bf 8f4f 	dsb	sy
     390:	f3bf 8f6f 	isb	sy
          "isb\n");
#endif
    //
    // Copy the data segment initializers from flash to SRAM.
    //
    __asm("    ldr     r0, =_init_data\n"
     394:	480d      	ldr	r0, [pc, #52]	; (3cc <zero_loop+0x1e>)
     396:	490e      	ldr	r1, [pc, #56]	; (3d0 <zero_loop+0x22>)
     398:	4a0e      	ldr	r2, [pc, #56]	; (3d4 <zero_loop+0x26>)

0000039a <copy_loop>:
     39a:	f850 3b04 	ldr.w	r3, [r0], #4
     39e:	f841 3b04 	str.w	r3, [r1], #4
     3a2:	4291      	cmp	r1, r2
     3a4:	dbf9      	blt.n	39a <copy_loop>
          "        cmp     r1, r2\n"
          "        blt     copy_loop\n");
    //
    // Zero fill the bss segment.
    //
    __asm("    ldr     r0, =_sbss\n"
     3a6:	480c      	ldr	r0, [pc, #48]	; (3d8 <zero_loop+0x2a>)
     3a8:	490c      	ldr	r1, [pc, #48]	; (3dc <zero_loop+0x2e>)
     3aa:	f04f 0200 	mov.w	r2, #0

000003ae <zero_loop>:
     3ae:	4288      	cmp	r0, r1
     3b0:	bfb8      	it	lt
     3b2:	f840 2b04 	strlt.w	r2, [r0], #4
     3b6:	dbfa      	blt.n	3ae <zero_loop>
          "        blt     zero_loop");

    //
    // Call the application's entry point.
    //
    main();
     3b8:	f7ff ff9a 	bl	2f0 <main>

    //
    // If main returns then execute a break point instruction
    //
    __asm("    bkpt     ");
     3bc:	be00      	bkpt	0x0000
}
     3be:	bf00      	nop
     3c0:	e000ed08 	.word	0xe000ed08
     3c4:	00000000 	.word	0x00000000
     3c8:	e000ed88 	.word	0xe000ed88
     3cc:	00001e08 	.word	0x00001e08
     3d0:	10001000 	.word	0x10001000
     3d4:	10001014 	.word	0x10001014
     3d8:	10001014 	.word	0x10001014
     3dc:	10001124 	.word	0x10001124

000003e0 <am_nmi_isr>:
// by a debugger.
//
//*****************************************************************************
void
am_nmi_isr(void)
{
     3e0:	b480      	push	{r7}
     3e2:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
     3e4:	e7fe      	b.n	3e4 <am_nmi_isr+0x4>

000003e6 <am_adc_isr>:
// for examination by a debugger.
//
//*****************************************************************************
void
am_default_isr(void)
{
     3e6:	b480      	push	{r7}
     3e8:	af00      	add	r7, sp, #0
    //
    // Go into an infinite loop.
    //
    while(1)
     3ea:	e7fe      	b.n	3ea <am_adc_isr+0x4>

000003ec <am_util_delay_ms>:
//! @returns None
//
//*****************************************************************************
void
am_util_delay_ms(uint32_t ui32MilliSeconds)
{
     3ec:	b580      	push	{r7, lr}
     3ee:	b084      	sub	sp, #16
     3f0:	af00      	add	r7, sp, #0
     3f2:	6078      	str	r0, [r7, #4]
#if AM_APOLLO3_CLKGEN
    am_hal_clkgen_status_t sClkgenStatus;
    am_hal_clkgen_status_get(&sClkgenStatus);
    ui32HFRC = sClkgenStatus.ui32SysclkFreq;
#else
    ui32HFRC = am_hal_clkgen_sysclk_get();
     3f4:	f001 f804 	bl	1400 <am_hal_clkgen_sysclk_get>
     3f8:	60f8      	str	r0, [r7, #12]
#endif
    ui32Loops = ui32MilliSeconds * (ui32HFRC / 3000);
     3fa:	68fb      	ldr	r3, [r7, #12]
     3fc:	4a07      	ldr	r2, [pc, #28]	; (41c <am_util_delay_ms+0x30>)
     3fe:	fba2 2303 	umull	r2, r3, r2, r3
     402:	099b      	lsrs	r3, r3, #6
     404:	687a      	ldr	r2, [r7, #4]
     406:	fb02 f303 	mul.w	r3, r2, r3
     40a:	60bb      	str	r3, [r7, #8]

    //
    // Call the BOOTROM cycle delay function
    //
    am_hal_flash_delay(ui32Loops);
     40c:	68b8      	ldr	r0, [r7, #8]
     40e:	f001 f837 	bl	1480 <am_hal_flash_delay>
}
     412:	bf00      	nop
     414:	3710      	adds	r7, #16
     416:	46bd      	mov	sp, r7
     418:	bd80      	pop	{r7, pc}
     41a:	bf00      	nop
     41c:	057619f1 	.word	0x057619f1

00000420 <am_fault_isr>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_fault_isr(void)
{
    __asm("    push    {r7,lr}");
     420:	b580      	push	{r7, lr}
    __asm("    mov     r0, sp");
     422:	4668      	mov	r0, sp
    __asm("    adds    r0, #(2*4)");
     424:	3008      	adds	r0, #8
    __asm("    bl      am_util_faultisr_collect_data");
     426:	f000 f809 	bl	43c <am_util_faultisr_collect_data>
    __asm("    pop     {r0,pc}");
     42a:	bd01      	pop	{r0, pc}
}
     42c:	bf00      	nop
     42e:	4618      	mov	r0, r3

00000430 <getStackedReg>:

uint32_t __attribute__((naked))
getStackedReg(uint32_t regnum, uint32_t u32SP)
{
    __asm("    lsls    r0, r0, #2");
     430:	0080      	lsls	r0, r0, #2
    __asm("    adds    r0, r1");
     432:	1840      	adds	r0, r0, r1
    __asm("    ldr     r0, [r0]");
     434:	6800      	ldr	r0, [r0, #0]
    __asm("    bx      lr");
     436:	4770      	bx	lr
}
     438:	bf00      	nop
     43a:	4618      	mov	r0, r3

0000043c <am_util_faultisr_collect_data>:
// am_fault_isr() was called.
//
//*****************************************************************************
void
am_util_faultisr_collect_data(uint32_t u32IsrSP)
{
     43c:	b580      	push	{r7, lr}
     43e:	b096      	sub	sp, #88	; 0x58
     440:	af00      	add	r7, sp, #0
     442:	6078      	str	r0, [r7, #4]
    volatile am_fault_t sFaultData;
    am_hal_mcuctrl_fault_t sHalFaultData = {0};
     444:	f107 030c 	add.w	r3, r7, #12
     448:	2200      	movs	r2, #0
     44a:	601a      	str	r2, [r3, #0]
     44c:	605a      	str	r2, [r3, #4]
     44e:	609a      	str	r2, [r3, #8]
     450:	60da      	str	r2, [r3, #12]
     452:	611a      	str	r2, [r3, #16]
     454:	615a      	str	r2, [r3, #20]

    uint32_t u32Mask = 0;
     456:	2300      	movs	r3, #0
     458:	657b      	str	r3, [r7, #84]	; 0x54
    // u32Mask is used for 2 things: 1) in the print loop, 2) as a spot to set
    // a breakpoint at the end of the routine.  If the printing is not used,
    // we'll get a compiler warning; so to avoid that warning, we'll use it
    // in a dummy assignment here.
    //
    sFaultData.u32CFSR = u32Mask;       // Avoid compiler warning
     45a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
     45c:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u32CFSR = AM_REGVAL(AM_REG_SYSCTRL_CFSR_O);
     45e:	4b2e      	ldr	r3, [pc, #184]	; (518 <am_util_faultisr_collect_data+0xdc>)
     460:	681b      	ldr	r3, [r3, #0]
     462:	64fb      	str	r3, [r7, #76]	; 0x4c
    sFaultData.u8MMSR  = (sFaultData.u32CFSR >> 0)  & 0xff;
     464:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     466:	b2db      	uxtb	r3, r3
     468:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    sFaultData.u8BFSR  = (sFaultData.u32CFSR >> 8)  & 0xff;
     46c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     46e:	0a1b      	lsrs	r3, r3, #8
     470:	b2db      	uxtb	r3, r3
     472:	f887 3051 	strb.w	r3, [r7, #81]	; 0x51
    sFaultData.u16UFSR = (sFaultData.u32CFSR >> 16) & 0xffff;
     476:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     478:	0c1b      	lsrs	r3, r3, #16
     47a:	b29b      	uxth	r3, r3
     47c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

    //
    // The address of the location that caused the fault.  e.g. if accessing an
    // invalid data location caused the fault, that address will appear here.
    //
    sFaultData.u32BFAR = AM_REGVAL(AM_REG_SYSCTRL_BFAR_O);
     480:	4b26      	ldr	r3, [pc, #152]	; (51c <am_util_faultisr_collect_data+0xe0>)
     482:	681b      	ldr	r3, [r3, #0]
     484:	64bb      	str	r3, [r7, #72]	; 0x48

    //
    // The address of the instruction that caused the fault is the stacked PC
    // if BFSR bit1 is set.
    //
    sFaultData.u32FaultAddr = (sFaultData.u8BFSR & 0x02) ? getStackedReg(6, u32IsrSP) : 0xffffffff;
     486:	f897 3051 	ldrb.w	r3, [r7, #81]	; 0x51
     48a:	b2db      	uxtb	r3, r3
     48c:	f003 0302 	and.w	r3, r3, #2
     490:	2b00      	cmp	r3, #0
     492:	d005      	beq.n	4a0 <am_util_faultisr_collect_data+0x64>
     494:	6879      	ldr	r1, [r7, #4]
     496:	2006      	movs	r0, #6
     498:	f7ff ffca 	bl	430 <getStackedReg>
     49c:	4603      	mov	r3, r0
     49e:	e001      	b.n	4a4 <am_util_faultisr_collect_data+0x68>
     4a0:	f04f 33ff 	mov.w	r3, #4294967295
     4a4:	647b      	str	r3, [r7, #68]	; 0x44

    //
    // Get the stacked registers.
    // Note - the address of the instruction that caused the fault is u32PC.
    //
    sFaultData.u32R0  = getStackedReg(0, u32IsrSP);
     4a6:	6879      	ldr	r1, [r7, #4]
     4a8:	2000      	movs	r0, #0
     4aa:	f7ff ffc1 	bl	430 <getStackedReg>
     4ae:	4603      	mov	r3, r0
     4b0:	627b      	str	r3, [r7, #36]	; 0x24
    sFaultData.u32R1  = getStackedReg(1, u32IsrSP);
     4b2:	6879      	ldr	r1, [r7, #4]
     4b4:	2001      	movs	r0, #1
     4b6:	f7ff ffbb 	bl	430 <getStackedReg>
     4ba:	4603      	mov	r3, r0
     4bc:	62bb      	str	r3, [r7, #40]	; 0x28
    sFaultData.u32R2  = getStackedReg(2, u32IsrSP);
     4be:	6879      	ldr	r1, [r7, #4]
     4c0:	2002      	movs	r0, #2
     4c2:	f7ff ffb5 	bl	430 <getStackedReg>
     4c6:	4603      	mov	r3, r0
     4c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFaultData.u32R3  = getStackedReg(3, u32IsrSP);
     4ca:	6879      	ldr	r1, [r7, #4]
     4cc:	2003      	movs	r0, #3
     4ce:	f7ff ffaf 	bl	430 <getStackedReg>
     4d2:	4603      	mov	r3, r0
     4d4:	633b      	str	r3, [r7, #48]	; 0x30
    sFaultData.u32R12 = getStackedReg(4, u32IsrSP);
     4d6:	6879      	ldr	r1, [r7, #4]
     4d8:	2004      	movs	r0, #4
     4da:	f7ff ffa9 	bl	430 <getStackedReg>
     4de:	4603      	mov	r3, r0
     4e0:	637b      	str	r3, [r7, #52]	; 0x34
    sFaultData.u32LR  = getStackedReg(5, u32IsrSP);
     4e2:	6879      	ldr	r1, [r7, #4]
     4e4:	2005      	movs	r0, #5
     4e6:	f7ff ffa3 	bl	430 <getStackedReg>
     4ea:	4603      	mov	r3, r0
     4ec:	63bb      	str	r3, [r7, #56]	; 0x38
    sFaultData.u32PC  = getStackedReg(6, u32IsrSP);
     4ee:	6879      	ldr	r1, [r7, #4]
     4f0:	2006      	movs	r0, #6
     4f2:	f7ff ff9d 	bl	430 <getStackedReg>
     4f6:	4603      	mov	r3, r0
     4f8:	63fb      	str	r3, [r7, #60]	; 0x3c
    sFaultData.u32PSR = getStackedReg(7, u32IsrSP);
     4fa:	6879      	ldr	r1, [r7, #4]
     4fc:	2007      	movs	r0, #7
     4fe:	f7ff ff97 	bl	430 <getStackedReg>
     502:	4603      	mov	r3, r0
     504:	643b      	str	r3, [r7, #64]	; 0x40
    // Use the HAL MCUCTRL functions to read the fault data.
    //
#ifdef AM_APOLLO3_MCUCTRL
    am_hal_mcuctrl_info_get(AM_HAL_MCUCTRL_INFO_FAULT_STATUS, &sHalFaultData);
#else
    am_hal_mcuctrl_fault_status(&sHalFaultData);
     506:	f107 030c 	add.w	r3, r7, #12
     50a:	4618      	mov	r0, r3
     50c:	f000 ffc4 	bl	1498 <am_hal_mcuctrl_fault_status>
    }


#endif

    u32Mask = 0;
     510:	2300      	movs	r3, #0
     512:	657b      	str	r3, [r7, #84]	; 0x54
    //
    // Spin in an infinite loop.
    // We need to spin here inside the function so that we have access to
    // local data, i.e. sFaultData.
    //
    while(1)
     514:	e7fe      	b.n	514 <am_util_faultisr_collect_data+0xd8>
     516:	bf00      	nop
     518:	e000ed28 	.word	0xe000ed28
     51c:	e000ed38 	.word	0xe000ed38

00000520 <am_util_stdio_printf_init>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_printf_init(am_util_stdio_print_char_t pfnCharPrint)
{
     520:	b480      	push	{r7}
     522:	b083      	sub	sp, #12
     524:	af00      	add	r7, sp, #0
     526:	6078      	str	r0, [r7, #4]
    g_pfnCharPrint = pfnCharPrint;
     528:	4a04      	ldr	r2, [pc, #16]	; (53c <am_util_stdio_printf_init+0x1c>)
     52a:	687b      	ldr	r3, [r7, #4]
     52c:	6013      	str	r3, [r2, #0]
}
     52e:	bf00      	nop
     530:	370c      	adds	r7, #12
     532:	46bd      	mov	sp, r7
     534:	f85d 7b04 	ldr.w	r7, [sp], #4
     538:	4770      	bx	lr
     53a:	bf00      	nop
     53c:	10001120 	.word	0x10001120

00000540 <divu64_10>:
//  Note: Adapted from Ch10 of Hackers Delight (hackersdelight.org).
//
//*****************************************************************************
static uint64_t
divu64_10(uint64_t ui64Val)
{
     540:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
     544:	b096      	sub	sp, #88	; 0x58
     546:	af00      	add	r7, sp, #0
     548:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
    uint32_t q32, r32, ui32Val;

    //
    // If a 32-bit value, use the more optimal 32-bit routine.
    //
    if ( ui64Val >> 32 )
     54c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     550:	0025      	movs	r5, r4
     552:	2600      	movs	r6, #0
     554:	ea55 0306 	orrs.w	r3, r5, r6
     558:	f000 80a0 	beq.w	69c <divu64_10+0x15c>
    {
        q64 = (ui64Val>>1) + (ui64Val>>2);
     55c:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     560:	0862      	lsrs	r2, r4, #1
     562:	ea4f 0133 	mov.w	r1, r3, rrx
     566:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     56a:	ea4f 0893 	mov.w	r8, r3, lsr #2
     56e:	ea48 7884 	orr.w	r8, r8, r4, lsl #30
     572:	ea4f 0994 	mov.w	r9, r4, lsr #2
     576:	eb11 0308 	adds.w	r3, r1, r8
     57a:	eb42 0409 	adc.w	r4, r2, r9
     57e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 4);
     582:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     586:	ea4f 1a13 	mov.w	sl, r3, lsr #4
     58a:	ea4a 7a04 	orr.w	sl, sl, r4, lsl #28
     58e:	ea4f 1b14 	mov.w	fp, r4, lsr #4
     592:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     596:	eb13 030a 	adds.w	r3, r3, sl
     59a:	eb44 040b 	adc.w	r4, r4, fp
     59e:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 8);
     5a2:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     5a6:	0a1a      	lsrs	r2, r3, #8
     5a8:	62ba      	str	r2, [r7, #40]	; 0x28
     5aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
     5ac:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
     5b0:	62ba      	str	r2, [r7, #40]	; 0x28
     5b2:	0a23      	lsrs	r3, r4, #8
     5b4:	62fb      	str	r3, [r7, #44]	; 0x2c
     5b6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     5ba:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
     5be:	18c9      	adds	r1, r1, r3
     5c0:	eb42 0204 	adc.w	r2, r2, r4
     5c4:	460b      	mov	r3, r1
     5c6:	4614      	mov	r4, r2
     5c8:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 16);
     5cc:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     5d0:	0c1a      	lsrs	r2, r3, #16
     5d2:	623a      	str	r2, [r7, #32]
     5d4:	6a3a      	ldr	r2, [r7, #32]
     5d6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
     5da:	623a      	str	r2, [r7, #32]
     5dc:	0c23      	lsrs	r3, r4, #16
     5de:	627b      	str	r3, [r7, #36]	; 0x24
     5e0:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     5e4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
     5e8:	18c9      	adds	r1, r1, r3
     5ea:	eb42 0204 	adc.w	r2, r2, r4
     5ee:	460b      	mov	r3, r1
     5f0:	4614      	mov	r4, r2
     5f2:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 += (q64 >> 32);
     5f6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     5fa:	0023      	movs	r3, r4
     5fc:	603b      	str	r3, [r7, #0]
     5fe:	2300      	movs	r3, #0
     600:	607b      	str	r3, [r7, #4]
     602:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     606:	e897 0006 	ldmia.w	r7, {r1, r2}
     60a:	18c9      	adds	r1, r1, r3
     60c:	eb42 0204 	adc.w	r2, r2, r4
     610:	460b      	mov	r3, r1
     612:	4614      	mov	r4, r2
     614:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        q64 >>= 3;
     618:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     61c:	08da      	lsrs	r2, r3, #3
     61e:	613a      	str	r2, [r7, #16]
     620:	693a      	ldr	r2, [r7, #16]
     622:	ea42 7244 	orr.w	r2, r2, r4, lsl #29
     626:	613a      	str	r2, [r7, #16]
     628:	08e3      	lsrs	r3, r4, #3
     62a:	617b      	str	r3, [r7, #20]
     62c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
     630:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
        r64 = ui64Val - q64*10;
     634:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
     638:	460b      	mov	r3, r1
     63a:	4614      	mov	r4, r2
     63c:	00a0      	lsls	r0, r4, #2
     63e:	60f8      	str	r0, [r7, #12]
     640:	68f8      	ldr	r0, [r7, #12]
     642:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
     646:	60f8      	str	r0, [r7, #12]
     648:	009b      	lsls	r3, r3, #2
     64a:	60bb      	str	r3, [r7, #8]
     64c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
     650:	185b      	adds	r3, r3, r1
     652:	eb44 0402 	adc.w	r4, r4, r2
     656:	18db      	adds	r3, r3, r3
     658:	eb44 0404 	adc.w	r4, r4, r4
     65c:	4619      	mov	r1, r3
     65e:	4622      	mov	r2, r4
     660:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     664:	1a5b      	subs	r3, r3, r1
     666:	eb64 0402 	sbc.w	r4, r4, r2
     66a:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
        return q64 + ((r64 + 6) >> 4);
     66e:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
     672:	3306      	adds	r3, #6
     674:	f144 0400 	adc.w	r4, r4, #0
     678:	091a      	lsrs	r2, r3, #4
     67a:	61ba      	str	r2, [r7, #24]
     67c:	69ba      	ldr	r2, [r7, #24]
     67e:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
     682:	61ba      	str	r2, [r7, #24]
     684:	0923      	lsrs	r3, r4, #4
     686:	61fb      	str	r3, [r7, #28]
     688:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
     68c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
     690:	18c9      	adds	r1, r1, r3
     692:	eb42 0204 	adc.w	r2, r2, r4
     696:	460b      	mov	r3, r1
     698:	4614      	mov	r4, r2
     69a:	e029      	b.n	6f0 <divu64_10+0x1b0>
    }
    else
    {
        ui32Val = (uint32_t)(ui64Val & 0xffffffff);
     69c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     69e:	647b      	str	r3, [r7, #68]	; 0x44
        q32 = (ui32Val>>1) + (ui32Val>>2);
     6a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     6a2:	085a      	lsrs	r2, r3, #1
     6a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     6a6:	089b      	lsrs	r3, r3, #2
     6a8:	4413      	add	r3, r2
     6aa:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 4);
     6ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     6ae:	091b      	lsrs	r3, r3, #4
     6b0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     6b2:	4413      	add	r3, r2
     6b4:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 8);
     6b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     6b8:	0a1b      	lsrs	r3, r3, #8
     6ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     6bc:	4413      	add	r3, r2
     6be:	643b      	str	r3, [r7, #64]	; 0x40
        q32 += (q32 >> 16);
     6c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     6c2:	0c1b      	lsrs	r3, r3, #16
     6c4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     6c6:	4413      	add	r3, r2
     6c8:	643b      	str	r3, [r7, #64]	; 0x40
        q32 >>= 3;
     6ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     6cc:	08db      	lsrs	r3, r3, #3
     6ce:	643b      	str	r3, [r7, #64]	; 0x40
        r32 = ui32Val - q32*10;
     6d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
     6d2:	4613      	mov	r3, r2
     6d4:	009b      	lsls	r3, r3, #2
     6d6:	4413      	add	r3, r2
     6d8:	005b      	lsls	r3, r3, #1
     6da:	461a      	mov	r2, r3
     6dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
     6de:	1a9b      	subs	r3, r3, r2
     6e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        return (uint64_t)(q32 + ((r32 + 6) >> 4));
     6e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     6e4:	3306      	adds	r3, #6
     6e6:	091a      	lsrs	r2, r3, #4
     6e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
     6ea:	4413      	add	r3, r2
     6ec:	f04f 0400 	mov.w	r4, #0
    }
}
     6f0:	4618      	mov	r0, r3
     6f2:	4621      	mov	r1, r4
     6f4:	3758      	adds	r7, #88	; 0x58
     6f6:	46bd      	mov	sp, r7
     6f8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
     6fc:	4770      	bx	lr

000006fe <ndigits_in_u64>:
// example: 10000 return 5, 123 returns 3.
//
//*****************************************************************************
static int
ndigits_in_u64(uint64_t ui64Val)
{
     6fe:	b590      	push	{r4, r7, lr}
     700:	b085      	sub	sp, #20
     702:	af00      	add	r7, sp, #0
     704:	e9c7 0100 	strd	r0, r1, [r7]
    int iNDigits = ui64Val ? 0 : 1;
     708:	683a      	ldr	r2, [r7, #0]
     70a:	687b      	ldr	r3, [r7, #4]
     70c:	4313      	orrs	r3, r2
     70e:	2b00      	cmp	r3, #0
     710:	bf0c      	ite	eq
     712:	2301      	moveq	r3, #1
     714:	2300      	movne	r3, #0
     716:	b2db      	uxtb	r3, r3
     718:	60fb      	str	r3, [r7, #12]

    while ( ui64Val )
     71a:	e008      	b.n	72e <ndigits_in_u64+0x30>
    {
        //
        // ui32Val /= 10;
        //
        ui64Val = divu64_10(ui64Val);
     71c:	e9d7 0100 	ldrd	r0, r1, [r7]
     720:	f7ff ff0e 	bl	540 <divu64_10>
     724:	e9c7 0100 	strd	r0, r1, [r7]
        ++iNDigits;
     728:	68fb      	ldr	r3, [r7, #12]
     72a:	3301      	adds	r3, #1
     72c:	60fb      	str	r3, [r7, #12]
    while ( ui64Val )
     72e:	e897 0018 	ldmia.w	r7, {r3, r4}
     732:	4323      	orrs	r3, r4
     734:	d1f2      	bne.n	71c <ndigits_in_u64+0x1e>
    }

    return iNDigits;
     736:	68fb      	ldr	r3, [r7, #12]
}
     738:	4618      	mov	r0, r3
     73a:	3714      	adds	r7, #20
     73c:	46bd      	mov	sp, r7
     73e:	bd90      	pop	{r4, r7, pc}

00000740 <ndigits_in_i64>:
// example: -3 returns 1, 3 returns 1, 15 returns 2, -15 returns 2, ...
//
//*****************************************************************************
static int
ndigits_in_i64(int64_t i64Val)
{
     740:	b590      	push	{r4, r7, lr}
     742:	b083      	sub	sp, #12
     744:	af00      	add	r7, sp, #0
     746:	e9c7 0100 	strd	r0, r1, [r7]
    if ( i64Val < 0 )
     74a:	e897 0018 	ldmia.w	r7, {r3, r4}
     74e:	2b00      	cmp	r3, #0
     750:	f174 0300 	sbcs.w	r3, r4, #0
     754:	da06      	bge.n	764 <ndigits_in_i64+0x24>
    {
        //
        // Get absolute value
        //
        i64Val = -i64Val;
     756:	e897 0018 	ldmia.w	r7, {r3, r4}
     75a:	425b      	negs	r3, r3
     75c:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
     760:	e887 0018 	stmia.w	r7, {r3, r4}
    }

    return ndigits_in_u64((uint64_t) i64Val);
     764:	e897 0018 	ldmia.w	r7, {r3, r4}
     768:	4618      	mov	r0, r3
     76a:	4621      	mov	r1, r4
     76c:	f7ff ffc7 	bl	6fe <ndigits_in_u64>
     770:	4603      	mov	r3, r0
}
     772:	4618      	mov	r0, r3
     774:	370c      	adds	r7, #12
     776:	46bd      	mov	sp, r7
     778:	bd90      	pop	{r4, r7, pc}

0000077a <ndigits_in_hex>:
// Return the number of hex digits in an uint64_t.
//
//*****************************************************************************
static int
ndigits_in_hex(uint64_t ui64Val)
{
     77a:	b490      	push	{r4, r7}
     77c:	b084      	sub	sp, #16
     77e:	af00      	add	r7, sp, #0
     780:	e9c7 0100 	strd	r0, r1, [r7]
    int iDigits = ui64Val ? 0 : 1;
     784:	6839      	ldr	r1, [r7, #0]
     786:	687a      	ldr	r2, [r7, #4]
     788:	430a      	orrs	r2, r1
     78a:	2a00      	cmp	r2, #0
     78c:	bf0c      	ite	eq
     78e:	2201      	moveq	r2, #1
     790:	2200      	movne	r2, #0
     792:	b2d2      	uxtb	r2, r2
     794:	60fa      	str	r2, [r7, #12]

    while ( ui64Val )
     796:	e00a      	b.n	7ae <ndigits_in_hex+0x34>
    {
        ui64Val >>= 4;
     798:	e897 0006 	ldmia.w	r7, {r1, r2}
     79c:	090b      	lsrs	r3, r1, #4
     79e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
     7a2:	0914      	lsrs	r4, r2, #4
     7a4:	e887 0018 	stmia.w	r7, {r3, r4}
        ++iDigits;
     7a8:	68fa      	ldr	r2, [r7, #12]
     7aa:	3201      	adds	r2, #1
     7ac:	60fa      	str	r2, [r7, #12]
    while ( ui64Val )
     7ae:	e897 0006 	ldmia.w	r7, {r1, r2}
     7b2:	430a      	orrs	r2, r1
     7b4:	d1f0      	bne.n	798 <ndigits_in_hex+0x1e>
    }

    return iDigits;
     7b6:	68fb      	ldr	r3, [r7, #12]
}
     7b8:	4618      	mov	r0, r3
     7ba:	3710      	adds	r7, #16
     7bc:	46bd      	mov	sp, r7
     7be:	bc90      	pop	{r4, r7}
     7c0:	4770      	bx	lr

000007c2 <decstr_to_int>:
// pui32CharCnt.
//
//*****************************************************************************
static uint32_t
decstr_to_int(const char *pcStr, uint32_t *pui32CharCnt)
{
     7c2:	b480      	push	{r7}
     7c4:	b087      	sub	sp, #28
     7c6:	af00      	add	r7, sp, #0
     7c8:	6078      	str	r0, [r7, #4]
     7ca:	6039      	str	r1, [r7, #0]
    bool bNeg = false;
     7cc:	2300      	movs	r3, #0
     7ce:	75fb      	strb	r3, [r7, #23]
    uint32_t ui32Val = 0, uCnt = 0;
     7d0:	2300      	movs	r3, #0
     7d2:	613b      	str	r3, [r7, #16]
     7d4:	2300      	movs	r3, #0
     7d6:	60fb      	str	r3, [r7, #12]

    if ( *pcStr == '-')
     7d8:	687b      	ldr	r3, [r7, #4]
     7da:	781b      	ldrb	r3, [r3, #0]
     7dc:	2b2d      	cmp	r3, #45	; 0x2d
     7de:	d11b      	bne.n	818 <decstr_to_int+0x56>
    {
        bNeg = true;
     7e0:	2301      	movs	r3, #1
     7e2:	75fb      	strb	r3, [r7, #23]
        pcStr++;
     7e4:	687b      	ldr	r3, [r7, #4]
     7e6:	3301      	adds	r3, #1
     7e8:	607b      	str	r3, [r7, #4]
        uCnt++;
     7ea:	68fb      	ldr	r3, [r7, #12]
     7ec:	3301      	adds	r3, #1
     7ee:	60fb      	str	r3, [r7, #12]
    }

    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
     7f0:	e012      	b.n	818 <decstr_to_int+0x56>
    {
        ++uCnt;
     7f2:	68fb      	ldr	r3, [r7, #12]
     7f4:	3301      	adds	r3, #1
     7f6:	60fb      	str	r3, [r7, #12]

        //
        // Multiply accumulated value by 10.
        //
        ui32Val *= 10;
     7f8:	693a      	ldr	r2, [r7, #16]
     7fa:	4613      	mov	r3, r2
     7fc:	009b      	lsls	r3, r3, #2
     7fe:	4413      	add	r3, r2
     800:	005b      	lsls	r3, r3, #1
     802:	613b      	str	r3, [r7, #16]

        //
        // Add in the new low digit.
        //
        ui32Val += (*pcStr - '0');
     804:	687b      	ldr	r3, [r7, #4]
     806:	781b      	ldrb	r3, [r3, #0]
     808:	461a      	mov	r2, r3
     80a:	693b      	ldr	r3, [r7, #16]
     80c:	4413      	add	r3, r2
     80e:	3b30      	subs	r3, #48	; 0x30
     810:	613b      	str	r3, [r7, #16]
        pcStr++;
     812:	687b      	ldr	r3, [r7, #4]
     814:	3301      	adds	r3, #1
     816:	607b      	str	r3, [r7, #4]
    while ( *pcStr >= '0'  &&  *pcStr <= '9' )
     818:	687b      	ldr	r3, [r7, #4]
     81a:	781b      	ldrb	r3, [r3, #0]
     81c:	2b2f      	cmp	r3, #47	; 0x2f
     81e:	d903      	bls.n	828 <decstr_to_int+0x66>
     820:	687b      	ldr	r3, [r7, #4]
     822:	781b      	ldrb	r3, [r3, #0]
     824:	2b39      	cmp	r3, #57	; 0x39
     826:	d9e4      	bls.n	7f2 <decstr_to_int+0x30>
    }

    if ( pui32CharCnt )
     828:	683b      	ldr	r3, [r7, #0]
     82a:	2b00      	cmp	r3, #0
     82c:	d002      	beq.n	834 <decstr_to_int+0x72>
    {
        *pui32CharCnt = uCnt;
     82e:	683b      	ldr	r3, [r7, #0]
     830:	68fa      	ldr	r2, [r7, #12]
     832:	601a      	str	r2, [r3, #0]
    }

    return bNeg ? -ui32Val : ui32Val;
     834:	7dfb      	ldrb	r3, [r7, #23]
     836:	2b00      	cmp	r3, #0
     838:	d002      	beq.n	840 <decstr_to_int+0x7e>
     83a:	693b      	ldr	r3, [r7, #16]
     83c:	425b      	negs	r3, r3
     83e:	e000      	b.n	842 <decstr_to_int+0x80>
     840:	693b      	ldr	r3, [r7, #16]
}
     842:	4618      	mov	r0, r3
     844:	371c      	adds	r7, #28
     846:	46bd      	mov	sp, r7
     848:	f85d 7b04 	ldr.w	r7, [sp], #4
     84c:	4770      	bx	lr

0000084e <uint64_to_str>:
// written).
//
//*****************************************************************************
static int
uint64_to_str(uint64_t ui64Val, char *pcBuf)
{
     84e:	b590      	push	{r4, r7, lr}
     850:	b091      	sub	sp, #68	; 0x44
     852:	af00      	add	r7, sp, #0
     854:	e9c7 0102 	strd	r0, r1, [r7, #8]
     858:	607a      	str	r2, [r7, #4]
    char tbuf[25];
    int ix = 0, iNumDig = 0;
     85a:	2300      	movs	r3, #0
     85c:	63fb      	str	r3, [r7, #60]	; 0x3c
     85e:	2300      	movs	r3, #0
     860:	63bb      	str	r3, [r7, #56]	; 0x38
    do
    {
        //
        // Divide by 10
        //
        u64Tmp = divu64_10(ui64Val);
     862:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
     866:	f7ff fe6b 	bl	540 <divu64_10>
     86a:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30

        //
        // Get modulus
        //
        uMod = ui64Val - (u64Tmp * 10);
     86e:	68b9      	ldr	r1, [r7, #8]
     870:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     872:	4613      	mov	r3, r2
     874:	009b      	lsls	r3, r3, #2
     876:	4413      	add	r3, r2
     878:	005b      	lsls	r3, r3, #1
     87a:	1acb      	subs	r3, r1, r3
     87c:	62fb      	str	r3, [r7, #44]	; 0x2c

        tbuf[ix++] = uMod + '0';
     87e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     880:	1c5a      	adds	r2, r3, #1
     882:	63fa      	str	r2, [r7, #60]	; 0x3c
     884:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     886:	b2d2      	uxtb	r2, r2
     888:	3230      	adds	r2, #48	; 0x30
     88a:	b2d2      	uxtb	r2, r2
     88c:	f107 0140 	add.w	r1, r7, #64	; 0x40
     890:	440b      	add	r3, r1
     892:	f803 2c30 	strb.w	r2, [r3, #-48]
        ui64Val = u64Tmp;
     896:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
     89a:	e9c7 3402 	strd	r3, r4, [r7, #8]
    } while ( ui64Val );
     89e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
     8a2:	4323      	orrs	r3, r4
     8a4:	d1dd      	bne.n	862 <uint64_to_str+0x14>

    //
    // Save the total number of digits
    //
    iNumDig = ix;
     8a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     8a8:	63bb      	str	r3, [r7, #56]	; 0x38

    //
    // Now, reverse the buffer when saving to the caller's buffer.
    //
    if ( pcBuf )
     8aa:	687b      	ldr	r3, [r7, #4]
     8ac:	2b00      	cmp	r3, #0
     8ae:	d011      	beq.n	8d4 <uint64_to_str+0x86>
    {
        while ( ix-- )
     8b0:	e008      	b.n	8c4 <uint64_to_str+0x76>
        {
            *pcBuf++ = tbuf[ix];
     8b2:	687b      	ldr	r3, [r7, #4]
     8b4:	1c5a      	adds	r2, r3, #1
     8b6:	607a      	str	r2, [r7, #4]
     8b8:	f107 0110 	add.w	r1, r7, #16
     8bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     8be:	440a      	add	r2, r1
     8c0:	7812      	ldrb	r2, [r2, #0]
     8c2:	701a      	strb	r2, [r3, #0]
        while ( ix-- )
     8c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     8c6:	1e5a      	subs	r2, r3, #1
     8c8:	63fa      	str	r2, [r7, #60]	; 0x3c
     8ca:	2b00      	cmp	r3, #0
     8cc:	d1f1      	bne.n	8b2 <uint64_to_str+0x64>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0x00;
     8ce:	687b      	ldr	r3, [r7, #4]
     8d0:	2200      	movs	r2, #0
     8d2:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
     8d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
     8d6:	4618      	mov	r0, r3
     8d8:	3744      	adds	r7, #68	; 0x44
     8da:	46bd      	mov	sp, r7
     8dc:	bd90      	pop	{r4, r7, pc}

000008de <uint64_to_hexstr>:
// written).
//
//*****************************************************************************
static int
uint64_to_hexstr(uint64_t ui64Val, char *pcBuf, bool bLower)
{
     8de:	b4b0      	push	{r4, r5, r7}
     8e0:	b08d      	sub	sp, #52	; 0x34
     8e2:	af00      	add	r7, sp, #0
     8e4:	e9c7 0102 	strd	r0, r1, [r7, #8]
     8e8:	607a      	str	r2, [r7, #4]
     8ea:	70fb      	strb	r3, [r7, #3]
    int iNumDig, ix = 0;
     8ec:	2300      	movs	r3, #0
     8ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    char cCh, tbuf[20];

    if ( ui64Val == 0 )
     8f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     8f4:	4313      	orrs	r3, r2
     8f6:	d131      	bne.n	95c <uint64_to_hexstr+0x7e>
    {
        tbuf[ix++] = '0';   // Print a '0'
     8f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     8fa:	1c5a      	adds	r2, r3, #1
     8fc:	62fa      	str	r2, [r7, #44]	; 0x2c
     8fe:	f107 0230 	add.w	r2, r7, #48	; 0x30
     902:	4413      	add	r3, r2
     904:	2230      	movs	r2, #48	; 0x30
     906:	f803 2c20 	strb.w	r2, [r3, #-32]
    }

    while ( ui64Val )
     90a:	e027      	b.n	95c <uint64_to_hexstr+0x7e>
    {
        cCh = ui64Val & 0xf;
     90c:	7a3b      	ldrb	r3, [r7, #8]
     90e:	f003 030f 	and.w	r3, r3, #15
     912:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        //
        // Alpha character
        //
        if ( cCh > 9 )
     916:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
     91a:	2b09      	cmp	r3, #9
     91c:	d90a      	bls.n	934 <uint64_to_hexstr+0x56>
        {
            cCh += bLower ? 0x27 : 0x7;
     91e:	78fb      	ldrb	r3, [r7, #3]
     920:	2b00      	cmp	r3, #0
     922:	d001      	beq.n	928 <uint64_to_hexstr+0x4a>
     924:	2227      	movs	r2, #39	; 0x27
     926:	e000      	b.n	92a <uint64_to_hexstr+0x4c>
     928:	2207      	movs	r2, #7
     92a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
     92e:	4413      	add	r3, r2
     930:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        }

        tbuf[ix++] = cCh + '0';
     934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     936:	1c5a      	adds	r2, r3, #1
     938:	62fa      	str	r2, [r7, #44]	; 0x2c
     93a:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
     93e:	3230      	adds	r2, #48	; 0x30
     940:	b2d2      	uxtb	r2, r2
     942:	f107 0130 	add.w	r1, r7, #48	; 0x30
     946:	440b      	add	r3, r1
     948:	f803 2c20 	strb.w	r2, [r3, #-32]
        ui64Val >>= 4;
     94c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     950:	0914      	lsrs	r4, r2, #4
     952:	ea44 7403 	orr.w	r4, r4, r3, lsl #28
     956:	091d      	lsrs	r5, r3, #4
     958:	e9c7 4502 	strd	r4, r5, [r7, #8]
    while ( ui64Val )
     95c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
     960:	4313      	orrs	r3, r2
     962:	d1d3      	bne.n	90c <uint64_to_hexstr+0x2e>
    }

    //
    // Save the total number of digits
    //
    iNumDig = ix;
     964:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     966:	627b      	str	r3, [r7, #36]	; 0x24

    //
    // Now, reverse the buffer when saving to the callers buffer.
    //
    if (pcBuf)
     968:	687b      	ldr	r3, [r7, #4]
     96a:	2b00      	cmp	r3, #0
     96c:	d011      	beq.n	992 <uint64_to_hexstr+0xb4>
    {
        while (ix--)
     96e:	e008      	b.n	982 <uint64_to_hexstr+0xa4>
        {
            *pcBuf++ = tbuf[ix];
     970:	687b      	ldr	r3, [r7, #4]
     972:	1c5a      	adds	r2, r3, #1
     974:	607a      	str	r2, [r7, #4]
     976:	f107 0110 	add.w	r1, r7, #16
     97a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     97c:	440a      	add	r2, r1
     97e:	7812      	ldrb	r2, [r2, #0]
     980:	701a      	strb	r2, [r3, #0]
        while (ix--)
     982:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     984:	1e5a      	subs	r2, r3, #1
     986:	62fa      	str	r2, [r7, #44]	; 0x2c
     988:	2b00      	cmp	r3, #0
     98a:	d1f1      	bne.n	970 <uint64_to_hexstr+0x92>
        }

        //
        // Terminate the caller's buffer
        //
        *pcBuf = 0;
     98c:	687b      	ldr	r3, [r7, #4]
     98e:	2200      	movs	r2, #0
     990:	701a      	strb	r2, [r3, #0]
    }

    return iNumDig;
     992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
     994:	4618      	mov	r0, r3
     996:	3734      	adds	r7, #52	; 0x34
     998:	46bd      	mov	sp, r7
     99a:	bcb0      	pop	{r4, r5, r7}
     99c:	4770      	bx	lr

0000099e <simple_strlen>:
// Return length of the given string.
//
//*****************************************************************************
static uint32_t
simple_strlen(char *pcBuf)
{
     99e:	b480      	push	{r7}
     9a0:	b085      	sub	sp, #20
     9a2:	af00      	add	r7, sp, #0
     9a4:	6078      	str	r0, [r7, #4]
    uint32_t ui32RetVal = 0;
     9a6:	2300      	movs	r3, #0
     9a8:	60fb      	str	r3, [r7, #12]
    if ( !pcBuf )
     9aa:	687b      	ldr	r3, [r7, #4]
     9ac:	2b00      	cmp	r3, #0
     9ae:	d104      	bne.n	9ba <simple_strlen+0x1c>
    {
        return ui32RetVal;
     9b0:	68fb      	ldr	r3, [r7, #12]
     9b2:	e009      	b.n	9c8 <simple_strlen+0x2a>
    }

    while ( *pcBuf++ )
    {
        ui32RetVal++;
     9b4:	68fb      	ldr	r3, [r7, #12]
     9b6:	3301      	adds	r3, #1
     9b8:	60fb      	str	r3, [r7, #12]
    while ( *pcBuf++ )
     9ba:	687b      	ldr	r3, [r7, #4]
     9bc:	1c5a      	adds	r2, r3, #1
     9be:	607a      	str	r2, [r7, #4]
     9c0:	781b      	ldrb	r3, [r3, #0]
     9c2:	2b00      	cmp	r3, #0
     9c4:	d1f6      	bne.n	9b4 <simple_strlen+0x16>
    }
    return ui32RetVal;
     9c6:	68fb      	ldr	r3, [r7, #12]
}
     9c8:	4618      	mov	r0, r3
     9ca:	3714      	adds	r7, #20
     9cc:	46bd      	mov	sp, r7
     9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
     9d2:	4770      	bx	lr

000009d4 <padbuffer>:
// Pad a string buffer with pad characters.
//
//*****************************************************************************
static int32_t
padbuffer(char *pcBuf, uint8_t cPadChar, int32_t i32NumChars)
{
     9d4:	b480      	push	{r7}
     9d6:	b087      	sub	sp, #28
     9d8:	af00      	add	r7, sp, #0
     9da:	60f8      	str	r0, [r7, #12]
     9dc:	460b      	mov	r3, r1
     9de:	607a      	str	r2, [r7, #4]
     9e0:	72fb      	strb	r3, [r7, #11]
    int32_t i32Cnt = 0;
     9e2:	2300      	movs	r3, #0
     9e4:	617b      	str	r3, [r7, #20]

    if ( i32NumChars <= 0 )
     9e6:	687b      	ldr	r3, [r7, #4]
     9e8:	2b00      	cmp	r3, #0
     9ea:	dc0c      	bgt.n	a06 <padbuffer+0x32>
    {
        return i32Cnt;
     9ec:	697b      	ldr	r3, [r7, #20]
     9ee:	e010      	b.n	a12 <padbuffer+0x3e>
    }

    while ( i32NumChars-- )
    {
        if ( pcBuf )
     9f0:	68fb      	ldr	r3, [r7, #12]
     9f2:	2b00      	cmp	r3, #0
     9f4:	d004      	beq.n	a00 <padbuffer+0x2c>
        {
            *pcBuf++ = cPadChar;
     9f6:	68fb      	ldr	r3, [r7, #12]
     9f8:	1c5a      	adds	r2, r3, #1
     9fa:	60fa      	str	r2, [r7, #12]
     9fc:	7afa      	ldrb	r2, [r7, #11]
     9fe:	701a      	strb	r2, [r3, #0]
        }
        i32Cnt++;
     a00:	697b      	ldr	r3, [r7, #20]
     a02:	3301      	adds	r3, #1
     a04:	617b      	str	r3, [r7, #20]
    while ( i32NumChars-- )
     a06:	687b      	ldr	r3, [r7, #4]
     a08:	1e5a      	subs	r2, r3, #1
     a0a:	607a      	str	r2, [r7, #4]
     a0c:	2b00      	cmp	r3, #0
     a0e:	d1ef      	bne.n	9f0 <padbuffer+0x1c>
    }

    return i32Cnt;
     a10:	697b      	ldr	r3, [r7, #20]
}
     a12:	4618      	mov	r0, r3
     a14:	371c      	adds	r7, #28
     a16:	46bd      	mov	sp, r7
     a18:	f85d 7b04 	ldr.w	r7, [sp], #4
     a1c:	4770      	bx	lr
	...

00000a20 <ftoa>:
    int32_t I32;
    float F;
} i32fl_t;

static int ftoa(float fValue, char *pcBuf, int iPrecision)
{
     a20:	b590      	push	{r4, r7, lr}
     a22:	b08f      	sub	sp, #60	; 0x3c
     a24:	af00      	add	r7, sp, #0
     a26:	60f8      	str	r0, [r7, #12]
     a28:	60b9      	str	r1, [r7, #8]
     a2a:	607a      	str	r2, [r7, #4]
    i32fl_t unFloatValue;
    int iExp2, iBufSize;
    int32_t i32Significand, i32IntPart, i32FracPart;
    char *pcBufInitial, *pcBuftmp;

    iBufSize = *(uint32_t*)pcBuf;
     a2c:	68bb      	ldr	r3, [r7, #8]
     a2e:	681b      	ldr	r3, [r3, #0]
     a30:	627b      	str	r3, [r7, #36]	; 0x24
    if (iBufSize < 4)
     a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     a34:	2b03      	cmp	r3, #3
     a36:	dc02      	bgt.n	a3e <ftoa+0x1e>
    {
        return AM_FTOA_ERR_BUFSIZE;
     a38:	f06f 0302 	mvn.w	r3, #2
     a3c:	e0e7      	b.n	c0e <ftoa+0x1ee>
    }

    if (fValue == 0.0f)
     a3e:	edd7 7a03 	vldr	s15, [r7, #12]
     a42:	eef5 7a40 	vcmp.f32	s15, #0.0
     a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
     a4a:	d104      	bne.n	a56 <ftoa+0x36>
    {
        // "0.0"
        *(uint32_t*)pcBuf = 0x00 << 24 | ('0' << 16) | ('.' << 8) | ('0' << 0);
     a4c:	68bb      	ldr	r3, [r7, #8]
     a4e:	4a72      	ldr	r2, [pc, #456]	; (c18 <ftoa+0x1f8>)
     a50:	601a      	str	r2, [r3, #0]
        return 3;
     a52:	2303      	movs	r3, #3
     a54:	e0db      	b.n	c0e <ftoa+0x1ee>
    }

    pcBufInitial = pcBuf;
     a56:	68bb      	ldr	r3, [r7, #8]
     a58:	623b      	str	r3, [r7, #32]

    unFloatValue.F = fValue;
     a5a:	68fb      	ldr	r3, [r7, #12]
     a5c:	613b      	str	r3, [r7, #16]

    iExp2 = ((unFloatValue.I32 >> 23) & 0x000000FF) - 127;
     a5e:	693b      	ldr	r3, [r7, #16]
     a60:	15db      	asrs	r3, r3, #23
     a62:	b2db      	uxtb	r3, r3
     a64:	3b7f      	subs	r3, #127	; 0x7f
     a66:	61fb      	str	r3, [r7, #28]
    i32Significand = (unFloatValue.I32 & 0x00FFFFFF) | 0x00800000;
     a68:	693b      	ldr	r3, [r7, #16]
     a6a:	f3c3 0316 	ubfx	r3, r3, #0, #23
     a6e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
     a72:	61bb      	str	r3, [r7, #24]
    i32FracPart = 0;
     a74:	2300      	movs	r3, #0
     a76:	633b      	str	r3, [r7, #48]	; 0x30
    i32IntPart = 0;
     a78:	2300      	movs	r3, #0
     a7a:	637b      	str	r3, [r7, #52]	; 0x34

    if (iExp2 >= 31)
     a7c:	69fb      	ldr	r3, [r7, #28]
     a7e:	2b1e      	cmp	r3, #30
     a80:	dd02      	ble.n	a88 <ftoa+0x68>
    {
        return AM_FTOA_ERR_VAL_TOO_LARGE;
     a82:	f06f 0301 	mvn.w	r3, #1
     a86:	e0c2      	b.n	c0e <ftoa+0x1ee>
    }
    else if (iExp2 < -23)
     a88:	69fb      	ldr	r3, [r7, #28]
     a8a:	f113 0f17 	cmn.w	r3, #23
     a8e:	da02      	bge.n	a96 <ftoa+0x76>
    {
        return AM_FTOA_ERR_VAL_TOO_SMALL;
     a90:	f04f 33ff 	mov.w	r3, #4294967295
     a94:	e0bb      	b.n	c0e <ftoa+0x1ee>
    }
    else if (iExp2 >= 23)
     a96:	69fb      	ldr	r3, [r7, #28]
     a98:	2b16      	cmp	r3, #22
     a9a:	dd06      	ble.n	aaa <ftoa+0x8a>
    {
        i32IntPart = i32Significand << (iExp2 - 23);
     a9c:	69fb      	ldr	r3, [r7, #28]
     a9e:	3b17      	subs	r3, #23
     aa0:	69ba      	ldr	r2, [r7, #24]
     aa2:	fa02 f303 	lsl.w	r3, r2, r3
     aa6:	637b      	str	r3, [r7, #52]	; 0x34
     aa8:	e01a      	b.n	ae0 <ftoa+0xc0>
    }
    else if (iExp2 >= 0)
     aaa:	69fb      	ldr	r3, [r7, #28]
     aac:	2b00      	cmp	r3, #0
     aae:	db0f      	blt.n	ad0 <ftoa+0xb0>
    {
        i32IntPart = i32Significand >> (23 - iExp2);
     ab0:	69fb      	ldr	r3, [r7, #28]
     ab2:	f1c3 0317 	rsb	r3, r3, #23
     ab6:	69ba      	ldr	r2, [r7, #24]
     ab8:	fa42 f303 	asr.w	r3, r2, r3
     abc:	637b      	str	r3, [r7, #52]	; 0x34
        i32FracPart = (i32Significand << (iExp2 + 1)) & 0x00FFFFFF;
     abe:	69fb      	ldr	r3, [r7, #28]
     ac0:	3301      	adds	r3, #1
     ac2:	69ba      	ldr	r2, [r7, #24]
     ac4:	fa02 f303 	lsl.w	r3, r2, r3
     ac8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     acc:	633b      	str	r3, [r7, #48]	; 0x30
     ace:	e007      	b.n	ae0 <ftoa+0xc0>
    }
    else // if (iExp2 < 0)
    {
        i32FracPart = (i32Significand & 0x00FFFFFF) >> -(iExp2 + 1);
     ad0:	69bb      	ldr	r3, [r7, #24]
     ad2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
     ad6:	69fb      	ldr	r3, [r7, #28]
     ad8:	43db      	mvns	r3, r3
     ada:	fa42 f303 	asr.w	r3, r2, r3
     ade:	633b      	str	r3, [r7, #48]	; 0x30
    }

    if (unFloatValue.I32 < 0)
     ae0:	693b      	ldr	r3, [r7, #16]
     ae2:	2b00      	cmp	r3, #0
     ae4:	da04      	bge.n	af0 <ftoa+0xd0>
    {
        *pcBuf++ = '-';
     ae6:	68bb      	ldr	r3, [r7, #8]
     ae8:	1c5a      	adds	r2, r3, #1
     aea:	60ba      	str	r2, [r7, #8]
     aec:	222d      	movs	r2, #45	; 0x2d
     aee:	701a      	strb	r2, [r3, #0]
    }

    if (i32IntPart == 0)
     af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     af2:	2b00      	cmp	r3, #0
     af4:	d105      	bne.n	b02 <ftoa+0xe2>
    {
        *pcBuf++ = '0';
     af6:	68bb      	ldr	r3, [r7, #8]
     af8:	1c5a      	adds	r2, r3, #1
     afa:	60ba      	str	r2, [r7, #8]
     afc:	2230      	movs	r2, #48	; 0x30
     afe:	701a      	strb	r2, [r3, #0]
     b00:	e021      	b.n	b46 <ftoa+0x126>
    }
    else
    {
        if (i32IntPart > 0)
     b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     b04:	2b00      	cmp	r3, #0
     b06:	dd08      	ble.n	b1a <ftoa+0xfa>
        {
            uint64_to_str(i32IntPart, pcBuf);
     b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     b0a:	ea4f 74e3 	mov.w	r4, r3, asr #31
     b0e:	68ba      	ldr	r2, [r7, #8]
     b10:	4618      	mov	r0, r3
     b12:	4621      	mov	r1, r4
     b14:	f7ff fe9b 	bl	84e <uint64_to_str>
     b18:	e011      	b.n	b3e <ftoa+0x11e>
        }
        else
        {
            *pcBuf++ = '-';
     b1a:	68bb      	ldr	r3, [r7, #8]
     b1c:	1c5a      	adds	r2, r3, #1
     b1e:	60ba      	str	r2, [r7, #8]
     b20:	222d      	movs	r2, #45	; 0x2d
     b22:	701a      	strb	r2, [r3, #0]
            uint64_to_str(-i32IntPart, pcBuf);
     b24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     b26:	425b      	negs	r3, r3
     b28:	ea4f 74e3 	mov.w	r4, r3, asr #31
     b2c:	68ba      	ldr	r2, [r7, #8]
     b2e:	4618      	mov	r0, r3
     b30:	4621      	mov	r1, r4
     b32:	f7ff fe8c 	bl	84e <uint64_to_str>
        }
        while (*pcBuf)    // Get to end of new string
     b36:	e002      	b.n	b3e <ftoa+0x11e>
        {
            pcBuf++;
     b38:	68bb      	ldr	r3, [r7, #8]
     b3a:	3301      	adds	r3, #1
     b3c:	60bb      	str	r3, [r7, #8]
        while (*pcBuf)    // Get to end of new string
     b3e:	68bb      	ldr	r3, [r7, #8]
     b40:	781b      	ldrb	r3, [r3, #0]
     b42:	2b00      	cmp	r3, #0
     b44:	d1f8      	bne.n	b38 <ftoa+0x118>
    }

    //
    // Now, begin the fractional part
    //
    *pcBuf++ = '.';
     b46:	68bb      	ldr	r3, [r7, #8]
     b48:	1c5a      	adds	r2, r3, #1
     b4a:	60ba      	str	r2, [r7, #8]
     b4c:	222e      	movs	r2, #46	; 0x2e
     b4e:	701a      	strb	r2, [r3, #0]

    if (i32FracPart == 0)
     b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     b52:	2b00      	cmp	r3, #0
     b54:	d105      	bne.n	b62 <ftoa+0x142>
    {
        *pcBuf++ = '0';
     b56:	68bb      	ldr	r3, [r7, #8]
     b58:	1c5a      	adds	r2, r3, #1
     b5a:	60ba      	str	r2, [r7, #8]
     b5c:	2230      	movs	r2, #48	; 0x30
     b5e:	701a      	strb	r2, [r3, #0]
     b60:	e04f      	b.n	c02 <ftoa+0x1e2>
    }
    else
    {
        int jx, iMax;

        iMax = iBufSize - (pcBuf - pcBufInitial) - 1;
     b62:	68ba      	ldr	r2, [r7, #8]
     b64:	6a3b      	ldr	r3, [r7, #32]
     b66:	1ad3      	subs	r3, r2, r3
     b68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     b6a:	1ad3      	subs	r3, r2, r3
     b6c:	3b01      	subs	r3, #1
     b6e:	617b      	str	r3, [r7, #20]
        iMax = (iMax > iPrecision) ? iPrecision : iMax;
     b70:	697a      	ldr	r2, [r7, #20]
     b72:	687b      	ldr	r3, [r7, #4]
     b74:	4293      	cmp	r3, r2
     b76:	bfa8      	it	ge
     b78:	4613      	movge	r3, r2
     b7a:	617b      	str	r3, [r7, #20]

        for (jx = 0; jx < iMax; jx++)
     b7c:	2300      	movs	r3, #0
     b7e:	62bb      	str	r3, [r7, #40]	; 0x28
     b80:	e015      	b.n	bae <ftoa+0x18e>
        {
            i32FracPart *= 10;
     b82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     b84:	4613      	mov	r3, r2
     b86:	009b      	lsls	r3, r3, #2
     b88:	4413      	add	r3, r2
     b8a:	005b      	lsls	r3, r3, #1
     b8c:	633b      	str	r3, [r7, #48]	; 0x30
            *pcBuf++ = (i32FracPart >> 24) + '0';
     b8e:	68bb      	ldr	r3, [r7, #8]
     b90:	1c5a      	adds	r2, r3, #1
     b92:	60ba      	str	r2, [r7, #8]
     b94:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     b96:	1612      	asrs	r2, r2, #24
     b98:	b2d2      	uxtb	r2, r2
     b9a:	3230      	adds	r2, #48	; 0x30
     b9c:	b2d2      	uxtb	r2, r2
     b9e:	701a      	strb	r2, [r3, #0]
            i32FracPart &= 0x00FFFFFF;
     ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
     ba2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
     ba6:	633b      	str	r3, [r7, #48]	; 0x30
        for (jx = 0; jx < iMax; jx++)
     ba8:	6abb      	ldr	r3, [r7, #40]	; 0x28
     baa:	3301      	adds	r3, #1
     bac:	62bb      	str	r3, [r7, #40]	; 0x28
     bae:	6aba      	ldr	r2, [r7, #40]	; 0x28
     bb0:	697b      	ldr	r3, [r7, #20]
     bb2:	429a      	cmp	r2, r3
     bb4:	dbe5      	blt.n	b82 <ftoa+0x162>
        // 1.996        4                   1.9960
        //
        // To determine whether to round up, we'll look at what the next
        // decimal value would have been.
        //
        if ( ((i32FracPart * 10) >> 24) >= 5 )
     bb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     bb8:	4613      	mov	r3, r2
     bba:	009b      	lsls	r3, r3, #2
     bbc:	4413      	add	r3, r2
     bbe:	005b      	lsls	r3, r3, #1
     bc0:	161b      	asrs	r3, r3, #24
     bc2:	2b04      	cmp	r3, #4
     bc4:	dd1d      	ble.n	c02 <ftoa+0x1e2>
        {
            //
            // Yes, we need to round up.
            // Go back through the string and make adjustments as necessary.
            //
            pcBuftmp = pcBuf - 1;
     bc6:	68bb      	ldr	r3, [r7, #8]
     bc8:	3b01      	subs	r3, #1
     bca:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
     bcc:	e015      	b.n	bfa <ftoa+0x1da>
            {
                if ( *pcBuftmp == '.' )
     bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     bd0:	781b      	ldrb	r3, [r3, #0]
     bd2:	2b2e      	cmp	r3, #46	; 0x2e
     bd4:	d00e      	beq.n	bf4 <ftoa+0x1d4>
                {
                }
                else if ( *pcBuftmp == '9' )
     bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     bd8:	781b      	ldrb	r3, [r3, #0]
     bda:	2b39      	cmp	r3, #57	; 0x39
     bdc:	d103      	bne.n	be6 <ftoa+0x1c6>
                {
                    *pcBuftmp = '0';
     bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     be0:	2230      	movs	r2, #48	; 0x30
     be2:	701a      	strb	r2, [r3, #0]
     be4:	e006      	b.n	bf4 <ftoa+0x1d4>
                }
                else
                {
                    *pcBuftmp += 1;
     be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     be8:	781b      	ldrb	r3, [r3, #0]
     bea:	3301      	adds	r3, #1
     bec:	b2da      	uxtb	r2, r3
     bee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     bf0:	701a      	strb	r2, [r3, #0]
                    break;
     bf2:	e006      	b.n	c02 <ftoa+0x1e2>
                }
                pcBuftmp--;
     bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
     bf6:	3b01      	subs	r3, #1
     bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
            while ( pcBuftmp >= pcBufInitial )
     bfa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
     bfc:	6a3b      	ldr	r3, [r7, #32]
     bfe:	429a      	cmp	r2, r3
     c00:	d2e5      	bcs.n	bce <ftoa+0x1ae>
    }

    //
    // Terminate the string and we're done
    //
    *pcBuf = 0x00;
     c02:	68bb      	ldr	r3, [r7, #8]
     c04:	2200      	movs	r2, #0
     c06:	701a      	strb	r2, [r3, #0]

    return (pcBuf - pcBufInitial);
     c08:	68ba      	ldr	r2, [r7, #8]
     c0a:	6a3b      	ldr	r3, [r7, #32]
     c0c:	1ad3      	subs	r3, r2, r3
} // ftoa()
     c0e:	4618      	mov	r0, r3
     c10:	373c      	adds	r7, #60	; 0x3c
     c12:	46bd      	mov	sp, r7
     c14:	bd90      	pop	{r4, r7, pc}
     c16:	bf00      	nop
     c18:	00302e30 	.word	0x00302e30

00000c1c <am_util_stdio_vsprintf>:
//! @return uint32_t representing the number of characters printed.
//
//******************************************************************************
uint32_t
am_util_stdio_vsprintf(char *pcBuf, const char *pcFmt, va_list pArgs)
{
     c1c:	b590      	push	{r4, r7, lr}
     c1e:	b095      	sub	sp, #84	; 0x54
     c20:	af00      	add	r7, sp, #0
     c22:	60f8      	str	r0, [r7, #12]
     c24:	60b9      	str	r1, [r7, #8]
     c26:	607a      	str	r2, [r7, #4]
    char *pcStr;
    uint64_t ui64Val;
    int64_t i64Val;
    uint32_t ui32NumChars, ui32CharCnt = 0;
     c28:	2300      	movs	r3, #0
     c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
    int iWidth, iVal, iPrecision;
    uint8_t ui8CharSpecifier, ui8PadChar;
    bool bLower, bLongLong, bNeg;
    uint32_t ui32strlen = 0;
     c2c:	2300      	movs	r3, #0
     c2e:	627b      	str	r3, [r7, #36]	; 0x24

    while ( *pcFmt != 0x0 )
     c30:	e2e3      	b.n	11fa <am_util_stdio_vsprintf+0x5de>
    {
        iPrecision = 6;             // printf() default precision for %f is 6
     c32:	2306      	movs	r3, #6
     c34:	633b      	str	r3, [r7, #48]	; 0x30

        if ( *pcFmt != '%' )
     c36:	68bb      	ldr	r3, [r7, #8]
     c38:	781b      	ldrb	r3, [r3, #0]
     c3a:	2b25      	cmp	r3, #37	; 0x25
     c3c:	d01f      	beq.n	c7e <am_util_stdio_vsprintf+0x62>
        {
            //
            // Accumulate the string portion of the format specification.
            //
            if ( pcBuf )
     c3e:	68fb      	ldr	r3, [r7, #12]
     c40:	2b00      	cmp	r3, #0
     c42:	d015      	beq.n	c70 <am_util_stdio_vsprintf+0x54>
            {
                // If '\n', convert to '\r\n'
                if ( *pcFmt == '\n'  &&  g_bTxtXlate )
     c44:	68bb      	ldr	r3, [r7, #8]
     c46:	781b      	ldrb	r3, [r3, #0]
     c48:	2b0a      	cmp	r3, #10
     c4a:	d10b      	bne.n	c64 <am_util_stdio_vsprintf+0x48>
     c4c:	4bb1      	ldr	r3, [pc, #708]	; (f14 <am_util_stdio_vsprintf+0x2f8>)
     c4e:	781b      	ldrb	r3, [r3, #0]
     c50:	2b00      	cmp	r3, #0
     c52:	d007      	beq.n	c64 <am_util_stdio_vsprintf+0x48>
                {
                    *pcBuf++ = '\r';
     c54:	68fb      	ldr	r3, [r7, #12]
     c56:	1c5a      	adds	r2, r3, #1
     c58:	60fa      	str	r2, [r7, #12]
     c5a:	220d      	movs	r2, #13
     c5c:	701a      	strb	r2, [r3, #0]
                    ++ui32CharCnt;
     c5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     c60:	3301      	adds	r3, #1
     c62:	63fb      	str	r3, [r7, #60]	; 0x3c
                }
                *pcBuf++ = *pcFmt;
     c64:	68fb      	ldr	r3, [r7, #12]
     c66:	1c5a      	adds	r2, r3, #1
     c68:	60fa      	str	r2, [r7, #12]
     c6a:	68ba      	ldr	r2, [r7, #8]
     c6c:	7812      	ldrb	r2, [r2, #0]
     c6e:	701a      	strb	r2, [r3, #0]
            }

            ++pcFmt;
     c70:	68bb      	ldr	r3, [r7, #8]
     c72:	3301      	adds	r3, #1
     c74:	60bb      	str	r3, [r7, #8]
            ++ui32CharCnt;
     c76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     c78:	3301      	adds	r3, #1
     c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
            continue;
     c7c:	e2bd      	b.n	11fa <am_util_stdio_vsprintf+0x5de>
        }

        //
        // Handle the specifier.
        //
        ++pcFmt;
     c7e:	68bb      	ldr	r3, [r7, #8]
     c80:	3301      	adds	r3, #1
     c82:	60bb      	str	r3, [r7, #8]
        bLower = bLongLong = false;
     c84:	2300      	movs	r3, #0
     c86:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
     c8a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     c8e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        //
        // Default to space as ui8PadChar
        //
        ui8PadChar = ' ';
     c92:	2320      	movs	r3, #32
     c94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

        if ( *pcFmt == '0' )
     c98:	68bb      	ldr	r3, [r7, #8]
     c9a:	781b      	ldrb	r3, [r3, #0]
     c9c:	2b30      	cmp	r3, #48	; 0x30
     c9e:	d105      	bne.n	cac <am_util_stdio_vsprintf+0x90>
        {
            ui8PadChar = '0';
     ca0:	2330      	movs	r3, #48	; 0x30
     ca2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
            ++pcFmt;
     ca6:	68bb      	ldr	r3, [r7, #8]
     ca8:	3301      	adds	r3, #1
     caa:	60bb      	str	r3, [r7, #8]
        }

        //
        // Width specifier
        //
        iWidth = decstr_to_int(pcFmt, &ui32NumChars);
     cac:	f107 0310 	add.w	r3, r7, #16
     cb0:	4619      	mov	r1, r3
     cb2:	68b8      	ldr	r0, [r7, #8]
     cb4:	f7ff fd85 	bl	7c2 <decstr_to_int>
     cb8:	4603      	mov	r3, r0
     cba:	63bb      	str	r3, [r7, #56]	; 0x38
        pcFmt += ui32NumChars;
     cbc:	693b      	ldr	r3, [r7, #16]
     cbe:	68ba      	ldr	r2, [r7, #8]
     cc0:	4413      	add	r3, r2
     cc2:	60bb      	str	r3, [r7, #8]

        //
        // For now, only support a negative width specifier for %s
        //
        if ( ( *pcFmt != 's' )  &&  ( iWidth < 0 ) )
     cc4:	68bb      	ldr	r3, [r7, #8]
     cc6:	781b      	ldrb	r3, [r3, #0]
     cc8:	2b73      	cmp	r3, #115	; 0x73
     cca:	d005      	beq.n	cd8 <am_util_stdio_vsprintf+0xbc>
     ccc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     cce:	2b00      	cmp	r3, #0
     cd0:	da02      	bge.n	cd8 <am_util_stdio_vsprintf+0xbc>
        {
            iWidth = -iWidth;
     cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     cd4:	425b      	negs	r3, r3
     cd6:	63bb      	str	r3, [r7, #56]	; 0x38
        }

        //
        // Check for precision specifier
        //
        if (*pcFmt == '.')
     cd8:	68bb      	ldr	r3, [r7, #8]
     cda:	781b      	ldrb	r3, [r3, #0]
     cdc:	2b2e      	cmp	r3, #46	; 0x2e
     cde:	d10e      	bne.n	cfe <am_util_stdio_vsprintf+0xe2>
        {
            ++pcFmt;
     ce0:	68bb      	ldr	r3, [r7, #8]
     ce2:	3301      	adds	r3, #1
     ce4:	60bb      	str	r3, [r7, #8]
            iPrecision = decstr_to_int(pcFmt, &ui32NumChars);
     ce6:	f107 0310 	add.w	r3, r7, #16
     cea:	4619      	mov	r1, r3
     cec:	68b8      	ldr	r0, [r7, #8]
     cee:	f7ff fd68 	bl	7c2 <decstr_to_int>
     cf2:	4603      	mov	r3, r0
     cf4:	633b      	str	r3, [r7, #48]	; 0x30
            pcFmt += ui32NumChars;
     cf6:	693b      	ldr	r3, [r7, #16]
     cf8:	68ba      	ldr	r2, [r7, #8]
     cfa:	4413      	add	r3, r2
     cfc:	60bb      	str	r3, [r7, #8]
        // 'll', which must be a modifier for either 'd', 'i', 'u', 'x', or 'X'
        // (or even 'o', which is not currently supported). Other sub-specifiers
        // like 'hh','h', etc. are not currently handled.
        // Note - 'l' is used in Coremark, a primary reason it's supported here.
        //
        if ( *pcFmt == 'l' )
     cfe:	68bb      	ldr	r3, [r7, #8]
     d00:	781b      	ldrb	r3, [r3, #0]
     d02:	2b6c      	cmp	r3, #108	; 0x6c
     d04:	d10c      	bne.n	d20 <am_util_stdio_vsprintf+0x104>
        {
            pcFmt++;
     d06:	68bb      	ldr	r3, [r7, #8]
     d08:	3301      	adds	r3, #1
     d0a:	60bb      	str	r3, [r7, #8]
            if ( *pcFmt == 'l' )    // "ll" (long long)
     d0c:	68bb      	ldr	r3, [r7, #8]
     d0e:	781b      	ldrb	r3, [r3, #0]
     d10:	2b6c      	cmp	r3, #108	; 0x6c
     d12:	d105      	bne.n	d20 <am_util_stdio_vsprintf+0x104>
            {
                pcFmt++;
     d14:	68bb      	ldr	r3, [r7, #8]
     d16:	3301      	adds	r3, #1
     d18:	60bb      	str	r3, [r7, #8]
                bLongLong = true;
     d1a:	2301      	movs	r3, #1
     d1c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
            }
        }

        switch ( *pcFmt )
     d20:	68bb      	ldr	r3, [r7, #8]
     d22:	781b      	ldrb	r3, [r3, #0]
     d24:	3b46      	subs	r3, #70	; 0x46
     d26:	2b32      	cmp	r3, #50	; 0x32
     d28:	f200 8254 	bhi.w	11d4 <am_util_stdio_vsprintf+0x5b8>
     d2c:	a201      	add	r2, pc, #4	; (adr r2, d34 <am_util_stdio_vsprintf+0x118>)
     d2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     d32:	bf00      	nop
     d34:	0000115f 	.word	0x0000115f
     d38:	000011d5 	.word	0x000011d5
     d3c:	000011d5 	.word	0x000011d5
     d40:	000011d5 	.word	0x000011d5
     d44:	000011d5 	.word	0x000011d5
     d48:	000011d5 	.word	0x000011d5
     d4c:	000011d5 	.word	0x000011d5
     d50:	000011d5 	.word	0x000011d5
     d54:	000011d5 	.word	0x000011d5
     d58:	000011d5 	.word	0x000011d5
     d5c:	000011d5 	.word	0x000011d5
     d60:	000011d5 	.word	0x000011d5
     d64:	000011d5 	.word	0x000011d5
     d68:	000011d5 	.word	0x000011d5
     d6c:	000011d5 	.word	0x000011d5
     d70:	000011d5 	.word	0x000011d5
     d74:	000011d5 	.word	0x000011d5
     d78:	000011d5 	.word	0x000011d5
     d7c:	00000efb 	.word	0x00000efb
     d80:	000011d5 	.word	0x000011d5
     d84:	000011d5 	.word	0x000011d5
     d88:	000011d5 	.word	0x000011d5
     d8c:	000011d5 	.word	0x000011d5
     d90:	000011d5 	.word	0x000011d5
     d94:	000011d5 	.word	0x000011d5
     d98:	000011d5 	.word	0x000011d5
     d9c:	000011d5 	.word	0x000011d5
     da0:	000011d5 	.word	0x000011d5
     da4:	000011d5 	.word	0x000011d5
     da8:	00000e01 	.word	0x00000e01
     dac:	00001027 	.word	0x00001027
     db0:	000011d5 	.word	0x000011d5
     db4:	0000115f 	.word	0x0000115f
     db8:	000011d5 	.word	0x000011d5
     dbc:	000011d5 	.word	0x000011d5
     dc0:	00001027 	.word	0x00001027
     dc4:	000011d5 	.word	0x000011d5
     dc8:	000011d5 	.word	0x000011d5
     dcc:	000011d5 	.word	0x000011d5
     dd0:	000011d5 	.word	0x000011d5
     dd4:	000011d5 	.word	0x000011d5
     dd8:	000011d5 	.word	0x000011d5
     ddc:	000011d5 	.word	0x000011d5
     de0:	000011d5 	.word	0x000011d5
     de4:	000011d5 	.word	0x000011d5
     de8:	00000e27 	.word	0x00000e27
     dec:	000011d5 	.word	0x000011d5
     df0:	00000f95 	.word	0x00000f95
     df4:	000011d5 	.word	0x000011d5
     df8:	000011d5 	.word	0x000011d5
     dfc:	00000ef5 	.word	0x00000ef5
        {
            case 'c':
                ui8CharSpecifier = va_arg(pArgs, uint32_t);
     e00:	687b      	ldr	r3, [r7, #4]
     e02:	1d1a      	adds	r2, r3, #4
     e04:	607a      	str	r2, [r7, #4]
     e06:	681b      	ldr	r3, [r3, #0]
     e08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

                if ( pcBuf )
     e0c:	68fb      	ldr	r3, [r7, #12]
     e0e:	2b00      	cmp	r3, #0
     e10:	d005      	beq.n	e1e <am_util_stdio_vsprintf+0x202>
                {
                    *pcBuf++ = ui8CharSpecifier;
     e12:	68fb      	ldr	r3, [r7, #12]
     e14:	1c5a      	adds	r2, r3, #1
     e16:	60fa      	str	r2, [r7, #12]
     e18:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
     e1c:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
     e1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     e20:	3301      	adds	r3, #1
     e22:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
     e24:	e1e6      	b.n	11f4 <am_util_stdio_vsprintf+0x5d8>

            case 's':
                pcStr = va_arg(pArgs, char *);
     e26:	687b      	ldr	r3, [r7, #4]
     e28:	1d1a      	adds	r2, r3, #4
     e2a:	607a      	str	r2, [r7, #4]
     e2c:	681b      	ldr	r3, [r3, #0]
     e2e:	64fb      	str	r3, [r7, #76]	; 0x4c
                //
                // For %s, we support the width specifier. If iWidth is negative
                // the string is left-aligned (padding on the right).  Otherwise
                // the string is padded at the beginning with spaces.
                //
                ui32strlen = simple_strlen(pcStr);
     e30:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
     e32:	f7ff fdb4 	bl	99e <simple_strlen>
     e36:	6278      	str	r0, [r7, #36]	; 0x24
                if ( iWidth > 0 )
     e38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e3a:	2b00      	cmp	r3, #0
     e3c:	dd2e      	ble.n	e9c <am_util_stdio_vsprintf+0x280>
                {
                    // Pad the beginning of the string (right-aligned).
                    if ( ui32strlen < iWidth )
     e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     e42:	429a      	cmp	r2, r3
     e44:	d22a      	bcs.n	e9c <am_util_stdio_vsprintf+0x280>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
     e46:	6bba      	ldr	r2, [r7, #56]	; 0x38
     e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     e4a:	1ad3      	subs	r3, r2, r3
     e4c:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
     e4e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     e52:	6bba      	ldr	r2, [r7, #56]	; 0x38
     e54:	4619      	mov	r1, r3
     e56:	68f8      	ldr	r0, [r7, #12]
     e58:	f7ff fdbc 	bl	9d4 <padbuffer>
     e5c:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
     e5e:	68fb      	ldr	r3, [r7, #12]
     e60:	2b00      	cmp	r3, #0
     e62:	d001      	beq.n	e68 <am_util_stdio_vsprintf+0x24c>
     e64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e66:	e000      	b.n	e6a <am_util_stdio_vsprintf+0x24e>
     e68:	2300      	movs	r3, #0
     e6a:	68fa      	ldr	r2, [r7, #12]
     e6c:	4413      	add	r3, r2
     e6e:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
     e70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     e72:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     e74:	4413      	add	r3, r2
     e76:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
     e78:	2300      	movs	r3, #0
     e7a:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }

                while (*pcStr != 0x0)
     e7c:	e00e      	b.n	e9c <am_util_stdio_vsprintf+0x280>
                {
                    if ( pcBuf )
     e7e:	68fb      	ldr	r3, [r7, #12]
     e80:	2b00      	cmp	r3, #0
     e82:	d005      	beq.n	e90 <am_util_stdio_vsprintf+0x274>
                    {
                        *pcBuf++ = *pcStr;
     e84:	68fb      	ldr	r3, [r7, #12]
     e86:	1c5a      	adds	r2, r3, #1
     e88:	60fa      	str	r2, [r7, #12]
     e8a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
     e8c:	7812      	ldrb	r2, [r2, #0]
     e8e:	701a      	strb	r2, [r3, #0]
                    }

                    ++pcStr;
     e90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     e92:	3301      	adds	r3, #1
     e94:	64fb      	str	r3, [r7, #76]	; 0x4c
                    ++ui32CharCnt;
     e96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
     e98:	3301      	adds	r3, #1
     e9a:	63fb      	str	r3, [r7, #60]	; 0x3c
                while (*pcStr != 0x0)
     e9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
     e9e:	781b      	ldrb	r3, [r3, #0]
     ea0:	2b00      	cmp	r3, #0
     ea2:	d1ec      	bne.n	e7e <am_util_stdio_vsprintf+0x262>
                }

                if ( iWidth )
     ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     ea6:	2b00      	cmp	r3, #0
     ea8:	f000 81a1 	beq.w	11ee <am_util_stdio_vsprintf+0x5d2>
                {
                    iWidth = -iWidth;
     eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     eae:	425b      	negs	r3, r3
     eb0:	63bb      	str	r3, [r7, #56]	; 0x38

                    // Pad the end of the string (left-aligned).
                    if ( ui32strlen < iWidth )
     eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     eb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     eb6:	429a      	cmp	r2, r3
     eb8:	f080 8199 	bcs.w	11ee <am_util_stdio_vsprintf+0x5d2>
                    {
                        // String needs some padding.
                        iWidth -= ui32strlen;
     ebc:	6bba      	ldr	r2, [r7, #56]	; 0x38
     ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     ec0:	1ad3      	subs	r3, r2, r3
     ec2:	63bb      	str	r3, [r7, #56]	; 0x38
                        iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
     ec4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     ec8:	6bba      	ldr	r2, [r7, #56]	; 0x38
     eca:	4619      	mov	r1, r3
     ecc:	68f8      	ldr	r0, [r7, #12]
     ece:	f7ff fd81 	bl	9d4 <padbuffer>
     ed2:	63b8      	str	r0, [r7, #56]	; 0x38
                        pcBuf += pcBuf ? iWidth : 0;
     ed4:	68fb      	ldr	r3, [r7, #12]
     ed6:	2b00      	cmp	r3, #0
     ed8:	d001      	beq.n	ede <am_util_stdio_vsprintf+0x2c2>
     eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     edc:	e000      	b.n	ee0 <am_util_stdio_vsprintf+0x2c4>
     ede:	2300      	movs	r3, #0
     ee0:	68fa      	ldr	r2, [r7, #12]
     ee2:	4413      	add	r3, r2
     ee4:	60fb      	str	r3, [r7, #12]
                        ui32CharCnt += iWidth;
     ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     ee8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     eea:	4413      	add	r3, r2
     eec:	63fb      	str	r3, [r7, #60]	; 0x3c
                        iWidth = 0;
     eee:	2300      	movs	r3, #0
     ef0:	63bb      	str	r3, [r7, #56]	; 0x38
                    }
                }
                break;
     ef2:	e17c      	b.n	11ee <am_util_stdio_vsprintf+0x5d2>

            case 'x':
                bLower = true;
     ef4:	2301      	movs	r3, #1
     ef6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            case 'X':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
     efa:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     efe:	2b00      	cmp	r3, #0
     f00:	d00a      	beq.n	f18 <am_util_stdio_vsprintf+0x2fc>
     f02:	687b      	ldr	r3, [r7, #4]
     f04:	3307      	adds	r3, #7
     f06:	f023 0307 	bic.w	r3, r3, #7
     f0a:	f103 0208 	add.w	r2, r3, #8
     f0e:	607a      	str	r2, [r7, #4]
     f10:	cb18      	ldmia	r3, {r3, r4}
     f12:	e007      	b.n	f24 <am_util_stdio_vsprintf+0x308>
     f14:	10001114 	.word	0x10001114
                                      va_arg(pArgs, uint32_t);
     f18:	687b      	ldr	r3, [r7, #4]
     f1a:	1d1a      	adds	r2, r3, #4
     f1c:	607a      	str	r2, [r7, #4]
     f1e:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
     f20:	f04f 0400 	mov.w	r4, #0
     f24:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

                if ( iWidth )
     f28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f2a:	2b00      	cmp	r3, #0
     f2c:	d01e      	beq.n	f6c <am_util_stdio_vsprintf+0x350>
                {
                    //
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_hex(ui64Val);
     f2e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
     f32:	f7ff fc22 	bl	77a <ndigits_in_hex>
     f36:	4602      	mov	r2, r0
     f38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f3a:	1a9b      	subs	r3, r3, r2
     f3c:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
     f3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     f42:	6bba      	ldr	r2, [r7, #56]	; 0x38
     f44:	4619      	mov	r1, r3
     f46:	68f8      	ldr	r0, [r7, #12]
     f48:	f7ff fd44 	bl	9d4 <padbuffer>
     f4c:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
     f4e:	68fb      	ldr	r3, [r7, #12]
     f50:	2b00      	cmp	r3, #0
     f52:	d001      	beq.n	f58 <am_util_stdio_vsprintf+0x33c>
     f54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f56:	e000      	b.n	f5a <am_util_stdio_vsprintf+0x33e>
     f58:	2300      	movs	r3, #0
     f5a:	68fa      	ldr	r2, [r7, #12]
     f5c:	4413      	add	r3, r2
     f5e:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
     f60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     f62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     f64:	4413      	add	r3, r2
     f66:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
     f68:	2300      	movs	r3, #0
     f6a:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_hexstr(ui64Val, pcBuf, bLower);
     f6c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
     f70:	68fa      	ldr	r2, [r7, #12]
     f72:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
     f76:	f7ff fcb2 	bl	8de <uint64_to_hexstr>
     f7a:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
     f7c:	68fb      	ldr	r3, [r7, #12]
     f7e:	2b00      	cmp	r3, #0
     f80:	d003      	beq.n	f8a <am_util_stdio_vsprintf+0x36e>
                {
                    pcBuf += iVal;
     f82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     f84:	68fa      	ldr	r2, [r7, #12]
     f86:	4413      	add	r3, r2
     f88:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
     f8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
     f8c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     f8e:	4413      	add	r3, r2
     f90:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
     f92:	e12f      	b.n	11f4 <am_util_stdio_vsprintf+0x5d8>

            case 'u':
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
     f94:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
     f98:	2b00      	cmp	r3, #0
     f9a:	d008      	beq.n	fae <am_util_stdio_vsprintf+0x392>
     f9c:	687b      	ldr	r3, [r7, #4]
     f9e:	3307      	adds	r3, #7
     fa0:	f023 0307 	bic.w	r3, r3, #7
     fa4:	f103 0208 	add.w	r2, r3, #8
     fa8:	607a      	str	r2, [r7, #4]
     faa:	cb18      	ldmia	r3, {r3, r4}
     fac:	e005      	b.n	fba <am_util_stdio_vsprintf+0x39e>
                                      va_arg(pArgs, uint32_t);
     fae:	687b      	ldr	r3, [r7, #4]
     fb0:	1d1a      	adds	r2, r3, #4
     fb2:	607a      	str	r2, [r7, #4]
     fb4:	681b      	ldr	r3, [r3, #0]
                ui64Val = bLongLong ? va_arg(pArgs, uint64_t) :
     fb6:	f04f 0400 	mov.w	r4, #0
     fba:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

                if ( iWidth )
     fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     fc0:	2b00      	cmp	r3, #0
     fc2:	d01e      	beq.n	1002 <am_util_stdio_vsprintf+0x3e6>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_u64(ui64Val);
     fc4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
     fc8:	f7ff fb99 	bl	6fe <ndigits_in_u64>
     fcc:	4602      	mov	r2, r0
     fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     fd0:	1a9b      	subs	r3, r3, r2
     fd2:	63bb      	str	r3, [r7, #56]	; 0x38

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
     fd4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
     fd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
     fda:	4619      	mov	r1, r3
     fdc:	68f8      	ldr	r0, [r7, #12]
     fde:	f7ff fcf9 	bl	9d4 <padbuffer>
     fe2:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
     fe4:	68fb      	ldr	r3, [r7, #12]
     fe6:	2b00      	cmp	r3, #0
     fe8:	d001      	beq.n	fee <am_util_stdio_vsprintf+0x3d2>
     fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     fec:	e000      	b.n	ff0 <am_util_stdio_vsprintf+0x3d4>
     fee:	2300      	movs	r3, #0
     ff0:	68fa      	ldr	r2, [r7, #12]
     ff2:	4413      	add	r3, r2
     ff4:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
     ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     ff8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
     ffa:	4413      	add	r3, r2
     ffc:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
     ffe:	2300      	movs	r3, #0
    1000:	63bb      	str	r3, [r7, #56]	; 0x38
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    1002:	68fa      	ldr	r2, [r7, #12]
    1004:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    1008:	f7ff fc21 	bl	84e <uint64_to_str>
    100c:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    100e:	68fb      	ldr	r3, [r7, #12]
    1010:	2b00      	cmp	r3, #0
    1012:	d003      	beq.n	101c <am_util_stdio_vsprintf+0x400>
                {
                    pcBuf += iVal;
    1014:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1016:	68fa      	ldr	r2, [r7, #12]
    1018:	4413      	add	r3, r2
    101a:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    101c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    101e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1020:	4413      	add	r3, r2
    1022:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    1024:	e0e6      	b.n	11f4 <am_util_stdio_vsprintf+0x5d8>
                // Output for a negative number, for example, -5:
                //   %d:-5
                //  %5d:   -5
                // %05d:-0005
                //
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    1026:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
    102a:	2b00      	cmp	r3, #0
    102c:	d008      	beq.n	1040 <am_util_stdio_vsprintf+0x424>
    102e:	687b      	ldr	r3, [r7, #4]
    1030:	3307      	adds	r3, #7
    1032:	f023 0307 	bic.w	r3, r3, #7
    1036:	f103 0208 	add.w	r2, r3, #8
    103a:	607a      	str	r2, [r7, #4]
    103c:	cb18      	ldmia	r3, {r3, r4}
    103e:	e005      	b.n	104c <am_util_stdio_vsprintf+0x430>
                                     va_arg(pArgs, int32_t);
    1040:	687b      	ldr	r3, [r7, #4]
    1042:	1d1a      	adds	r2, r3, #4
    1044:	607a      	str	r2, [r7, #4]
    1046:	681b      	ldr	r3, [r3, #0]
                i64Val = bLongLong ? va_arg(pArgs, int64_t) :
    1048:	ea4f 74e3 	mov.w	r4, r3, asr #31
    104c:	e9c7 3406 	strd	r3, r4, [r7, #24]

                //
                // Get absolute value
                //
                if ( i64Val < 0 )
    1050:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    1054:	2b00      	cmp	r3, #0
    1056:	f174 0300 	sbcs.w	r3, r4, #0
    105a:	da0a      	bge.n	1072 <am_util_stdio_vsprintf+0x456>
                {
                    ui64Val = -i64Val;          // Get absolute value
    105c:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    1060:	425b      	negs	r3, r3
    1062:	eb64 0444 	sbc.w	r4, r4, r4, lsl #1
    1066:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = true;
    106a:	2301      	movs	r3, #1
    106c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    1070:	e006      	b.n	1080 <am_util_stdio_vsprintf+0x464>
                }
                else
                {
                    ui64Val = i64Val;
    1072:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
    1076:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                    bNeg = false;
    107a:	2300      	movs	r3, #0
    107c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                }

                if ( iWidth )
    1080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1082:	2b00      	cmp	r3, #0
    1084:	d04a      	beq.n	111c <am_util_stdio_vsprintf+0x500>
                {
                    //
                    // We need to pad the beginning of the value.
                    // Compute # of leading chars
                    //
                    iWidth -= ndigits_in_i64(ui64Val);
    1086:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
    108a:	4618      	mov	r0, r3
    108c:	4621      	mov	r1, r4
    108e:	f7ff fb57 	bl	740 <ndigits_in_i64>
    1092:	4602      	mov	r2, r0
    1094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1096:	1a9b      	subs	r3, r3, r2
    1098:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg )
    109a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    109e:	2b00      	cmp	r3, #0
    10a0:	d011      	beq.n	10c6 <am_util_stdio_vsprintf+0x4aa>
                    {
                        --iWidth;
    10a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    10a4:	3b01      	subs	r3, #1
    10a6:	63bb      	str	r3, [r7, #56]	; 0x38

                        //
                        // Allow for the negative sign
                        //
                        if ( ui8PadChar == '0' )
    10a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    10ac:	2b30      	cmp	r3, #48	; 0x30
    10ae:	d10a      	bne.n	10c6 <am_util_stdio_vsprintf+0x4aa>
                        {
                            //
                            // Print the neg sign BEFORE the leading zeros
                            //
                            if ( pcBuf )
    10b0:	68fb      	ldr	r3, [r7, #12]
    10b2:	2b00      	cmp	r3, #0
    10b4:	d004      	beq.n	10c0 <am_util_stdio_vsprintf+0x4a4>
                            {
                                *pcBuf++ = '-';
    10b6:	68fb      	ldr	r3, [r7, #12]
    10b8:	1c5a      	adds	r2, r3, #1
    10ba:	60fa      	str	r2, [r7, #12]
    10bc:	222d      	movs	r2, #45	; 0x2d
    10be:	701a      	strb	r2, [r3, #0]
                            }

                            ++ui32CharCnt;
    10c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    10c2:	3301      	adds	r3, #1
    10c4:	63fb      	str	r3, [r7, #60]	; 0x3c
                        }
                    }

                    iWidth = padbuffer(pcBuf, ui8PadChar, iWidth);
    10c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    10ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
    10cc:	4619      	mov	r1, r3
    10ce:	68f8      	ldr	r0, [r7, #12]
    10d0:	f7ff fc80 	bl	9d4 <padbuffer>
    10d4:	63b8      	str	r0, [r7, #56]	; 0x38
                    pcBuf += pcBuf ? iWidth : 0;
    10d6:	68fb      	ldr	r3, [r7, #12]
    10d8:	2b00      	cmp	r3, #0
    10da:	d001      	beq.n	10e0 <am_util_stdio_vsprintf+0x4c4>
    10dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    10de:	e000      	b.n	10e2 <am_util_stdio_vsprintf+0x4c6>
    10e0:	2300      	movs	r3, #0
    10e2:	68fa      	ldr	r2, [r7, #12]
    10e4:	4413      	add	r3, r2
    10e6:	60fb      	str	r3, [r7, #12]
                    ui32CharCnt += iWidth;
    10e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    10ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    10ec:	4413      	add	r3, r2
    10ee:	63fb      	str	r3, [r7, #60]	; 0x3c
                    iWidth = 0;
    10f0:	2300      	movs	r3, #0
    10f2:	63bb      	str	r3, [r7, #56]	; 0x38

                    if ( bNeg  &&  (ui8PadChar == ' ') )
    10f4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    10f8:	2b00      	cmp	r3, #0
    10fa:	d01e      	beq.n	113a <am_util_stdio_vsprintf+0x51e>
    10fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
    1100:	2b20      	cmp	r3, #32
    1102:	d11a      	bne.n	113a <am_util_stdio_vsprintf+0x51e>
                    {
                        //
                        // Print the neg sign AFTER the leading blanks
                        //
                        if ( pcBuf )
    1104:	68fb      	ldr	r3, [r7, #12]
    1106:	2b00      	cmp	r3, #0
    1108:	d004      	beq.n	1114 <am_util_stdio_vsprintf+0x4f8>
                        {
                            *pcBuf++ = '-';
    110a:	68fb      	ldr	r3, [r7, #12]
    110c:	1c5a      	adds	r2, r3, #1
    110e:	60fa      	str	r2, [r7, #12]
    1110:	222d      	movs	r2, #45	; 0x2d
    1112:	701a      	strb	r2, [r3, #0]
                        }

                        ++ui32CharCnt;
    1114:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1116:	3301      	adds	r3, #1
    1118:	63fb      	str	r3, [r7, #60]	; 0x3c
    111a:	e00e      	b.n	113a <am_util_stdio_vsprintf+0x51e>
                    }
                }
                else
                {
                    if ( bNeg )
    111c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
    1120:	2b00      	cmp	r3, #0
    1122:	d00a      	beq.n	113a <am_util_stdio_vsprintf+0x51e>
                    {
                        if ( pcBuf )
    1124:	68fb      	ldr	r3, [r7, #12]
    1126:	2b00      	cmp	r3, #0
    1128:	d004      	beq.n	1134 <am_util_stdio_vsprintf+0x518>
                        {
                            *pcBuf++ = '-';
    112a:	68fb      	ldr	r3, [r7, #12]
    112c:	1c5a      	adds	r2, r3, #1
    112e:	60fa      	str	r2, [r7, #12]
    1130:	222d      	movs	r2, #45	; 0x2d
    1132:	701a      	strb	r2, [r3, #0]
                        }
                        ++ui32CharCnt;
    1134:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1136:	3301      	adds	r3, #1
    1138:	63fb      	str	r3, [r7, #60]	; 0x3c
                    }
                }

                iVal = uint64_to_str(ui64Val, pcBuf);
    113a:	68fa      	ldr	r2, [r7, #12]
    113c:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
    1140:	f7ff fb85 	bl	84e <uint64_to_str>
    1144:	6378      	str	r0, [r7, #52]	; 0x34

                if ( pcBuf )
    1146:	68fb      	ldr	r3, [r7, #12]
    1148:	2b00      	cmp	r3, #0
    114a:	d003      	beq.n	1154 <am_util_stdio_vsprintf+0x538>
                {
                    pcBuf += iVal;
    114c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    114e:	68fa      	ldr	r2, [r7, #12]
    1150:	4413      	add	r3, r2
    1152:	60fb      	str	r3, [r7, #12]
                }

                ui32CharCnt += iVal;
    1154:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1156:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    1158:	4413      	add	r3, r2
    115a:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    115c:	e04a      	b.n	11f4 <am_util_stdio_vsprintf+0x5d8>


            case 'f':
            case 'F':
                if ( pcBuf )
    115e:	68fb      	ldr	r3, [r7, #12]
    1160:	2b00      	cmp	r3, #0
    1162:	d046      	beq.n	11f2 <am_util_stdio_vsprintf+0x5d6>
                {
                    float fValue = va_arg(pArgs, double);
    1164:	687b      	ldr	r3, [r7, #4]
    1166:	3307      	adds	r3, #7
    1168:	f023 0307 	bic.w	r3, r3, #7
    116c:	f103 0208 	add.w	r2, r3, #8
    1170:	607a      	str	r2, [r7, #4]
    1172:	cb18      	ldmia	r3, {r3, r4}
    1174:	4618      	mov	r0, r3
    1176:	4621      	mov	r1, r4
    1178:	f7fe ffa2 	bl	c0 <__aeabi_d2f>
    117c:	4603      	mov	r3, r0
    117e:	617b      	str	r3, [r7, #20]

                    //
                    // pcBuf is an input (size of buffer) and also an output of ftoa()
                    //
                    *(uint32_t*)pcBuf = 20;
    1180:	68fb      	ldr	r3, [r7, #12]
    1182:	2214      	movs	r2, #20
    1184:	601a      	str	r2, [r3, #0]

                    iVal = ftoa(fValue, pcBuf, iPrecision);
    1186:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    1188:	68f9      	ldr	r1, [r7, #12]
    118a:	6978      	ldr	r0, [r7, #20]
    118c:	f7ff fc48 	bl	a20 <ftoa>
    1190:	6378      	str	r0, [r7, #52]	; 0x34
                    if ( iVal < 0 )
    1192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1194:	2b00      	cmp	r3, #0
    1196:	da14      	bge.n	11c2 <am_util_stdio_vsprintf+0x5a6>
                    {
                        uint32_t u32PrntErrVal;
                        if ( iVal == AM_FTOA_ERR_VAL_TOO_SMALL )
    1198:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    119a:	f1b3 3fff 	cmp.w	r3, #4294967295
    119e:	d102      	bne.n	11a6 <am_util_stdio_vsprintf+0x58a>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('0' << 16) |
    11a0:	4b1e      	ldr	r3, [pc, #120]	; (121c <am_util_stdio_vsprintf+0x600>)
    11a2:	62bb      	str	r3, [r7, #40]	; 0x28
    11a4:	e008      	b.n	11b8 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('0' << 0);  // "0.0"
                        }
                        else if ( iVal == AM_FTOA_ERR_VAL_TOO_LARGE )
    11a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    11a8:	f113 0f02 	cmn.w	r3, #2
    11ac:	d102      	bne.n	11b4 <am_util_stdio_vsprintf+0x598>
                        {
                            u32PrntErrVal = (0x00 << 24) | ('#' << 16) |
    11ae:	4b1c      	ldr	r3, [pc, #112]	; (1220 <am_util_stdio_vsprintf+0x604>)
    11b0:	62bb      	str	r3, [r7, #40]	; 0x28
    11b2:	e001      	b.n	11b8 <am_util_stdio_vsprintf+0x59c>
                                            ('.' << 8)   | ('#' << 0);  // "#.#"
                        }
                        else
                        {
                            u32PrntErrVal = (0x00 << 24) | ('?' << 16) |
    11b4:	4b1b      	ldr	r3, [pc, #108]	; (1224 <am_util_stdio_vsprintf+0x608>)
    11b6:	62bb      	str	r3, [r7, #40]	; 0x28
                                            ('.' << 8)   | ('?' << 0);  // "?.?"
                        }
                        *(uint32_t*)pcBuf = u32PrntErrVal;
    11b8:	68fb      	ldr	r3, [r7, #12]
    11ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
    11bc:	601a      	str	r2, [r3, #0]
                        iVal = 3;
    11be:	2303      	movs	r3, #3
    11c0:	637b      	str	r3, [r7, #52]	; 0x34
                    }
                    ui32CharCnt += iVal;
    11c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    11c4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    11c6:	4413      	add	r3, r2
    11c8:	63fb      	str	r3, [r7, #60]	; 0x3c
                    pcBuf += iVal;
    11ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    11cc:	68fa      	ldr	r2, [r7, #12]
    11ce:	4413      	add	r3, r2
    11d0:	60fb      	str	r3, [r7, #12]
                }
                break;
    11d2:	e00e      	b.n	11f2 <am_util_stdio_vsprintf+0x5d6>
            // For non-handled specifiers, we'll just print the character.
            // e.g. this will allow the normal printing of a '%' using
            // "%%".
            //
            default:
                if ( pcBuf )
    11d4:	68fb      	ldr	r3, [r7, #12]
    11d6:	2b00      	cmp	r3, #0
    11d8:	d005      	beq.n	11e6 <am_util_stdio_vsprintf+0x5ca>
                {
                    *pcBuf++ = *pcFmt;
    11da:	68fb      	ldr	r3, [r7, #12]
    11dc:	1c5a      	adds	r2, r3, #1
    11de:	60fa      	str	r2, [r7, #12]
    11e0:	68ba      	ldr	r2, [r7, #8]
    11e2:	7812      	ldrb	r2, [r2, #0]
    11e4:	701a      	strb	r2, [r3, #0]
                }

                ++ui32CharCnt;
    11e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    11e8:	3301      	adds	r3, #1
    11ea:	63fb      	str	r3, [r7, #60]	; 0x3c
                break;
    11ec:	e002      	b.n	11f4 <am_util_stdio_vsprintf+0x5d8>
                break;
    11ee:	bf00      	nop
    11f0:	e000      	b.n	11f4 <am_util_stdio_vsprintf+0x5d8>
                break;
    11f2:	bf00      	nop
        } // switch()

        //
        // Bump the format specification to the next character
        //
        ++pcFmt;
    11f4:	68bb      	ldr	r3, [r7, #8]
    11f6:	3301      	adds	r3, #1
    11f8:	60bb      	str	r3, [r7, #8]
    while ( *pcFmt != 0x0 )
    11fa:	68bb      	ldr	r3, [r7, #8]
    11fc:	781b      	ldrb	r3, [r3, #0]
    11fe:	2b00      	cmp	r3, #0
    1200:	f47f ad17 	bne.w	c32 <am_util_stdio_vsprintf+0x16>
    } // while ()

    //
    // Terminate the string
    //
    if ( pcBuf )
    1204:	68fb      	ldr	r3, [r7, #12]
    1206:	2b00      	cmp	r3, #0
    1208:	d002      	beq.n	1210 <am_util_stdio_vsprintf+0x5f4>
    {
        *pcBuf = 0x0;
    120a:	68fb      	ldr	r3, [r7, #12]
    120c:	2200      	movs	r2, #0
    120e:	701a      	strb	r2, [r3, #0]
    }

    return (ui32CharCnt);
    1210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
    1212:	4618      	mov	r0, r3
    1214:	3754      	adds	r7, #84	; 0x54
    1216:	46bd      	mov	sp, r7
    1218:	bd90      	pop	{r4, r7, pc}
    121a:	bf00      	nop
    121c:	00302e30 	.word	0x00302e30
    1220:	00232e23 	.word	0x00232e23
    1224:	003f2e3f 	.word	0x003f2e3f

00001228 <am_util_stdio_printf>:
//! @return uint32_t representing the number of characters printed.
//
// *****************************************************************************
uint32_t
am_util_stdio_printf(const char *pcFmt, ...)
{
    1228:	b40f      	push	{r0, r1, r2, r3}
    122a:	b580      	push	{r7, lr}
    122c:	b082      	sub	sp, #8
    122e:	af00      	add	r7, sp, #0

    //
    // Convert to the desired string.
    //
    va_list pArgs;
    va_start(pArgs, pcFmt);
    1230:	f107 0314 	add.w	r3, r7, #20
    1234:	603b      	str	r3, [r7, #0]
    ui32NumChars = am_util_stdio_vsprintf(g_prfbuf, pcFmt, pArgs);
    1236:	683a      	ldr	r2, [r7, #0]
    1238:	6939      	ldr	r1, [r7, #16]
    123a:	4808      	ldr	r0, [pc, #32]	; (125c <am_util_stdio_printf+0x34>)
    123c:	f7ff fcee 	bl	c1c <am_util_stdio_vsprintf>
    1240:	6078      	str	r0, [r7, #4]
    va_end(pArgs);

    //
    // This is where we print the buffer to the configured interface.
    //
    g_pfnCharPrint(g_prfbuf);
    1242:	4b07      	ldr	r3, [pc, #28]	; (1260 <am_util_stdio_printf+0x38>)
    1244:	681b      	ldr	r3, [r3, #0]
    1246:	4805      	ldr	r0, [pc, #20]	; (125c <am_util_stdio_printf+0x34>)
    1248:	4798      	blx	r3

    //
    // return the number of characters printed.
    //
    return ui32NumChars;
    124a:	687b      	ldr	r3, [r7, #4]
}
    124c:	4618      	mov	r0, r3
    124e:	3708      	adds	r7, #8
    1250:	46bd      	mov	sp, r7
    1252:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
    1256:	b004      	add	sp, #16
    1258:	4770      	bx	lr
    125a:	bf00      	nop
    125c:	10001014 	.word	0x10001014
    1260:	10001120 	.word	0x10001120

00001264 <am_util_stdio_terminal_clear>:
//! @return None.
//
//*****************************************************************************
void
am_util_stdio_terminal_clear(void)
{
    1264:	b580      	push	{r7, lr}
    1266:	af00      	add	r7, sp, #0
    // left corner.
    // We'll first print a number of spaces, which helps get the ITM in sync
    // with AM Flash, especially after a reset event or a system clock
    // frequency change.
    //
    am_util_stdio_printf("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n");
    1268:	4802      	ldr	r0, [pc, #8]	; (1274 <am_util_stdio_terminal_clear+0x10>)
    126a:	f7ff ffdd 	bl	1228 <am_util_stdio_printf>
}
    126e:	bf00      	nop
    1270:	bd80      	pop	{r7, pc}
    1272:	bf00      	nop
    1274:	00001cd0 	.word	0x00001cd0

00001278 <am_bsp_low_power_init>:
//! @return None.
//
//*****************************************************************************
void
am_bsp_low_power_init(void)
{
    1278:	b508      	push	{r3, lr}
    //
    // Enable internal buck converters.
    //
    am_hal_pwrctrl_bucks_init();
    127a:	f000 fa9b 	bl	17b4 <am_hal_pwrctrl_bucks_init>

    //
    // Initialize for low power in the power control block
    //
    am_hal_pwrctrl_low_power_init();
    127e:	f000 fb07 	bl	1890 <am_hal_pwrctrl_low_power_init>

    //
    // Turn off the voltage comparator as this is enabled on reset.
    //
    am_hal_vcomp_disable();
    1282:	f000 fc8f 	bl	1ba4 <am_hal_vcomp_disable>

    //
    // Run the RTC off the LFRC.
    //
    am_hal_rtc_osc_select(AM_HAL_RTC_OSC_LFRC);
    1286:	2001      	movs	r0, #1
    1288:	f000 fb12 	bl	18b0 <am_hal_rtc_osc_select>

    //
    // Stop the XT and LFRC.
    //
    am_hal_clkgen_osc_stop(AM_HAL_CLKGEN_OSC_XT);
    128c:	2001      	movs	r0, #1
    128e:	f000 f8c7 	bl	1420 <am_hal_clkgen_osc_stop>

    //
    // Disable the RTC.
    //
    am_hal_rtc_osc_disable();
}
    1292:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    am_hal_rtc_osc_disable();
    1296:	f000 bb19 	b.w	18cc <am_hal_rtc_osc_disable>
    129a:	bf00      	nop

0000129c <am_bsp_uart_string_print>:
//
//*****************************************************************************
void
am_bsp_uart_string_print(char *pcString)
{
    am_hal_uart_string_transmit_polled(AM_BSP_UART_PRINT_INST, pcString);
    129c:	4601      	mov	r1, r0
    129e:	2000      	movs	r0, #0
    12a0:	f000 bc6c 	b.w	1b7c <am_hal_uart_string_transmit_polled>

000012a4 <am_hal_cachectrl_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_cachectrl_enable(const am_hal_cachectrl_config_t *psConfig)
{
    12a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    12a6:	4605      	mov	r5, r0
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_MONITOR(psConfig->ui32EnableCacheMonitoring) );

    //
    // Make sure the cache is enabled in the power control block.
    //
    am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEMEN_CACHE);
    12a8:	f04f 4020 	mov.w	r0, #2684354560	; 0xa0000000
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_NC0( (psConfig->ui32EnableNCregions & 0x1) >> 0 )   |
    12ac:	78ab      	ldrb	r3, [r5, #2]
                       AM_REG_CACHECTRL_CACHECFG_LRU( psConfig->ui32LRU )                                   |
    12ae:	786c      	ldrb	r4, [r5, #1]
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    12b0:	78ef      	ldrb	r7, [r5, #3]
                       AM_REG_CACHECTRL_CACHECFG_SERIAL(psConfig->ui32SerialCacheMode)                      |
    12b2:	792e      	ldrb	r6, [r5, #4]
                       AM_REG_CACHECTRL_CACHECFG_CACHE_CLKGATE( psConfig->ui32EnableCacheClockGating )      |
    12b4:	79a9      	ldrb	r1, [r5, #6]
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_NC0( (psConfig->ui32EnableNCregions & 0x1) >> 0 )   |
    12b6:	009a      	lsls	r2, r3, #2
                       AM_REG_CACHECTRL_CACHECFG_LRU( psConfig->ui32LRU )                                   |
    12b8:	0064      	lsls	r4, r4, #1
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_NC0( (psConfig->ui32EnableNCregions & 0x1) >> 0 )   |
    12ba:	f002 0204 	and.w	r2, r2, #4
                       AM_REG_CACHECTRL_CACHECFG_LRU( psConfig->ui32LRU )                                   |
    12be:	f004 0402 	and.w	r4, r4, #2
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    12c2:	4314      	orrs	r4, r2
    12c4:	f047 0701 	orr.w	r7, r7, #1
                       AM_REG_CACHECTRL_CACHECFG_CACHE_LS(psConfig->ui32EnableLightSleep )                  |
    12c8:	79ea      	ldrb	r2, [r5, #7]
                       AM_REG_CACHECTRL_CACHECFG_SERIAL(psConfig->ui32SerialCacheMode)                      |
    12ca:	01f6      	lsls	r6, r6, #7
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    12cc:	433c      	orrs	r4, r7
                       AM_REG_CACHECTRL_CACHECFG_SERIAL(psConfig->ui32SerialCacheMode)                      |
    12ce:	b2f6      	uxtb	r6, r6
                       AM_REG_CACHECTRL_CACHECFG_DLY( psConfig->ui32Dly )                                   |
    12d0:	7a2f      	ldrb	r7, [r5, #8]
                       AM_REG_CACHECTRL_CACHECFG_CACHE_CLKGATE( psConfig->ui32EnableCacheClockGating )      |
    12d2:	0289      	lsls	r1, r1, #10
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    12d4:	4334      	orrs	r4, r6
                       AM_REG_CACHECTRL_CACHECFG_CACHE_CLKGATE( psConfig->ui32EnableCacheClockGating )      |
    12d6:	f401 6180 	and.w	r1, r1, #1024	; 0x400
                       AM_REG_CACHECTRL_CACHECFG_SMDLY( psConfig->ui32SMDly )                               |
    12da:	7a6e      	ldrb	r6, [r5, #9]
                       AM_REG_CACHECTRL_CACHECFG_CACHE_LS(psConfig->ui32EnableLightSleep )                  |
    12dc:	02d2      	lsls	r2, r2, #11
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    12de:	430c      	orrs	r4, r1
                       AM_REG_CACHECTRL_CACHECFG_CACHE_LS(psConfig->ui32EnableLightSleep )                  |
    12e0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
                       AM_REG_CACHECTRL_CACHECFG_DATA_CLKGATE(psConfig->ui32EnableDataClockGating)          |
    12e4:	7aa9      	ldrb	r1, [r5, #10]
                       AM_REG_CACHECTRL_CACHECFG_DLY( psConfig->ui32Dly )                                   |
    12e6:	033f      	lsls	r7, r7, #12
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    12e8:	4314      	orrs	r4, r2
                       AM_REG_CACHECTRL_CACHECFG_DLY( psConfig->ui32Dly )                                   |
    12ea:	b2bf      	uxth	r7, r7
                       AM_REG_CACHECTRL_CACHECFG_SMDLY( psConfig->ui32SMDly )                               |
    12ec:	0436      	lsls	r6, r6, #16
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_MONITOR(psConfig->ui32EnableCacheMonitoring) );
    12ee:	7aea      	ldrb	r2, [r5, #11]
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    12f0:	433c      	orrs	r4, r7
                       AM_REG_CACHECTRL_CACHECFG_DATA_CLKGATE(psConfig->ui32EnableDataClockGating)          |
    12f2:	0509      	lsls	r1, r1, #20
                       AM_REG_CACHECTRL_CACHECFG_SMDLY( psConfig->ui32SMDly )                               |
    12f4:	f406 2770 	and.w	r7, r6, #983040	; 0xf0000
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_MONITOR(psConfig->ui32EnableCacheMonitoring) );
    12f8:	0612      	lsls	r2, r2, #24
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    12fa:	433c      	orrs	r4, r7
                       AM_REG_CACHECTRL_CACHECFG_DATA_CLKGATE(psConfig->ui32EnableDataClockGating)          |
    12fc:	f401 1680 	and.w	r6, r1, #1048576	; 0x100000
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_NC1( (psConfig->ui32EnableNCregions & 0x2) >> 1 )   |
    1300:	009b      	lsls	r3, r3, #2
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_MONITOR(psConfig->ui32EnableCacheMonitoring) );
    1302:	f002 7780 	and.w	r7, r2, #16777216	; 0x1000000
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    1306:	4334      	orrs	r4, r6
                       AM_REG_CACHECTRL_CACHECFG_ENABLE_NC1( (psConfig->ui32EnableNCregions & 0x2) >> 1 )   |
    1308:	f003 0108 	and.w	r1, r3, #8
    ui32ConfigValue = (AM_REG_CACHECTRL_CACHECFG_ENABLE( 1 )                                                |
    130c:	433c      	orrs	r4, r7
    130e:	430c      	orrs	r4, r1
    am_hal_pwrctrl_memory_enable(AM_HAL_PWRCTRL_MEMEN_CACHE);
    1310:	f000 f94a 	bl	15a8 <am_hal_pwrctrl_memory_enable>

    //
    // Set the initial cache settings.
    //
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    1314:	482c      	ldr	r0, [pc, #176]	; (13c8 <am_hal_cachectrl_enable+0x124>)
    //
    // Wait for the cache ready signal.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    {
        if (AM_BFM(CACHECTRL, CACHECTRL, CACHE_READY))
    1316:	4b2d      	ldr	r3, [pc, #180]	; (13cc <am_hal_cachectrl_enable+0x128>)
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    1318:	6004      	str	r4, [r0, #0]
    131a:	2232      	movs	r2, #50	; 0x32
        if (AM_BFM(CACHECTRL, CACHECTRL, CACHE_READY))
    131c:	681e      	ldr	r6, [r3, #0]
    131e:	0777      	lsls	r7, r6, #29
    1320:	d41e      	bmi.n	1360 <am_hal_cachectrl_enable+0xbc>
    1322:	681f      	ldr	r7, [r3, #0]
    1324:	077e      	lsls	r6, r7, #29
    1326:	f102 32ff 	add.w	r2, r2, #4294967295
    132a:	d419      	bmi.n	1360 <am_hal_cachectrl_enable+0xbc>
    132c:	6819      	ldr	r1, [r3, #0]
    132e:	074f      	lsls	r7, r1, #29
    1330:	d416      	bmi.n	1360 <am_hal_cachectrl_enable+0xbc>
    1332:	6818      	ldr	r0, [r3, #0]
    1334:	0746      	lsls	r6, r0, #29
    1336:	d413      	bmi.n	1360 <am_hal_cachectrl_enable+0xbc>
    1338:	681e      	ldr	r6, [r3, #0]
    133a:	0770      	lsls	r0, r6, #29
    133c:	d410      	bmi.n	1360 <am_hal_cachectrl_enable+0xbc>
    133e:	681f      	ldr	r7, [r3, #0]
    1340:	0779      	lsls	r1, r7, #29
    1342:	d40d      	bmi.n	1360 <am_hal_cachectrl_enable+0xbc>
    1344:	6819      	ldr	r1, [r3, #0]
    1346:	074f      	lsls	r7, r1, #29
    1348:	d40a      	bmi.n	1360 <am_hal_cachectrl_enable+0xbc>
    134a:	6818      	ldr	r0, [r3, #0]
    134c:	0746      	lsls	r6, r0, #29
    134e:	d407      	bmi.n	1360 <am_hal_cachectrl_enable+0xbc>
    1350:	681e      	ldr	r6, [r3, #0]
    1352:	0770      	lsls	r0, r6, #29
    1354:	d404      	bmi.n	1360 <am_hal_cachectrl_enable+0xbc>
    1356:	681f      	ldr	r7, [r3, #0]
    1358:	0779      	lsls	r1, r7, #29
    135a:	d401      	bmi.n	1360 <am_hal_cachectrl_enable+0xbc>
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    135c:	3a09      	subs	r2, #9
    135e:	d1dd      	bne.n	131c <am_hal_cachectrl_enable+0x78>
    }

    //
    // Manually invalidate the cache (workaround for the issue described above.)
    //
    AM_BFW(CACHECTRL, CACHECTRL, INVALIDATE, 1);
    1360:	4b1a      	ldr	r3, [pc, #104]	; (13cc <am_hal_cachectrl_enable+0x128>)
    1362:	681a      	ldr	r2, [r3, #0]
    1364:	f042 0101 	orr.w	r1, r2, #1
    1368:	6019      	str	r1, [r3, #0]
    136a:	2232      	movs	r2, #50	; 0x32
    //
    // Wait for the cache ready signal again.
    //
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    {
        if (AM_BFM(CACHECTRL, CACHECTRL, CACHE_READY))
    136c:	6818      	ldr	r0, [r3, #0]
    136e:	0740      	lsls	r0, r0, #29
    1370:	d41e      	bmi.n	13b0 <am_hal_cachectrl_enable+0x10c>
    1372:	681e      	ldr	r6, [r3, #0]
    1374:	0771      	lsls	r1, r6, #29
    1376:	f102 32ff 	add.w	r2, r2, #4294967295
    137a:	d419      	bmi.n	13b0 <am_hal_cachectrl_enable+0x10c>
    137c:	681f      	ldr	r7, [r3, #0]
    137e:	077f      	lsls	r7, r7, #29
    1380:	d416      	bmi.n	13b0 <am_hal_cachectrl_enable+0x10c>
    1382:	6819      	ldr	r1, [r3, #0]
    1384:	074e      	lsls	r6, r1, #29
    1386:	d413      	bmi.n	13b0 <am_hal_cachectrl_enable+0x10c>
    1388:	6818      	ldr	r0, [r3, #0]
    138a:	0740      	lsls	r0, r0, #29
    138c:	d410      	bmi.n	13b0 <am_hal_cachectrl_enable+0x10c>
    138e:	681e      	ldr	r6, [r3, #0]
    1390:	0771      	lsls	r1, r6, #29
    1392:	d40d      	bmi.n	13b0 <am_hal_cachectrl_enable+0x10c>
    1394:	681f      	ldr	r7, [r3, #0]
    1396:	077f      	lsls	r7, r7, #29
    1398:	d40a      	bmi.n	13b0 <am_hal_cachectrl_enable+0x10c>
    139a:	6819      	ldr	r1, [r3, #0]
    139c:	074e      	lsls	r6, r1, #29
    139e:	d407      	bmi.n	13b0 <am_hal_cachectrl_enable+0x10c>
    13a0:	6818      	ldr	r0, [r3, #0]
    13a2:	0740      	lsls	r0, r0, #29
    13a4:	d404      	bmi.n	13b0 <am_hal_cachectrl_enable+0x10c>
    13a6:	681e      	ldr	r6, [r3, #0]
    13a8:	0771      	lsls	r1, r6, #29
    13aa:	d401      	bmi.n	13b0 <am_hal_cachectrl_enable+0x10c>
    for (ui32Timeout = 0; ui32Timeout < 50; ui32Timeout++)
    13ac:	3a09      	subs	r2, #9
    13ae:	d1dd      	bne.n	136c <am_hal_cachectrl_enable+0xc8>

    //
    // Now that the cache is running, and correctly marked invalid, we can OR in
    // the ICACHE and DCACHE settings.
    //
    ui32ConfigValue |= (AM_REG_CACHECTRL_CACHECFG_ICACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x1) >> 0 )   |
    13b0:	796d      	ldrb	r5, [r5, #5]
                        AM_REG_CACHECTRL_CACHECFG_DCACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x2) >> 1 ) );

    //
    // Write the final configuration settings to the CACHECTRL register.
    //
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    13b2:	4f05      	ldr	r7, [pc, #20]	; (13c8 <am_hal_cachectrl_enable+0x124>)
                        AM_REG_CACHECTRL_CACHECFG_DCACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x2) >> 1 ) );
    13b4:	022b      	lsls	r3, r5, #8
    13b6:	f403 7100 	and.w	r1, r3, #512	; 0x200
    ui32ConfigValue |= (AM_REG_CACHECTRL_CACHECFG_ICACHE_ENABLE( (psConfig->ui32FlashCachingEnables & 0x1) >> 0 )   |
    13ba:	f403 7280 	and.w	r2, r3, #256	; 0x100
    13be:	4311      	orrs	r1, r2
    13c0:	430c      	orrs	r4, r1
    AM_REG(CACHECTRL, CACHECFG) = ui32ConfigValue;
    13c2:	603c      	str	r4, [r7, #0]
    13c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    13c6:	bf00      	nop
    13c8:	40018000 	.word	0x40018000
    13cc:	40018008 	.word	0x40018008

000013d0 <am_hal_clkgen_sysclk_select>:
//! @return None.
//
//*****************************************************************************
void
am_hal_clkgen_sysclk_select(uint32_t ui32ClockSetting)
{
    13d0:	b510      	push	{r4, lr}
    am_hal_debug_assert_msg(ui32ClockSetting == AM_HAL_CLKGEN_SYSCLK_48MHZ,
    13d2:	4604      	mov	r4, r0
    13d4:	b120      	cbz	r0, 13e0 <am_hal_clkgen_sysclk_select+0x10>
    13d6:	4a06      	ldr	r2, [pc, #24]	; (13f0 <am_hal_clkgen_sysclk_select+0x20>)
    13d8:	4806      	ldr	r0, [pc, #24]	; (13f4 <am_hal_clkgen_sysclk_select+0x24>)
    13da:	2153      	movs	r1, #83	; 0x53
    13dc:	f000 f84e 	bl	147c <am_hal_debug_error>
        "am_hal_clkgen_sysclk_select(): invalid clock setting.");

    //
    // Unlock the clock control register.
    //
    AM_REG(CLKGEN, CLKKEY) = AM_REG_CLKGEN_CLKKEY_KEYVAL;
    13e0:	4b05      	ldr	r3, [pc, #20]	; (13f8 <am_hal_clkgen_sysclk_select+0x28>)

    //
    // Set the HFRC divisor to the required operating value.
    //
    AM_REG(CLKGEN, CCTRL) = ui32ClockSetting;
    13e2:	4906      	ldr	r1, [pc, #24]	; (13fc <am_hal_clkgen_sysclk_select+0x2c>)
    AM_REG(CLKGEN, CLKKEY) = AM_REG_CLKGEN_CLKKEY_KEYVAL;
    13e4:	2047      	movs	r0, #71	; 0x47

    //
    // Lock the clock configuration registers.
    //
    AM_REG(CLKGEN, CLKKEY) = 0;
    13e6:	2200      	movs	r2, #0
    AM_REG(CLKGEN, CLKKEY) = AM_REG_CLKGEN_CLKKEY_KEYVAL;
    13e8:	6018      	str	r0, [r3, #0]
    AM_REG(CLKGEN, CCTRL) = ui32ClockSetting;
    13ea:	600c      	str	r4, [r1, #0]
    AM_REG(CLKGEN, CLKKEY) = 0;
    13ec:	601a      	str	r2, [r3, #0]
    13ee:	bd10      	pop	{r4, pc}
    13f0:	00001cf0 	.word	0x00001cf0
    13f4:	00001d28 	.word	0x00001d28
    13f8:	40004014 	.word	0x40004014
    13fc:	40004018 	.word	0x40004018

00001400 <am_hal_clkgen_sysclk_get>:
    uint32_t ui32ClockSetting;

    //
    // Read the value of the clock divider.
    //
    ui32ClockSetting = AM_REG(CLKGEN, CCTRL) & AM_REG_CLKGEN_CCTRL_CORESEL_M;
    1400:	4b04      	ldr	r3, [pc, #16]	; (1414 <am_hal_clkgen_sysclk_get+0x14>)

    switch ( ui32ClockSetting )
    {
        case AM_REG_CLKGEN_CCTRL_CORESEL_HFRC:
            return 48000000;
    1402:	4905      	ldr	r1, [pc, #20]	; (1418 <am_hal_clkgen_sysclk_get+0x18>)
    ui32ClockSetting = AM_REG(CLKGEN, CCTRL) & AM_REG_CLKGEN_CCTRL_CORESEL_M;
    1404:	681a      	ldr	r2, [r3, #0]
            return 48000000;
    1406:	4805      	ldr	r0, [pc, #20]	; (141c <am_hal_clkgen_sysclk_get+0x1c>)
    switch ( ui32ClockSetting )
    1408:	f012 0f01 	tst.w	r2, #1
        case AM_REG_CLKGEN_CCTRL_CORESEL_HFRC_DIV2:
            return 24000000;
        default:
            return 0xFFFFFFFF;
    }
}
    140c:	bf08      	it	eq
    140e:	4608      	moveq	r0, r1
    1410:	4770      	bx	lr
    1412:	bf00      	nop
    1414:	40004018 	.word	0x40004018
    1418:	02dc6c00 	.word	0x02dc6c00
    141c:	016e3600 	.word	0x016e3600

00001420 <am_hal_clkgen_osc_stop>:
//
//*****************************************************************************
void
am_hal_clkgen_osc_stop(uint32_t ui32OscFlags)
{
    if ( ui32OscFlags & (AM_HAL_CLKGEN_OSC_LFRC | AM_HAL_CLKGEN_OSC_XT) )
    1420:	0783      	lsls	r3, r0, #30
    1422:	d003      	beq.n	142c <am_hal_clkgen_osc_stop+0xc>
    {
        //
        // Stop the oscillator(s).
        // Note that these bits are set in order to stop the oscillator.
        //
        AM_REG(CLKGEN, OCTRL) |= ui32OscFlags;
    1424:	4b02      	ldr	r3, [pc, #8]	; (1430 <am_hal_clkgen_osc_stop+0x10>)
    1426:	681a      	ldr	r2, [r3, #0]
    1428:	4310      	orrs	r0, r2
    142a:	6018      	str	r0, [r3, #0]
    142c:	4770      	bx	lr
    142e:	bf00      	nop
    1430:	4000400c 	.word	0x4000400c

00001434 <am_hal_clkgen_uarten_set>:
void
am_hal_clkgen_uarten_set(uint32_t ui32Module, uint32_t ui32UartEn)
{
    uint32_t ui32Mask;

    if ( (ui32Module >= AM_REG_UART_NUM_MODULES)        ||
    1434:	2801      	cmp	r0, #1
    1436:	d900      	bls.n	143a <am_hal_clkgen_uarten_set+0x6>
    1438:	4770      	bx	lr
    143a:	2903      	cmp	r1, #3
    143c:	d8fc      	bhi.n	1438 <am_hal_clkgen_uarten_set+0x4>
{
    143e:	b530      	push	{r4, r5, lr}
         (ui32UartEn > AM_HAL_CLKGEN_UARTEN_EN_POWER_SAV) )
    {
        return;
    }

    ui32UartEn <<= (ui32Module * AM_HAL_CLKGEN_UARTEN_UARTENn_S(ui32Module));
    1440:	fb00 f500 	mul.w	r5, r0, r0
{
    1444:	b083      	sub	sp, #12
    1446:	4604      	mov	r4, r0
    ui32UartEn <<= (ui32Module * AM_HAL_CLKGEN_UARTEN_UARTENn_S(ui32Module));
    1448:	00e8      	lsls	r0, r5, #3
    144a:	fa01 f500 	lsl.w	r5, r1, r0
    ui32Mask = ~(AM_HAL_CLKGEN_UARTEN_UARTENn_M(ui32Module));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    144e:	f000 f81b 	bl	1488 <am_hal_interrupt_master_disable>

    //
    // Set the UART clock
    //
    AM_REG(CLKGEN, UARTEN) &= ui32Mask;
    1452:	4b09      	ldr	r3, [pc, #36]	; (1478 <am_hal_clkgen_uarten_set+0x44>)
    AM_CRITICAL_BEGIN_ASM
    1454:	9001      	str	r0, [sp, #4]
    AM_REG(CLKGEN, UARTEN) &= ui32Mask;
    1456:	681a      	ldr	r2, [r3, #0]
    ui32Mask = ~(AM_HAL_CLKGEN_UARTEN_UARTENn_M(ui32Module));
    1458:	f04f 0c03 	mov.w	ip, #3
    145c:	00e1      	lsls	r1, r4, #3
    145e:	fa0c f401 	lsl.w	r4, ip, r1
    AM_REG(CLKGEN, UARTEN) &= ui32Mask;
    1462:	ea22 0004 	bic.w	r0, r2, r4
    1466:	6018      	str	r0, [r3, #0]
    AM_REG(CLKGEN, UARTEN) |= ui32UartEn;
    1468:	6819      	ldr	r1, [r3, #0]
    146a:	430d      	orrs	r5, r1
    146c:	601d      	str	r5, [r3, #0]

    //
    // Begin critical section.
    //
    AM_CRITICAL_END_ASM
    146e:	9801      	ldr	r0, [sp, #4]
    1470:	f000 f80e 	bl	1490 <am_hal_interrupt_master_set>
}
    1474:	b003      	add	sp, #12
    1476:	bd30      	pop	{r4, r5, pc}
    1478:	40004034 	.word	0x40004034

0000147c <am_hal_debug_error>:
__weak void
#else
void __attribute__((weak))
#endif
am_hal_debug_error(const char *pcFile, uint32_t ui32Line, const char *pcMessage)
{
    147c:	e7fe      	b.n	147c <am_hal_debug_error>
    147e:	bf00      	nop

00001480 <am_hal_flash_delay>:
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
    g_am_hal_flash.delay_cycles(ui32Iterations);
    1480:	4b00      	ldr	r3, [pc, #0]	; (1484 <am_hal_flash_delay+0x4>)
    1482:	4718      	bx	r3
    1484:	0800009d 	.word	0x0800009d

00001488 <am_hal_interrupt_master_disable>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
    1488:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
    148c:	b672      	cpsid	i
    __asm("    bx lr");
    148e:	4770      	bx	lr

00001490 <am_hal_interrupt_master_set>:
//*****************************************************************************
#if defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
    1490:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
    1494:	4770      	bx	lr
    1496:	bf00      	nop

00001498 <am_hal_mcuctrl_fault_status>:
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);

    //
    // Read the DCODE fault capture address register.
    //
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);
    1498:	490d      	ldr	r1, [pc, #52]	; (14d0 <am_hal_mcuctrl_fault_status+0x38>)
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    149a:	4b0e      	ldr	r3, [pc, #56]	; (14d4 <am_hal_mcuctrl_fault_status+0x3c>)

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    149c:	4a0e      	ldr	r2, [pc, #56]	; (14d8 <am_hal_mcuctrl_fault_status+0x40>)
    ui32FaultStat = AM_REG(MCUCTRL, FAULTSTATUS);
    149e:	681b      	ldr	r3, [r3, #0]
{
    14a0:	b470      	push	{r4, r5, r6}
    psFault->ui32DCODE = AM_REG(MCUCTRL, DCODEFAULTADDR);
    14a2:	680d      	ldr	r5, [r1, #0]
    14a4:	60c5      	str	r5, [r0, #12]
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    14a6:	6815      	ldr	r5, [r2, #0]
    14a8:	6841      	ldr	r1, [r0, #4]

    //
    // Read the ICODE fault capture address register.
    //
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    14aa:	4c0c      	ldr	r4, [pc, #48]	; (14dc <am_hal_mcuctrl_fault_status+0x44>)
    14ac:	6942      	ldr	r2, [r0, #20]
    psFault->ui32ICODE |= AM_REG(MCUCTRL, ICODEFAULTADDR);
    14ae:	4329      	orrs	r1, r5
    14b0:	6041      	str	r1, [r0, #4]
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    14b2:	6824      	ldr	r4, [r4, #0]
    psFault->bICODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_ICODE_M);
    14b4:	f003 0601 	and.w	r6, r3, #1
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    14b8:	4322      	orrs	r2, r4
    psFault->bICODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_ICODE_M);
    14ba:	7006      	strb	r6, [r0, #0]
    psFault->bDCODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_DCODE_M);
    14bc:	f3c3 0640 	ubfx	r6, r3, #1, #1
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);
    14c0:	f3c3 0380 	ubfx	r3, r3, #2, #1
    psFault->bDCODE = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_DCODE_M);
    14c4:	7206      	strb	r6, [r0, #8]
    psFault->bSYS = (ui32FaultStat & AM_REG_MCUCTRL_FAULTSTATUS_SYS_M);
    14c6:	7403      	strb	r3, [r0, #16]
    psFault->ui32SYS |= AM_REG(MCUCTRL, SYSFAULTADDR);
    14c8:	6142      	str	r2, [r0, #20]
}
    14ca:	bc70      	pop	{r4, r5, r6}
    14cc:	4770      	bx	lr
    14ce:	bf00      	nop
    14d0:	400201c4 	.word	0x400201c4
    14d4:	400201cc 	.word	0x400201cc
    14d8:	400201c0 	.word	0x400201c0
    14dc:	400201c8 	.word	0x400201c8

000014e0 <am_hal_pwrctrl_periph_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_pwrctrl_periph_enable(uint32_t ui32Peripheral)
{
    14e0:	b510      	push	{r4, lr}

    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    14e2:	4604      	mov	r4, r0
{
    14e4:	b082      	sub	sp, #8
    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    14e6:	b1b8      	cbz	r0, 1518 <am_hal_pwrctrl_periph_enable+0x38>
    14e8:	1e43      	subs	r3, r0, #1
    14ea:	4203      	tst	r3, r0
    14ec:	d114      	bne.n	1518 <am_hal_pwrctrl_periph_enable+0x38>
                        "Cannot enable more than one peripheral at a time.");

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    14ee:	f7ff ffcb 	bl	1488 <am_hal_interrupt_master_disable>

    //
    // Enable power control for the given device.
    //
    AM_REG(PWRCTRL, DEVICEEN) |= ui32Peripheral;
    14f2:	4a18      	ldr	r2, [pc, #96]	; (1554 <am_hal_pwrctrl_periph_enable+0x74>)
    AM_CRITICAL_BEGIN_ASM
    14f4:	9001      	str	r0, [sp, #4]
    AM_REG(PWRCTRL, DEVICEEN) |= ui32Peripheral;
    14f6:	6810      	ldr	r0, [r2, #0]
    14f8:	4320      	orrs	r0, r4
    14fa:	6010      	str	r0, [r2, #0]

    //
    // End Critical Section.
    //
    AM_CRITICAL_END_ASM
    14fc:	9801      	ldr	r0, [sp, #4]
    14fe:	f7ff ffc7 	bl	1490 <am_hal_interrupt_master_set>

    //
    // Wait for the power to stablize.  Using a simple delay loop is more
    // power efficient than a polling loop.
    //
    am_hal_flash_delay(AM_HAL_PWRCTRL_DEVICEEN_DELAYCYCLES / 3);
    1502:	200e      	movs	r0, #14
    1504:	f7ff ffbc 	bl	1480 <am_hal_flash_delay>

    //
    // Quick check to guarantee we're good (should never be more than 1 read).
    //
    POLL_PWRSTATUS(ui32Peripheral);
    1508:	f014 0f0e 	tst.w	r4, #14
    150c:	d10a      	bne.n	1524 <am_hal_pwrctrl_periph_enable+0x44>
    150e:	f014 0f70 	tst.w	r4, #112	; 0x70
    1512:	d00e      	beq.n	1532 <am_hal_pwrctrl_periph_enable+0x52>
    1514:	2408      	movs	r4, #8
    1516:	e006      	b.n	1526 <am_hal_pwrctrl_periph_enable+0x46>
    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    1518:	4a0f      	ldr	r2, [pc, #60]	; (1558 <am_hal_pwrctrl_periph_enable+0x78>)
    151a:	4810      	ldr	r0, [pc, #64]	; (155c <am_hal_pwrctrl_periph_enable+0x7c>)
    151c:	2160      	movs	r1, #96	; 0x60
    151e:	f7ff ffad 	bl	147c <am_hal_debug_error>
    1522:	e7e4      	b.n	14ee <am_hal_pwrctrl_periph_enable+0xe>
    POLL_PWRSTATUS(ui32Peripheral);
    1524:	2404      	movs	r4, #4
    1526:	4a0e      	ldr	r2, [pc, #56]	; (1560 <am_hal_pwrctrl_periph_enable+0x80>)
    1528:	6813      	ldr	r3, [r2, #0]
    152a:	421c      	tst	r4, r3
    152c:	d0fc      	beq.n	1528 <am_hal_pwrctrl_periph_enable+0x48>
}
    152e:	b002      	add	sp, #8
    1530:	bd10      	pop	{r4, pc}
    POLL_PWRSTATUS(ui32Peripheral);
    1532:	f240 1181 	movw	r1, #385	; 0x181
    1536:	420c      	tst	r4, r1
    1538:	d108      	bne.n	154c <am_hal_pwrctrl_periph_enable+0x6c>
    153a:	05a3      	lsls	r3, r4, #22
    153c:	d408      	bmi.n	1550 <am_hal_pwrctrl_periph_enable+0x70>
    153e:	f414 6f80 	tst.w	r4, #1024	; 0x400
    1542:	bf14      	ite	ne
    1544:	2410      	movne	r4, #16
    1546:	f04f 34ff 	moveq.w	r4, #4294967295
    154a:	e7ec      	b.n	1526 <am_hal_pwrctrl_periph_enable+0x46>
    154c:	2402      	movs	r4, #2
    154e:	e7ea      	b.n	1526 <am_hal_pwrctrl_periph_enable+0x46>
    1550:	2480      	movs	r4, #128	; 0x80
    1552:	e7e8      	b.n	1526 <am_hal_pwrctrl_periph_enable+0x46>
    1554:	40021008 	.word	0x40021008
    1558:	00001d40 	.word	0x00001d40
    155c:	00001d74 	.word	0x00001d74
    1560:	40021014 	.word	0x40021014

00001564 <am_hal_pwrctrl_periph_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_pwrctrl_periph_disable(uint32_t ui32Peripheral)
{
    1564:	b510      	push	{r4, lr}

    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    1566:	4604      	mov	r4, r0
{
    1568:	b082      	sub	sp, #8
    am_hal_debug_assert_msg(ONE_BIT(ui32Peripheral),
    156a:	b110      	cbz	r0, 1572 <am_hal_pwrctrl_periph_disable+0xe>
    156c:	1e43      	subs	r3, r0, #1
    156e:	4203      	tst	r3, r0
    1570:	d004      	beq.n	157c <am_hal_pwrctrl_periph_disable+0x18>
    1572:	4a0a      	ldr	r2, [pc, #40]	; (159c <am_hal_pwrctrl_periph_disable+0x38>)
    1574:	480a      	ldr	r0, [pc, #40]	; (15a0 <am_hal_pwrctrl_periph_disable+0x3c>)
    1576:	2190      	movs	r1, #144	; 0x90
    1578:	f7ff ff80 	bl	147c <am_hal_debug_error>
                        "Cannot enable more than one peripheral at a time.");

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    157c:	f7ff ff84 	bl	1488 <am_hal_interrupt_master_disable>

    //
    // Disable power control for the given device.
    //
    AM_REG(PWRCTRL, DEVICEEN) &= ~ui32Peripheral;
    1580:	4a08      	ldr	r2, [pc, #32]	; (15a4 <am_hal_pwrctrl_periph_disable+0x40>)
    AM_CRITICAL_BEGIN_ASM
    1582:	9001      	str	r0, [sp, #4]
    AM_REG(PWRCTRL, DEVICEEN) &= ~ui32Peripheral;
    1584:	6810      	ldr	r0, [r2, #0]
    1586:	ea20 0104 	bic.w	r1, r0, r4
    158a:	6011      	str	r1, [r2, #0]

    //
    // End critical section.
    //
    AM_CRITICAL_END_ASM
    158c:	9801      	ldr	r0, [sp, #4]
    158e:	f7ff ff7f 	bl	1490 <am_hal_interrupt_master_set>

    //
    // Wait for the power to stablize
    //
    am_hal_flash_delay(AM_HAL_PWRCTRL_DEVICEDIS_DELAYCYCLES / 3);
    1592:	200e      	movs	r0, #14
    1594:	f7ff ff74 	bl	1480 <am_hal_flash_delay>
}
    1598:	b002      	add	sp, #8
    159a:	bd10      	pop	{r4, pc}
    159c:	00001d40 	.word	0x00001d40
    15a0:	00001d74 	.word	0x00001d74
    15a4:	40021008 	.word	0x40021008

000015a8 <am_hal_pwrctrl_memory_enable>:
{
    uint32_t ui32MemEnMask, ui32MemDisMask;
    uint32_t ui32PwrStatEnMask, ui32PwrStatDisMask;
    int32_t i32TOcnt;

    if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH512K )
    15a8:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
{
    15ac:	b430      	push	{r4, r5}
    if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH512K )
    15ae:	d03a      	beq.n	1626 <am_hal_pwrctrl_memory_enable+0x7e>
        ui32MemEnMask  = AM_REG_PWRCTRL_MEMEN_FLASH0_EN;
        ui32MemDisMask = AM_REG_PWRCTRL_MEMEN_FLASH1_EN;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M;
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM1_M;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_FLASH1M )
    15b0:	f5b0 5fc0 	cmp.w	r0, #6144	; 0x1800
    15b4:	f000 809d 	beq.w	16f2 <am_hal_pwrctrl_memory_enable+0x14a>
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M  |
                             AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM1_M;
        ui32PwrStatDisMask = 0;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM8K )
    15b8:	2801      	cmp	r0, #1
    15ba:	f000 809d 	beq.w	16f8 <am_hal_pwrctrl_memory_enable+0x150>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM8K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM16K )
    15be:	2803      	cmp	r0, #3
    15c0:	f000 80a6 	beq.w	1710 <am_hal_pwrctrl_memory_enable+0x168>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM16K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM24K )
    15c4:	2807      	cmp	r0, #7
    15c6:	f000 809c 	beq.w	1702 <am_hal_pwrctrl_memory_enable+0x15a>
                           AM_REG_PWRCTRL_MEMEN_SRAMEN_GROUP0_SRAM2);
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM32K )
    15ca:	280f      	cmp	r0, #15
    15cc:	f000 80a5 	beq.w	171a <am_hal_pwrctrl_memory_enable+0x172>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM32K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM64K )
    15d0:	281f      	cmp	r0, #31
    15d2:	f000 80b0 	beq.w	1736 <am_hal_pwrctrl_memory_enable+0x18e>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM64K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM96K )
    15d6:	283f      	cmp	r0, #63	; 0x3f
    15d8:	f000 80b4 	beq.w	1744 <am_hal_pwrctrl_memory_enable+0x19c>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM96K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM128K )
    15dc:	287f      	cmp	r0, #127	; 0x7f
    15de:	f000 80b8 	beq.w	1752 <am_hal_pwrctrl_memory_enable+0x1aa>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM128K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM160K )
    15e2:	28ff      	cmp	r0, #255	; 0xff
    15e4:	f000 80a0 	beq.w	1728 <am_hal_pwrctrl_memory_enable+0x180>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM160K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM192K )
    15e8:	f240 13ff 	movw	r3, #511	; 0x1ff
    15ec:	4298      	cmp	r0, r3
    15ee:	f000 80b7 	beq.w	1760 <am_hal_pwrctrl_memory_enable+0x1b8>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM192K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM224K )
    15f2:	f240 31ff 	movw	r1, #1023	; 0x3ff
    15f6:	4288      	cmp	r0, r1
    15f8:	f000 80b8 	beq.w	176c <am_hal_pwrctrl_memory_enable+0x1c4>
                         ~AM_HAL_PWRCTRL_MEMEN_SRAM224K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_SRAM256K )
    15fc:	f240 72ff 	movw	r2, #2047	; 0x7ff
    1600:	4290      	cmp	r0, r2
    1602:	d00e      	beq.n	1622 <am_hal_pwrctrl_memory_enable+0x7a>
                         ~AM_REG_PWRCTRL_MEMEN_SRAMEN_SRAM256K;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_256K;
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
                             ~AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_256K;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_CACHE )
    1604:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
    1608:	f000 80b6 	beq.w	1778 <am_hal_pwrctrl_memory_enable+0x1d0>
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
                             AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB0_M;
        ui32PwrStatDisMask = 0;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_CACHE_DIS )
    160c:	f06f 4420 	mvn.w	r4, #2684354560	; 0xa0000000
    1610:	42a0      	cmp	r0, r4
    1612:	f000 80b4 	beq.w	177e <am_hal_pwrctrl_memory_enable+0x1d6>
                          AM_REG_PWRCTRL_MEMEN_CACHEB2_EN;
        ui32PwrStatEnMask  = 0;
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
                             AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB0_M;
    }
    else if ( ui32MemEn == AM_HAL_PWRCTRL_MEMEN_ALL )
    1616:	f104 4580 	add.w	r5, r4, #1073741824	; 0x40000000
    161a:	f505 5c00 	add.w	ip, r5, #8192	; 0x2000
    161e:	4560      	cmp	r0, ip
    1620:	d132      	bne.n	1688 <am_hal_pwrctrl_memory_enable+0xe0>
    {
        ui32MemEnMask  = AM_HAL_PWRCTRL_MEMEN_ALL;
        ui32MemDisMask = 0;
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL;
    1622:	495b      	ldr	r1, [pc, #364]	; (1790 <am_hal_pwrctrl_memory_enable+0x1e8>)
    1624:	e066      	b.n	16f4 <am_hal_pwrctrl_memory_enable+0x14c>
    1626:	f46f 5280 	mvn.w	r2, #4096	; 0x1000
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM1_M;
    162a:	2340      	movs	r3, #64	; 0x40
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M;
    162c:	2120      	movs	r1, #32
    // for 2 reasons: 1) To only affect the specified type of memory, and 2)
    // To avoid inadvertently disabling any memory currently being depended on.
    //
    if ( ui32MemDisMask != 0 )
    {
        AM_REG(PWRCTRL, MEMEN) &= ~ui32MemDisMask;
    162e:	4c59      	ldr	r4, [pc, #356]	; (1794 <am_hal_pwrctrl_memory_enable+0x1ec>)
    1630:	6825      	ldr	r5, [r4, #0]
    1632:	402a      	ands	r2, r5
    1634:	6022      	str	r2, [r4, #0]
    //
    // Enable the required memory.
    //
    if ( ui32MemEnMask != 0 )
    {
        AM_REG(PWRCTRL, MEMEN) |= ui32MemEnMask;
    1636:	4a57      	ldr	r2, [pc, #348]	; (1794 <am_hal_pwrctrl_memory_enable+0x1ec>)
    1638:	6814      	ldr	r4, [r2, #0]
    163a:	4320      	orrs	r0, r4
    163c:	6010      	str	r0, [r2, #0]
    //
    // Wait for the power to be turned on.
    // Apollo2 note - these loops typically end up taking 1 iteration.
    //
    i32TOcnt = 200;
    if ( ui32PwrStatDisMask )
    163e:	2b00      	cmp	r3, #0
    1640:	d029      	beq.n	1696 <am_hal_pwrctrl_memory_enable+0xee>
    {
        while ( --i32TOcnt              &&
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1642:	4d55      	ldr	r5, [pc, #340]	; (1798 <am_hal_pwrctrl_memory_enable+0x1f0>)
    1644:	6828      	ldr	r0, [r5, #0]
        while ( --i32TOcnt              &&
    1646:	4218      	tst	r0, r3
    1648:	bf18      	it	ne
    164a:	20c6      	movne	r0, #198	; 0xc6
    164c:	d01f      	beq.n	168e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    164e:	682a      	ldr	r2, [r5, #0]
        while ( --i32TOcnt              &&
    1650:	421a      	tst	r2, r3
    1652:	d01c      	beq.n	168e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1654:	682c      	ldr	r4, [r5, #0]
        while ( --i32TOcnt              &&
    1656:	421c      	tst	r4, r3
    1658:	d019      	beq.n	168e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    165a:	682a      	ldr	r2, [r5, #0]
        while ( --i32TOcnt              &&
    165c:	421a      	tst	r2, r3
    165e:	d016      	beq.n	168e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1660:	682c      	ldr	r4, [r5, #0]
        while ( --i32TOcnt              &&
    1662:	421c      	tst	r4, r3
    1664:	d013      	beq.n	168e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1666:	682a      	ldr	r2, [r5, #0]
        while ( --i32TOcnt              &&
    1668:	421a      	tst	r2, r3
    166a:	d010      	beq.n	168e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    166c:	682c      	ldr	r4, [r5, #0]
        while ( --i32TOcnt              &&
    166e:	421c      	tst	r4, r3
    1670:	d00d      	beq.n	168e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1672:	682a      	ldr	r2, [r5, #0]
        while ( --i32TOcnt              &&
    1674:	421a      	tst	r2, r3
    1676:	d00a      	beq.n	168e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    1678:	682c      	ldr	r4, [r5, #0]
        while ( --i32TOcnt              &&
    167a:	421c      	tst	r4, r3
    167c:	d007      	beq.n	168e <am_hal_pwrctrl_memory_enable+0xe6>
                ( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatDisMask ) );
    167e:	682a      	ldr	r2, [r5, #0]
        while ( --i32TOcnt              &&
    1680:	421a      	tst	r2, r3
    1682:	d004      	beq.n	168e <am_hal_pwrctrl_memory_enable+0xe6>
    1684:	3809      	subs	r0, #9
    1686:	d1e2      	bne.n	164e <am_hal_pwrctrl_memory_enable+0xa6>
        return false;
    1688:	2000      	movs	r0, #0
    {
        return false;
    }

    return true;
}
    168a:	bc30      	pop	{r4, r5}
    168c:	4770      	bx	lr
    if ( ui32PwrStatEnMask )
    168e:	b911      	cbnz	r1, 1696 <am_hal_pwrctrl_memory_enable+0xee>
    return true;
    1690:	2001      	movs	r0, #1
}
    1692:	bc30      	pop	{r4, r5}
    1694:	4770      	bx	lr
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    1696:	4b40      	ldr	r3, [pc, #256]	; (1798 <am_hal_pwrctrl_memory_enable+0x1f0>)
    1698:	681d      	ldr	r5, [r3, #0]
        while ( --i32TOcnt              &&
    169a:	ea31 0405 	bics.w	r4, r1, r5
    169e:	bf18      	it	ne
    16a0:	24c6      	movne	r4, #198	; 0xc6
    16a2:	d0f5      	beq.n	1690 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    16a4:	6818      	ldr	r0, [r3, #0]
        while ( --i32TOcnt              &&
    16a6:	ea31 0000 	bics.w	r0, r1, r0
    16aa:	d0f1      	beq.n	1690 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    16ac:	681a      	ldr	r2, [r3, #0]
        while ( --i32TOcnt              &&
    16ae:	ea31 0002 	bics.w	r0, r1, r2
    16b2:	d0ed      	beq.n	1690 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    16b4:	681d      	ldr	r5, [r3, #0]
        while ( --i32TOcnt              &&
    16b6:	ea31 0005 	bics.w	r0, r1, r5
    16ba:	d0e9      	beq.n	1690 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    16bc:	6818      	ldr	r0, [r3, #0]
        while ( --i32TOcnt              &&
    16be:	ea31 0000 	bics.w	r0, r1, r0
    16c2:	d0e5      	beq.n	1690 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    16c4:	681a      	ldr	r2, [r3, #0]
        while ( --i32TOcnt              &&
    16c6:	ea31 0002 	bics.w	r0, r1, r2
    16ca:	d0e1      	beq.n	1690 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    16cc:	681d      	ldr	r5, [r3, #0]
        while ( --i32TOcnt              &&
    16ce:	ea31 0005 	bics.w	r0, r1, r5
    16d2:	d0dd      	beq.n	1690 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    16d4:	6818      	ldr	r0, [r3, #0]
        while ( --i32TOcnt              &&
    16d6:	ea31 0000 	bics.w	r0, r1, r0
    16da:	d0d9      	beq.n	1690 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    16dc:	681a      	ldr	r2, [r3, #0]
        while ( --i32TOcnt              &&
    16de:	ea31 0002 	bics.w	r0, r1, r2
    16e2:	d0d5      	beq.n	1690 <am_hal_pwrctrl_memory_enable+0xe8>
            (( AM_REG(PWRCTRL, PWRONSTATUS) & ui32PwrStatEnMask )
    16e4:	681d      	ldr	r5, [r3, #0]
        while ( --i32TOcnt              &&
    16e6:	ea31 0005 	bics.w	r0, r1, r5
    16ea:	d0d1      	beq.n	1690 <am_hal_pwrctrl_memory_enable+0xe8>
    16ec:	3c09      	subs	r4, #9
    16ee:	d1d9      	bne.n	16a4 <am_hal_pwrctrl_memory_enable+0xfc>
    16f0:	e7ca      	b.n	1688 <am_hal_pwrctrl_memory_enable+0xe0>
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_FLAM0_M  |
    16f2:	2160      	movs	r1, #96	; 0x60
{
    16f4:	2300      	movs	r3, #0
    16f6:	e79e      	b.n	1636 <am_hal_pwrctrl_memory_enable+0x8e>
    16f8:	4a28      	ldr	r2, [pc, #160]	; (179c <am_hal_pwrctrl_memory_enable+0x1f4>)
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    16fa:	4b29      	ldr	r3, [pc, #164]	; (17a0 <am_hal_pwrctrl_memory_enable+0x1f8>)
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_8K;
    16fc:	f44f 7180 	mov.w	r1, #256	; 0x100
    1700:	e795      	b.n	162e <am_hal_pwrctrl_memory_enable+0x86>
    1702:	f46f 62ff 	mvn.w	r2, #2040	; 0x7f8
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1706:	f44f 23ff 	mov.w	r3, #522240	; 0x7f800
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_24K;
    170a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
    170e:	e78e      	b.n	162e <am_hal_pwrctrl_memory_enable+0x86>
    1710:	4a24      	ldr	r2, [pc, #144]	; (17a4 <am_hal_pwrctrl_memory_enable+0x1fc>)
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1712:	4b25      	ldr	r3, [pc, #148]	; (17a8 <am_hal_pwrctrl_memory_enable+0x200>)
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_16K;
    1714:	f44f 7140 	mov.w	r1, #768	; 0x300
    1718:	e789      	b.n	162e <am_hal_pwrctrl_memory_enable+0x86>
    171a:	f46f 62fe 	mvn.w	r2, #2032	; 0x7f0
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    171e:	f44f 23fe 	mov.w	r3, #520192	; 0x7f000
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_32K;
    1722:	f44f 6170 	mov.w	r1, #3840	; 0xf00
    1726:	e782      	b.n	162e <am_hal_pwrctrl_memory_enable+0x86>
    1728:	f46f 62e0 	mvn.w	r2, #1792	; 0x700
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    172c:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_160K;
    1730:	f44f 417f 	mov.w	r1, #65280	; 0xff00
    1734:	e77b      	b.n	162e <am_hal_pwrctrl_memory_enable+0x86>
    1736:	f46f 62fc 	mvn.w	r2, #2016	; 0x7e0
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    173a:	f44f 23fc 	mov.w	r3, #516096	; 0x7e000
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_64K;
    173e:	f44f 51f8 	mov.w	r1, #7936	; 0x1f00
    1742:	e774      	b.n	162e <am_hal_pwrctrl_memory_enable+0x86>
    1744:	f46f 62f8 	mvn.w	r2, #1984	; 0x7c0
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1748:	f44f 23f8 	mov.w	r3, #507904	; 0x7c000
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_96K;
    174c:	f44f 517c 	mov.w	r1, #16128	; 0x3f00
    1750:	e76d      	b.n	162e <am_hal_pwrctrl_memory_enable+0x86>
    1752:	f46f 62f0 	mvn.w	r2, #1920	; 0x780
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1756:	f44f 23f0 	mov.w	r3, #491520	; 0x78000
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_128K;
    175a:	f44f 41fe 	mov.w	r1, #32512	; 0x7f00
    175e:	e766      	b.n	162e <am_hal_pwrctrl_memory_enable+0x86>
    1760:	f46f 62c0 	mvn.w	r2, #1536	; 0x600
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1764:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_192K;
    1768:	4910      	ldr	r1, [pc, #64]	; (17ac <am_hal_pwrctrl_memory_enable+0x204>)
    176a:	e760      	b.n	162e <am_hal_pwrctrl_memory_enable+0x86>
        ui32PwrStatEnMask  = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_224K;
    176c:	4910      	ldr	r1, [pc, #64]	; (17b0 <am_hal_pwrctrl_memory_enable+0x208>)
    176e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
        ui32PwrStatDisMask = AM_HAL_PWRCTRL_PWRONSTATUS_SRAM_ALL    &
    1772:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    1776:	e75a      	b.n	162e <am_hal_pwrctrl_memory_enable+0x86>
        ui32PwrStatEnMask  = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
    1778:	f44f 1120 	mov.w	r1, #2621440	; 0x280000
    177c:	e7ba      	b.n	16f4 <am_hal_pwrctrl_memory_enable+0x14c>
        AM_REG(PWRCTRL, MEMEN) &= ~ui32MemDisMask;
    177e:	4805      	ldr	r0, [pc, #20]	; (1794 <am_hal_pwrctrl_memory_enable+0x1ec>)
    1780:	6803      	ldr	r3, [r0, #0]
    1782:	f023 4120 	bic.w	r1, r3, #2684354560	; 0xa0000000
    1786:	6001      	str	r1, [r0, #0]
        ui32PwrStatDisMask = AM_REG_PWRCTRL_PWRONSTATUS_PD_CACHEB2_M    |
    1788:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
        ui32PwrStatEnMask  = 0;
    178c:	2100      	movs	r1, #0
    178e:	e758      	b.n	1642 <am_hal_pwrctrl_memory_enable+0x9a>
    1790:	0007ff00 	.word	0x0007ff00
    1794:	40021010 	.word	0x40021010
    1798:	40021014 	.word	0x40021014
    179c:	fffff801 	.word	0xfffff801
    17a0:	0007fe00 	.word	0x0007fe00
    17a4:	fffff803 	.word	0xfffff803
    17a8:	0007fc00 	.word	0x0007fc00
    17ac:	0001ff00 	.word	0x0001ff00
    17b0:	0003ff00 	.word	0x0003ff00

000017b4 <am_hal_pwrctrl_bucks_init>:
am_hal_pwrctrl_bucks_enable(void)
{
    //
    // Check to see if the bucks are already on. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON)   &&
    17b4:	4b0f      	ldr	r3, [pc, #60]	; (17f4 <am_hal_pwrctrl_bucks_init+0x40>)
    17b6:	681a      	ldr	r2, [r3, #0]
    17b8:	0792      	lsls	r2, r2, #30
    17ba:	d502      	bpl.n	17c2 <am_hal_pwrctrl_bucks_init+0xe>
         AM_BFR(PWRCTRL, POWERSTATUS, MEMBUCKON) )
    17bc:	6818      	ldr	r0, [r3, #0]
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON)   &&
    17be:	07c3      	lsls	r3, r0, #31
    17c0:	d40e      	bmi.n	17e0 <am_hal_pwrctrl_bucks_init+0x2c>
    }

    //
    // Enable BUCK power up
    //
    AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 1);
    17c2:	4b0d      	ldr	r3, [pc, #52]	; (17f8 <am_hal_pwrctrl_bucks_init+0x44>)
    AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 1);

    //
    // Make sure bucks are ready.
    //
    while ( ( AM_REG(PWRCTRL, POWERSTATUS)                      &
    17c4:	4a0b      	ldr	r2, [pc, #44]	; (17f4 <am_hal_pwrctrl_bucks_init+0x40>)
    AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 1);
    17c6:	6819      	ldr	r1, [r3, #0]
    17c8:	f041 0002 	orr.w	r0, r1, #2
    17cc:	6018      	str	r0, [r3, #0]
    AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 1);
    17ce:	6819      	ldr	r1, [r3, #0]
    17d0:	f041 0001 	orr.w	r0, r1, #1
    17d4:	6018      	str	r0, [r3, #0]
    while ( ( AM_REG(PWRCTRL, POWERSTATUS)                      &
    17d6:	6813      	ldr	r3, [r2, #0]
    17d8:	f003 0103 	and.w	r1, r3, #3
    17dc:	2903      	cmp	r1, #3
    17de:	d1fa      	bne.n	17d6 <am_hal_pwrctrl_bucks_init+0x22>
    while ( ( AM_REG(PWRCTRL, POWERSTATUS) &
    17e0:	4a04      	ldr	r2, [pc, #16]	; (17f4 <am_hal_pwrctrl_bucks_init+0x40>)
    17e2:	6810      	ldr	r0, [r2, #0]
    17e4:	f000 0303 	and.w	r3, r0, #3
    17e8:	2b03      	cmp	r3, #3
    17ea:	d1fa      	bne.n	17e2 <am_hal_pwrctrl_bucks_init+0x2e>
    am_hal_flash_delay(200 / 3);
    17ec:	2042      	movs	r0, #66	; 0x42
    17ee:	f7ff be47 	b.w	1480 <am_hal_flash_delay>
    17f2:	bf00      	nop
    17f4:	40021004 	.word	0x40021004
    17f8:	40021000 	.word	0x40021000

000017fc <am_hal_pwrctrl_bucks_enable>:
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON)   &&
    17fc:	4b0b      	ldr	r3, [pc, #44]	; (182c <am_hal_pwrctrl_bucks_enable+0x30>)
    17fe:	681a      	ldr	r2, [r3, #0]
    1800:	0792      	lsls	r2, r2, #30
    1802:	d502      	bpl.n	180a <am_hal_pwrctrl_bucks_enable+0xe>
         AM_BFR(PWRCTRL, POWERSTATUS, MEMBUCKON) )
    1804:	6818      	ldr	r0, [r3, #0]
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON)   &&
    1806:	07c3      	lsls	r3, r0, #31
    1808:	d40e      	bmi.n	1828 <am_hal_pwrctrl_bucks_enable+0x2c>
    AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 1);
    180a:	4b09      	ldr	r3, [pc, #36]	; (1830 <am_hal_pwrctrl_bucks_enable+0x34>)
    while ( ( AM_REG(PWRCTRL, POWERSTATUS)                      &
    180c:	4a07      	ldr	r2, [pc, #28]	; (182c <am_hal_pwrctrl_bucks_enable+0x30>)
    AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 1);
    180e:	6819      	ldr	r1, [r3, #0]
    1810:	f041 0002 	orr.w	r0, r1, #2
    1814:	6018      	str	r0, [r3, #0]
    AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 1);
    1816:	6819      	ldr	r1, [r3, #0]
    1818:	f041 0001 	orr.w	r0, r1, #1
    181c:	6018      	str	r0, [r3, #0]
    while ( ( AM_REG(PWRCTRL, POWERSTATUS)                      &
    181e:	6813      	ldr	r3, [r2, #0]
    1820:	f003 0103 	and.w	r1, r3, #3
    1824:	2903      	cmp	r1, #3
    1826:	d1fa      	bne.n	181e <am_hal_pwrctrl_bucks_enable+0x22>
    1828:	4770      	bx	lr
    182a:	bf00      	nop
    182c:	40021004 	.word	0x40021004
    1830:	40021000 	.word	0x40021000

00001834 <am_hal_pwrctrl_bucks_disable>:
am_hal_pwrctrl_bucks_disable(void)
{
    //
    // Check to see if the bucks are already off. If so, we can just return.
    //
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON) == 0  &&
    1834:	4b12      	ldr	r3, [pc, #72]	; (1880 <am_hal_pwrctrl_bucks_disable+0x4c>)
    1836:	681a      	ldr	r2, [r3, #0]
    1838:	0792      	lsls	r2, r2, #30
    183a:	d402      	bmi.n	1842 <am_hal_pwrctrl_bucks_disable+0xe>
         AM_BFR(PWRCTRL, POWERSTATUS, MEMBUCKON) == 0)
    183c:	6818      	ldr	r0, [r3, #0]
    if ( AM_BFR(PWRCTRL, POWERSTATUS, COREBUCKON) == 0  &&
    183e:	07c3      	lsls	r3, r0, #31
    1840:	d51c      	bpl.n	187c <am_hal_pwrctrl_bucks_disable+0x48>
    return AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    1842:	4910      	ldr	r1, [pc, #64]	; (1884 <am_hal_pwrctrl_bucks_disable+0x50>)
    1844:	680b      	ldr	r3, [r1, #0]
    1846:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
    }

    //
    // Handle the special case if only the ADC is powered.
    //
    if ( isRev_ADC()  &&
    184a:	2a20      	cmp	r2, #32
    184c:	d00b      	beq.n	1866 <am_hal_pwrctrl_bucks_disable+0x32>
    else
    {
        //
        // Power them down
        //
        AM_BFW(PWRCTRL, SUPPLYSRC, COREBUCKEN, 0);
    184e:	4b0e      	ldr	r3, [pc, #56]	; (1888 <am_hal_pwrctrl_bucks_disable+0x54>)
    1850:	681a      	ldr	r2, [r3, #0]
    1852:	f022 0002 	bic.w	r0, r2, #2
    1856:	6018      	str	r0, [r3, #0]
        AM_BFW(PWRCTRL, SUPPLYSRC, MEMBUCKEN, 0);
    1858:	6819      	ldr	r1, [r3, #0]
    185a:	f021 0201 	bic.w	r2, r1, #1
    185e:	601a      	str	r2, [r3, #0]
    }

    //
    // Wait until BUCKs are disabled.
    //
    am_hal_flash_delay(AM_HAL_PWRCTRL_BUCKDIS_DELAYCYCLES / 3);
    1860:	200a      	movs	r0, #10
    1862:	f7ff be0d 	b.w	1480 <am_hal_flash_delay>
         (AM_REG(PWRCTRL, DEVICEEN) == AM_REG_PWRCTRL_DEVICEEN_PWRADC_EN) )
    1866:	4809      	ldr	r0, [pc, #36]	; (188c <am_hal_pwrctrl_bucks_disable+0x58>)
    1868:	6801      	ldr	r1, [r0, #0]
    if ( isRev_ADC()  &&
    186a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    186e:	d1ee      	bne.n	184e <am_hal_pwrctrl_bucks_disable+0x1a>
            AM_REG(PWRCTRL, SUPPLYSRC) &=
    1870:	4805      	ldr	r0, [pc, #20]	; (1888 <am_hal_pwrctrl_bucks_disable+0x54>)
    1872:	6803      	ldr	r3, [r0, #0]
    1874:	f003 0105 	and.w	r1, r3, #5
    1878:	6001      	str	r1, [r0, #0]
    187a:	e7f1      	b.n	1860 <am_hal_pwrctrl_bucks_disable+0x2c>
    187c:	4770      	bx	lr
    187e:	bf00      	nop
    1880:	40021004 	.word	0x40021004
    1884:	4002000c 	.word	0x4002000c
    1888:	40021000 	.word	0x40021000
    188c:	40021008 	.word	0x40021008

00001890 <am_hal_pwrctrl_low_power_init>:
am_hal_pwrctrl_low_power_init(void)
{
    //
    // For lowest power, we enable clock gating for all SRAM configuration.
    //
    AM_REG(PWRCTRL, SRAMCTRL) |=
    1890:	4905      	ldr	r1, [pc, #20]	; (18a8 <am_hal_pwrctrl_low_power_init+0x18>)
        AM_REG_PWRCTRL_SRAMCTRL_SRAM_LIGHT_SLEEP_DIS;

    //
    // For lowest deep sleep power, make sure we stay in BUCK mode.
    //
    AM_REG(PWRCTRL, SUPPLYSRC) &=
    1892:	4a06      	ldr	r2, [pc, #24]	; (18ac <am_hal_pwrctrl_low_power_init+0x1c>)
    AM_REG(PWRCTRL, SRAMCTRL) |=
    1894:	680b      	ldr	r3, [r1, #0]
    1896:	f043 0006 	orr.w	r0, r3, #6
    189a:	6008      	str	r0, [r1, #0]
    AM_REG(PWRCTRL, SUPPLYSRC) &=
    189c:	6811      	ldr	r1, [r2, #0]
    189e:	f021 0304 	bic.w	r3, r1, #4
    18a2:	6013      	str	r3, [r2, #0]
    18a4:	4770      	bx	lr
    18a6:	bf00      	nop
    18a8:	40021018 	.word	0x40021018
    18ac:	40021000 	.word	0x40021000

000018b0 <am_hal_rtc_osc_select>:
    // Set XT if flag is set.
    // Otherwise configure for LFRC.
    //
    if (ui32OSC)
    {
        AM_REG(CLKGEN, OCTRL) |= AM_REG_CLKGEN_OCTRL_OSEL_M;
    18b0:	4a05      	ldr	r2, [pc, #20]	; (18c8 <am_hal_rtc_osc_select+0x18>)
    18b2:	6813      	ldr	r3, [r2, #0]
    if (ui32OSC)
    18b4:	b918      	cbnz	r0, 18be <am_hal_rtc_osc_select+0xe>
    }
    else
    {
        AM_REG(CLKGEN, OCTRL) &= ~AM_REG_CLKGEN_OCTRL_OSEL_M;
    18b6:	f023 0080 	bic.w	r0, r3, #128	; 0x80
    18ba:	6010      	str	r0, [r2, #0]
    18bc:	4770      	bx	lr
        AM_REG(CLKGEN, OCTRL) |= AM_REG_CLKGEN_OCTRL_OSEL_M;
    18be:	f043 0180 	orr.w	r1, r3, #128	; 0x80
    18c2:	6011      	str	r1, [r2, #0]
    18c4:	4770      	bx	lr
    18c6:	bf00      	nop
    18c8:	4000400c 	.word	0x4000400c

000018cc <am_hal_rtc_osc_disable>:
am_hal_rtc_osc_disable(void)
{
    //
    // Stop the RTC Oscillator.
    //
    AM_REG(RTC, RTCCTL) |= AM_REG_RTC_RTCCTL_RSTOP(1);
    18cc:	4a02      	ldr	r2, [pc, #8]	; (18d8 <am_hal_rtc_osc_disable+0xc>)
    18ce:	6813      	ldr	r3, [r2, #0]
    18d0:	f043 0010 	orr.w	r0, r3, #16
    18d4:	6010      	str	r0, [r2, #0]
    18d6:	4770      	bx	lr
    18d8:	40004050 	.word	0x40004050

000018dc <am_hal_sysctrl_sleep>:
//! @return None.
//
//*****************************************************************************
void
am_hal_sysctrl_sleep(bool bSleepDeep)
{
    18dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    18de:	b083      	sub	sp, #12
    18e0:	4604      	mov	r4, r0
    volatile uint32_t ui32BuckTimer;

    //
    // Disable interrupts and save the previous interrupt state.
    //
    ui32Critical = am_hal_interrupt_master_disable();
    18e2:	f7ff fdd1 	bl	1488 <am_hal_interrupt_master_disable>
    18e6:	4605      	mov	r5, r0

    //
    // If the user selected DEEPSLEEP and the TPIU is off, attempt to enter
    // DEEP SLEEP.
    //
    if ((bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP) &&
    18e8:	b124      	cbz	r4, 18f4 <am_hal_sysctrl_sleep+0x18>
        (AM_BFM(MCUCTRL, TPIUCTRL, ENABLE) == AM_REG_MCUCTRL_TPIUCTRL_ENABLE_DIS))
    18ea:	4b42      	ldr	r3, [pc, #264]	; (19f4 <am_hal_sysctrl_sleep+0x118>)
    18ec:	6818      	ldr	r0, [r3, #0]
    if ((bSleepDeep == AM_HAL_SYSCTRL_SLEEP_DEEP) &&
    18ee:	f010 0c01 	ands.w	ip, r0, #1
    18f2:	d00a      	beq.n	190a <am_hal_sysctrl_sleep+0x2e>
    else
    {
        //
        // Prepare the core for normal sleep (write 0 to the DEEPSLEEP bit).
        //
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 0);
    18f4:	4a40      	ldr	r2, [pc, #256]	; (19f8 <am_hal_sysctrl_sleep+0x11c>)
    18f6:	6811      	ldr	r1, [r2, #0]
    18f8:	f021 0604 	bic.w	r6, r1, #4
    18fc:	6016      	str	r6, [r2, #0]

        //
        // Go to sleep.
        //
        AM_ASM_WFI;
    18fe:	bf30      	wfi
    }

    //
    // Restore the interrupt state.
    //
    am_hal_interrupt_master_set(ui32Critical);
    1900:	4628      	mov	r0, r5
    1902:	f7ff fdc5 	bl	1490 <am_hal_interrupt_master_set>
}
    1906:	b003      	add	sp, #12
    1908:	bdf0      	pop	{r4, r5, r6, r7, pc}
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 1);
    190a:	4c3b      	ldr	r4, [pc, #236]	; (19f8 <am_hal_sysctrl_sleep+0x11c>)
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    190c:	4b3b      	ldr	r3, [pc, #236]	; (19fc <am_hal_sysctrl_sleep+0x120>)
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 1);
    190e:	6820      	ldr	r0, [r4, #0]
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
    1910:	4e3b      	ldr	r6, [pc, #236]	; (1a00 <am_hal_sysctrl_sleep+0x124>)
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);
    1912:	4f3c      	ldr	r7, [pc, #240]	; (1a04 <am_hal_sysctrl_sleep+0x128>)
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);
    1914:	f8df e0fc 	ldr.w	lr, [pc, #252]	; 1a14 <am_hal_sysctrl_sleep+0x138>
        AM_BFW(SYSCTRL, SCR, SLEEPDEEP, 1);
    1918:	f040 0204 	orr.w	r2, r0, #4
    191c:	6022      	str	r2, [r4, #0]
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    191e:	681c      	ldr	r4, [r3, #0]
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
    1920:	6833      	ldr	r3, [r6, #0]
    ui32SupplySrc = AM_REG(PWRCTRL, SUPPLYSRC);
    1922:	f8de 2000 	ldr.w	r2, [lr]
    ui32SupplySrc = AM_REG(PWRCTRL, DEVICEEN);
    1926:	6839      	ldr	r1, [r7, #0]
    g_buckZX_chk = AM_BFM(MCUCTRL, CHIPREV, REVMAJ) == AM_REG_MCUCTRL_CHIPREV_REVMAJ_B ?
    1928:	f004 07f0 	and.w	r7, r4, #240	; 0xf0
                   CHKBUCKZX_REV : 0x0;
    192c:	2f20      	cmp	r7, #32
    g_buckZX_chk |= ( g_ui32BuckTimer - 1 ) <= BUCK_TIMER_MAX ?
    192e:	f103 30ff 	add.w	r0, r3, #4294967295
                   CHKBUCKZX_REV : 0x0;
    1932:	bf14      	ite	ne
    1934:	2700      	movne	r7, #0
    1936:	2702      	moveq	r7, #2
                    CHKBUCKZX_TIMER : 0x0;
    1938:	2803      	cmp	r0, #3
    193a:	bf98      	it	ls
    193c:	f04f 0c04 	movls.w	ip, #4
                     CHKBUCKZX_BUCKS : 0x0;
    1940:	f012 0403 	ands.w	r4, r2, #3
    1944:	bf18      	it	ne
    1946:	2401      	movne	r4, #1
    g_buckZX_chk |= ( ui32SupplySrc &
    1948:	f240 53ff 	movw	r3, #1535	; 0x5ff
    g_buckZX_chk |= (ui32SupplySrc &
    194c:	433c      	orrs	r4, r7
                0x0 : CHKBUCKZX_DEVEN;
    194e:	ea11 0703 	ands.w	r7, r1, r3
    g_buckZX_chk |= (ui32SupplySrc &
    1952:	ea44 040c 	orr.w	r4, r4, ip
                0x0 : CHKBUCKZX_DEVEN;
    1956:	d103      	bne.n	1960 <am_hal_sysctrl_sleep+0x84>
    g_buckZX_chk |= ( ui32SupplySrc &
    1958:	f044 0408 	orr.w	r4, r4, #8
        if ( bBuckZX_chk )
    195c:	2c0f      	cmp	r4, #15
    195e:	d00a      	beq.n	1976 <am_hal_sysctrl_sleep+0x9a>
        AM_ASM_WFI;
    1960:	bf30      	wfi
        if ( bBuckZX_chk )
    1962:	2c0f      	cmp	r4, #15
    1964:	d01a      	beq.n	199c <am_hal_sysctrl_sleep+0xc0>
            g_bBuckRestoreComplete = true;
    1966:	4e28      	ldr	r6, [pc, #160]	; (1a08 <am_hal_sysctrl_sleep+0x12c>)
    1968:	2001      	movs	r0, #1
    196a:	7030      	strb	r0, [r6, #0]
    am_hal_interrupt_master_set(ui32Critical);
    196c:	4628      	mov	r0, r5
    196e:	f7ff fd8f 	bl	1490 <am_hal_interrupt_master_set>
}
    1972:	b003      	add	sp, #12
    1974:	bdf0      	pop	{r4, r5, r6, r7, pc}
            ui32BuckTimer = g_ui32BuckTimer - 1;
    1976:	6832      	ldr	r2, [r6, #0]
    1978:	1e51      	subs	r1, r2, #1
    197a:	9100      	str	r1, [sp, #0]
            am_hal_ctimer_clear(ui32BuckTimer, AM_HAL_CTIMER_BOTH);
    197c:	9800      	ldr	r0, [sp, #0]
    197e:	f04f 31ff 	mov.w	r1, #4294967295
    1982:	f000 f92d 	bl	1be0 <am_hal_ctimer_clear>
            am_hal_ctimer_period_set(ui32BuckTimer,
    1986:	9800      	ldr	r0, [sp, #0]
    1988:	463b      	mov	r3, r7
    198a:	f04f 1201 	mov.w	r2, #65537	; 0x10001
    198e:	f04f 31ff 	mov.w	r1, #4294967295
    1992:	f000 f939 	bl	1c08 <am_hal_ctimer_period_set>
            am_hal_pwrctrl_bucks_disable();
    1996:	f7ff ff4d 	bl	1834 <am_hal_pwrctrl_bucks_disable>
    199a:	e7e1      	b.n	1960 <am_hal_sysctrl_sleep+0x84>
    AM_CRITICAL_BEGIN_ASM
    199c:	f7ff fd74 	bl	1488 <am_hal_interrupt_master_disable>
    ui32SaveCore = AM_BFR(MCUCTRL, BUCK3, COREBUCKZXTRIM);
    19a0:	4b1a      	ldr	r3, [pc, #104]	; (1a0c <am_hal_sysctrl_sleep+0x130>)
    AM_CRITICAL_BEGIN_ASM
    19a2:	9001      	str	r0, [sp, #4]
    ui32SaveCore = AM_BFR(MCUCTRL, BUCK3, COREBUCKZXTRIM);
    19a4:	681a      	ldr	r2, [r3, #0]
    ui32SaveMem  = AM_BFR(MCUCTRL, BUCK3, MEMBUCKZXTRIM);
    19a6:	681a      	ldr	r2, [r3, #0]
            AM_BFW(MCUCTRL, BUCK3, COREBUCKZXTRIM, ui32NewCore);
    19a8:	681f      	ldr	r7, [r3, #0]
    19aa:	f027 043c 	bic.w	r4, r7, #60	; 0x3c
    19ae:	f044 021c 	orr.w	r2, r4, #28
    19b2:	601a      	str	r2, [r3, #0]
            AM_BFW(MCUCTRL, BUCK3, MEMBUCKZXTRIM,  ui32NewMem);
    19b4:	6819      	ldr	r1, [r3, #0]
            g_bBuckRestoreComplete = false;
    19b6:	4c14      	ldr	r4, [pc, #80]	; (1a08 <am_hal_sysctrl_sleep+0x12c>)
            AM_BFW(MCUCTRL, BUCK3, MEMBUCKZXTRIM,  ui32NewMem);
    19b8:	f421 30f0 	bic.w	r0, r1, #122880	; 0x1e000
    19bc:	f440 4760 	orr.w	r7, r0, #57344	; 0xe000
    19c0:	601f      	str	r7, [r3, #0]
    AM_CRITICAL_END_ASM
    19c2:	9801      	ldr	r0, [sp, #4]
    19c4:	f7ff fd64 	bl	1490 <am_hal_interrupt_master_set>
            am_hal_flash_delay( FLASH_CYCLES_US(2) );
    19c8:	201c      	movs	r0, #28
    19ca:	f7ff fd59 	bl	1480 <am_hal_flash_delay>
            am_hal_pwrctrl_bucks_enable();
    19ce:	f7ff ff15 	bl	17fc <am_hal_pwrctrl_bucks_enable>
            ui32BuckTimer = g_ui32BuckTimer - 1;
    19d2:	6836      	ldr	r6, [r6, #0]
            g_ui32BuckInputs = 0;
    19d4:	490e      	ldr	r1, [pc, #56]	; (1a10 <am_hal_sysctrl_sleep+0x134>)
            g_bBuckRestoreComplete = false;
    19d6:	2200      	movs	r2, #0
            ui32BuckTimer = g_ui32BuckTimer - 1;
    19d8:	1e73      	subs	r3, r6, #1
            am_hal_flash_delay( FLASH_CYCLES_US(5) );
    19da:	204c      	movs	r0, #76	; 0x4c
            ui32BuckTimer = g_ui32BuckTimer - 1;
    19dc:	9300      	str	r3, [sp, #0]
            g_bBuckRestoreComplete = false;
    19de:	7022      	strb	r2, [r4, #0]
            g_ui32BuckInputs = 0;
    19e0:	600a      	str	r2, [r1, #0]
            am_hal_flash_delay( FLASH_CYCLES_US(5) );
    19e2:	f7ff fd4d 	bl	1480 <am_hal_flash_delay>
            am_hal_ctimer_start(ui32BuckTimer, AM_HAL_CTIMER_BOTH);
    19e6:	9800      	ldr	r0, [sp, #0]
    19e8:	f04f 31ff 	mov.w	r1, #4294967295
    19ec:	f000 f8e0 	bl	1bb0 <am_hal_ctimer_start>
    19f0:	e786      	b.n	1900 <am_hal_sysctrl_sleep+0x24>
    19f2:	bf00      	nop
    19f4:	40020250 	.word	0x40020250
    19f8:	e000ed10 	.word	0xe000ed10
    19fc:	4002000c 	.word	0x4002000c
    1a00:	1000111c 	.word	0x1000111c
    1a04:	40021008 	.word	0x40021008
    1a08:	10001115 	.word	0x10001115
    1a0c:	40020068 	.word	0x40020068
    1a10:	10001118 	.word	0x10001118
    1a14:	40021000 	.word	0x40021000

00001a18 <am_hal_uart_config>:
//
//*****************************************************************************
void
am_hal_uart_config(uint32_t ui32Module, am_hal_uart_config_t *psConfig)

{
    1a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1a1a:	460d      	mov	r5, r1
    1a1c:	4607      	mov	r7, r0
    uint32_t ui32HFRC;

    //
    // Configure the Baudrate.
    //
    ui32HFRC = am_hal_clkgen_sysclk_get();
    1a1e:	f7ff fcef 	bl	1400 <am_hal_clkgen_sysclk_get>
    ui32BaudClk = BAUDCLK * ui32Baudrate;
    1a22:	682b      	ldr	r3, [r5, #0]
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
    1a24:	0186      	lsls	r6, r0, #6
    ui32BaudClk = BAUDCLK * ui32Baudrate;
    1a26:	0159      	lsls	r1, r3, #5
    ui32IntegerDivisor = (uint32_t)(ui32UartClkFreq / ui32BaudClk);
    1a28:	fbb0 f4f1 	udiv	r4, r0, r1
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
    1a2c:	fbb6 f0f1 	udiv	r0, r6, r1
    1a30:	eba0 1684 	sub.w	r6, r0, r4, lsl #6
    am_hal_debug_assert_msg(ui32IntegerDivisor > 0, "Integer divisor MUST be greater than or equal to 1.");
    1a34:	b924      	cbnz	r4, 1a40 <am_hal_uart_config+0x28>
    1a36:	4a11      	ldr	r2, [pc, #68]	; (1a7c <am_hal_uart_config+0x64>)
    1a38:	4811      	ldr	r0, [pc, #68]	; (1a80 <am_hal_uart_config+0x68>)
    1a3a:	2164      	movs	r1, #100	; 0x64
    1a3c:	f7ff fd1e 	bl	147c <am_hal_debug_error>
    AM_REGn(UART, ui32Module, IBRD) = ui32IntegerDivisor;
    1a40:	f507 2280 	add.w	r2, r7, #262144	; 0x40000
    1a44:	321c      	adds	r2, #28
    1a46:	0317      	lsls	r7, r2, #12
    ui32ConfigVal |= psConfig->ui32DataBits;

    //
    // OR in the Two Stop bit if used.
    //
    ui32ConfigVal |= psConfig->bTwoStopBits ? AM_REG_UART_LCRH_STP2_M : 0;
    1a48:	7a2b      	ldrb	r3, [r5, #8]
    AM_REGn(UART, ui32Module, IBRD) = ui32IntegerDivisor;
    1a4a:	627c      	str	r4, [r7, #36]	; 0x24
    AM_REGn(UART, ui32Module, IBRD) = ui32IntegerDivisor;
    1a4c:	627c      	str	r4, [r7, #36]	; 0x24
    AM_REGn(UART, ui32Module, FBRD) = ui32FractionDivisor;
    1a4e:	62be      	str	r6, [r7, #40]	; 0x28
    ui32ConfigVal |= psConfig->ui32DataBits;
    1a50:	6868      	ldr	r0, [r5, #4]
    ui32ConfigVal |= psConfig->ui32Parity;

    //
    // Write config to Line control register.
    //
    AM_REGn(UART, ui32Module, LCRH) |= ui32ConfigVal;
    1a52:	68ec      	ldr	r4, [r5, #12]
    1a54:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    ui32ConfigVal |= psConfig->bTwoStopBits ? AM_REG_UART_LCRH_STP2_M : 0;
    1a56:	2b00      	cmp	r3, #0
    AM_REGn(UART, ui32Module, LCRH) |= ui32ConfigVal;
    1a58:	ea40 0004 	orr.w	r0, r0, r4
    1a5c:	ea40 0001 	orr.w	r0, r0, r1
    ui32ConfigVal |= psConfig->bTwoStopBits ? AM_REG_UART_LCRH_STP2_M : 0;
    1a60:	bf14      	ite	ne
    1a62:	2108      	movne	r1, #8
    1a64:	2100      	moveq	r1, #0
    AM_REGn(UART, ui32Module, LCRH) |= ui32ConfigVal;
    1a66:	4308      	orrs	r0, r1
    1a68:	62f8      	str	r0, [r7, #44]	; 0x2c

    //
    // Write the flow control settings to the control register.
    //
    AM_REGn(UART, ui32Module, CR) |= psConfig->ui32FlowCtrl;
    1a6a:	6b3e      	ldr	r6, [r7, #48]	; 0x30
    1a6c:	692d      	ldr	r5, [r5, #16]
    1a6e:	432e      	orrs	r6, r5
    1a70:	633e      	str	r6, [r7, #48]	; 0x30

    //
    // Set the clock select field for 24MHz from the HFRC
    //
    AM_REGn(UART, ui32Module, CR) |= AM_REG_UART_CR_CLKSEL_24MHZ;
    1a72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    1a74:	f042 0310 	orr.w	r3, r2, #16
    1a78:	633b      	str	r3, [r7, #48]	; 0x30
    1a7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1a7c:	00001d8c 	.word	0x00001d8c
    1a80:	00001dc0 	.word	0x00001dc0

00001a84 <am_hal_uart_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_uart_enable(uint32_t ui32Module)
{
    1a84:	b510      	push	{r4, lr}
    1a86:	4604      	mov	r4, r0
    1a88:	b082      	sub	sp, #8
    //
    // Enable the UART, RX, and TX.
    //
    AM_REGan_SET(UART, ui32Module, CR, (AM_REG_UART_CR_UARTEN_M   |
    1a8a:	f7ff fcfd 	bl	1488 <am_hal_interrupt_master_disable>
    1a8e:	f504 2380 	add.w	r3, r4, #262144	; 0x40000
    1a92:	331c      	adds	r3, #28
    1a94:	0319      	lsls	r1, r3, #12
    1a96:	9001      	str	r0, [sp, #4]
    1a98:	6b0a      	ldr	r2, [r1, #48]	; 0x30
    1a9a:	f442 7040 	orr.w	r0, r2, #768	; 0x300
    1a9e:	f040 0401 	orr.w	r4, r0, #1
    1aa2:	630c      	str	r4, [r1, #48]	; 0x30
    1aa4:	9801      	ldr	r0, [sp, #4]
    1aa6:	f7ff fcf3 	bl	1490 <am_hal_interrupt_master_set>
                                        AM_REG_UART_CR_RXE_M      |
                                        AM_REG_UART_CR_TXE_M) );
}
    1aaa:	b002      	add	sp, #8
    1aac:	bd10      	pop	{r4, pc}
    1aae:	bf00      	nop

00001ab0 <am_hal_uart_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_uart_disable(uint32_t ui32Module)
{
    1ab0:	b510      	push	{r4, lr}
    1ab2:	4604      	mov	r4, r0
    1ab4:	b082      	sub	sp, #8
    //
    // Disable the UART.
    //
    AM_REGan_CLR(UART, ui32Module, CR, (AM_REG_UART_CR_UARTEN_M   |
    1ab6:	f7ff fce7 	bl	1488 <am_hal_interrupt_master_disable>
    1aba:	f504 2380 	add.w	r3, r4, #262144	; 0x40000
    1abe:	331c      	adds	r3, #28
    1ac0:	0319      	lsls	r1, r3, #12
    1ac2:	9001      	str	r0, [sp, #4]
    1ac4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
    1ac6:	f422 7040 	bic.w	r0, r2, #768	; 0x300
    1aca:	f020 0401 	bic.w	r4, r0, #1
    1ace:	630c      	str	r4, [r1, #48]	; 0x30
    1ad0:	9801      	ldr	r0, [sp, #4]
    1ad2:	f7ff fcdd 	bl	1490 <am_hal_interrupt_master_set>
                                        AM_REG_UART_CR_RXE_M      |
                                        AM_REG_UART_CR_TXE_M) );
}
    1ad6:	b002      	add	sp, #8
    1ad8:	bd10      	pop	{r4, pc}
    1ada:	bf00      	nop

00001adc <am_hal_uart_pwrctrl_enable>:
am_hal_uart_pwrctrl_enable(uint32_t ui32Module)
{
    //
    // Check to make sure we're acting on a real UART module.
    //
    am_hal_debug_assert_msg(ui32Module < AM_REG_UART_NUM_MODULES,
    1adc:	2801      	cmp	r0, #1
{
    1ade:	b510      	push	{r4, lr}
    1ae0:	4604      	mov	r4, r0
    am_hal_debug_assert_msg(ui32Module < AM_REG_UART_NUM_MODULES,
    1ae2:	d905      	bls.n	1af0 <am_hal_uart_pwrctrl_enable+0x14>
    1ae4:	4a05      	ldr	r2, [pc, #20]	; (1afc <am_hal_uart_pwrctrl_enable+0x20>)
    1ae6:	4806      	ldr	r0, [pc, #24]	; (1b00 <am_hal_uart_pwrctrl_enable+0x24>)
    1ae8:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    1aec:	f7ff fcc6 	bl	147c <am_hal_debug_error>
                            "Trying to disable a UART module that doesn't exist");

    am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_UART0 << ui32Module);
    1af0:	2080      	movs	r0, #128	; 0x80
    1af2:	40a0      	lsls	r0, r4
}
    1af4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    am_hal_pwrctrl_periph_enable(AM_HAL_PWRCTRL_UART0 << ui32Module);
    1af8:	f7ff bcf2 	b.w	14e0 <am_hal_pwrctrl_periph_enable>
    1afc:	00001dd4 	.word	0x00001dd4
    1b00:	00001dc0 	.word	0x00001dc0

00001b04 <am_hal_uart_pwrctrl_disable>:
am_hal_uart_pwrctrl_disable(uint32_t ui32Module)
{
    //
    // Check to make sure we're acting on a real UART module.
    //
    am_hal_debug_assert_msg(ui32Module < AM_REG_UART_NUM_MODULES,
    1b04:	2801      	cmp	r0, #1
{
    1b06:	b510      	push	{r4, lr}
    1b08:	4604      	mov	r4, r0
    am_hal_debug_assert_msg(ui32Module < AM_REG_UART_NUM_MODULES,
    1b0a:	d905      	bls.n	1b18 <am_hal_uart_pwrctrl_disable+0x14>
    1b0c:	4a05      	ldr	r2, [pc, #20]	; (1b24 <am_hal_uart_pwrctrl_disable+0x20>)
    1b0e:	4806      	ldr	r0, [pc, #24]	; (1b28 <am_hal_uart_pwrctrl_disable+0x24>)
    1b10:	f240 11bd 	movw	r1, #445	; 0x1bd
    1b14:	f7ff fcb2 	bl	147c <am_hal_debug_error>
                            "Trying to disable a UART module that doesn't exist");

    am_hal_pwrctrl_periph_disable(AM_HAL_PWRCTRL_UART0 << ui32Module);
    1b18:	2080      	movs	r0, #128	; 0x80
    1b1a:	40a0      	lsls	r0, r4
}
    1b1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    am_hal_pwrctrl_periph_disable(AM_HAL_PWRCTRL_UART0 << ui32Module);
    1b20:	f7ff bd20 	b.w	1564 <am_hal_pwrctrl_periph_disable>
    1b24:	00001dd4 	.word	0x00001dd4
    1b28:	00001dc0 	.word	0x00001dc0

00001b2c <am_hal_uart_clock_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_uart_clock_enable(uint32_t ui32Module)
{
    1b2c:	b510      	push	{r4, lr}
    //
    // Set CLKGEN.UARTEN, clear the field then write the desired enable value
    // Valid enable values are DIS, EN, REDUCE_FREQ, EN_POWER_SAV.
    //
    am_hal_clkgen_uarten_set(ui32Module, AM_HAL_CLKGEN_UARTEN_EN);
    1b2e:	2101      	movs	r1, #1
{
    1b30:	4604      	mov	r4, r0
    am_hal_clkgen_uarten_set(ui32Module, AM_HAL_CLKGEN_UARTEN_EN);
    1b32:	f7ff fc7f 	bl	1434 <am_hal_clkgen_uarten_set>

    //
    // Enable the UART clock.
    //
    AM_REGn(UART, ui32Module, CR) |= AM_REG_UART_CR_CLKEN_M;
    1b36:	f504 2080 	add.w	r0, r4, #262144	; 0x40000
    1b3a:	301c      	adds	r0, #28
    1b3c:	0301      	lsls	r1, r0, #12
    1b3e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    1b40:	f043 0208 	orr.w	r2, r3, #8
    1b44:	630a      	str	r2, [r1, #48]	; 0x30

    //
    // Select default UART clock source
    //
    AM_REGn(UART, ui32Module, CR) |= AM_REG_UART_CR_CLKSEL_24MHZ;
    1b46:	6b0c      	ldr	r4, [r1, #48]	; 0x30
    1b48:	f044 0010 	orr.w	r0, r4, #16
    1b4c:	6308      	str	r0, [r1, #48]	; 0x30
    1b4e:	bd10      	pop	{r4, pc}

00001b50 <am_hal_uart_clock_disable>:
am_hal_uart_clock_disable(uint32_t ui32Module)
{
    //
    // Disable the UART clock.
    //
    AM_REGn(UART, ui32Module, CR) &= ~AM_REG_UART_CR_CLKEN_M;
    1b50:	f500 2380 	add.w	r3, r0, #262144	; 0x40000
    1b54:	331c      	adds	r3, #28
    1b56:	031b      	lsls	r3, r3, #12

    //
    // Disable the UART clock in the CLKGEN module.
    //
    am_hal_clkgen_uarten_set(ui32Module, AM_HAL_CLKGEN_UARTEN_DIS);
    1b58:	2100      	movs	r1, #0
    AM_REGn(UART, ui32Module, CR) &= ~AM_REG_UART_CR_CLKEN_M;
    1b5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1b5c:	f022 0208 	bic.w	r2, r2, #8
    1b60:	631a      	str	r2, [r3, #48]	; 0x30
    am_hal_clkgen_uarten_set(ui32Module, AM_HAL_CLKGEN_UARTEN_DIS);
    1b62:	f7ff bc67 	b.w	1434 <am_hal_clkgen_uarten_set>
    1b66:	bf00      	nop

00001b68 <am_hal_uart_fifo_config>:
am_hal_uart_fifo_config(uint32_t ui32Module, uint32_t ui32LvlCfg)
{
    //
    // Enable the use of FIFOs.
    //
    AM_REGn(UART, ui32Module, LCRH) |= AM_REG_UART_LCRH_FEN_M;
    1b68:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
    1b6c:	301c      	adds	r0, #28
    1b6e:	0302      	lsls	r2, r0, #12
    1b70:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    1b72:	f043 0010 	orr.w	r0, r3, #16
    1b76:	62d0      	str	r0, [r2, #44]	; 0x2c

    //
    // Write the FIFO level register.
    //
    AM_REGn(UART, ui32Module, IFLS) = ui32LvlCfg;
    1b78:	6351      	str	r1, [r2, #52]	; 0x34
    1b7a:	4770      	bx	lr

00001b7c <am_hal_uart_string_transmit_polled>:
//! @return None.
//
//*****************************************************************************
void
am_hal_uart_string_transmit_polled(uint32_t ui32Module, char *pcString)
{
    1b7c:	b410      	push	{r4}
    while (*pcString)
    1b7e:	780c      	ldrb	r4, [r1, #0]
    1b80:	b16c      	cbz	r4, 1b9e <am_hal_uart_string_transmit_polled+0x22>
    1b82:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
    1b86:	301c      	adds	r0, #28
    1b88:	0300      	lsls	r0, r0, #12
    1b8a:	f100 0218 	add.w	r2, r0, #24
    {
        //
        // Wait for space, i.e.  TX FIFO EMPTY.
        //
        while (AM_BFRn(UART, ui32Module, FR, TXFF));
    1b8e:	6813      	ldr	r3, [r2, #0]
    1b90:	069b      	lsls	r3, r3, #26
    1b92:	d4fc      	bmi.n	1b8e <am_hal_uart_string_transmit_polled+0x12>

        //
        // Write the char.
        //
        AM_REGn(UART, ui32Module, DR) = *pcString++;
    1b94:	6004      	str	r4, [r0, #0]
    while (*pcString)
    1b96:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    1b9a:	2c00      	cmp	r4, #0
    1b9c:	d1f7      	bne.n	1b8e <am_hal_uart_string_transmit_polled+0x12>
    }
}
    1b9e:	f85d 4b04 	ldr.w	r4, [sp], #4
    1ba2:	4770      	bx	lr

00001ba4 <am_hal_vcomp_disable>:
//
//*****************************************************************************
void
am_hal_vcomp_disable(void)
{
    AM_REG(VCOMP, PWDKEY) = AM_REG_VCOMP_PWDKEY_KEYVAL;
    1ba4:	4b01      	ldr	r3, [pc, #4]	; (1bac <am_hal_vcomp_disable+0x8>)
    1ba6:	2237      	movs	r2, #55	; 0x37
    1ba8:	601a      	str	r2, [r3, #0]
    1baa:	4770      	bx	lr
    1bac:	4000c008 	.word	0x4000c008

00001bb0 <am_hal_ctimer_start>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    1bb0:	b570      	push	{r4, r5, r6, lr}
    1bb2:	b082      	sub	sp, #8
    1bb4:	460c      	mov	r4, r1

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
                                  (ui32TimerNumber * TIMER_OFFSET));
    1bb6:	0106      	lsls	r6, r0, #4

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN_ASM
    1bb8:	f7ff fc66 	bl	1488 <am_hal_interrupt_master_disable>
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    1bbc:	4d07      	ldr	r5, [pc, #28]	; (1bdc <am_hal_ctimer_start+0x2c>)
    AM_CRITICAL_BEGIN_ASM
    1bbe:	9001      	str	r0, [sp, #4]

    //
    // Read the current value.
    //
    ui32ConfigVal = *pui32ConfigReg;
    1bc0:	5971      	ldr	r1, [r6, r5]

    //
    // Clear out the "clear" bit.
    //
    ui32ConfigVal &= ~(ui32TimerSegment & (AM_REG_CTIMER_CTRL0_TMRA0CLR_M |
    1bc2:	f004 2308 	and.w	r3, r4, #134219776	; 0x8000800
    1bc6:	ea21 0003 	bic.w	r0, r1, r3
                                           AM_REG_CTIMER_CTRL0_TMRB0CLR_M));

    //
    // Set the "enable bit"
    //
    ui32ConfigVal |= (ui32TimerSegment & (AM_REG_CTIMER_CTRL0_TMRA0EN_M |
    1bca:	f004 1201 	and.w	r2, r4, #65537	; 0x10001
    1bce:	4302      	orrs	r2, r0
                                          AM_REG_CTIMER_CTRL0_TMRB0EN_M));

    //
    // Write the value back to the register.
    //
    AM_REGVAL(pui32ConfigReg) = ui32ConfigVal;
    1bd0:	5172      	str	r2, [r6, r5]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1bd2:	9801      	ldr	r0, [sp, #4]
    1bd4:	f7ff fc5c 	bl	1490 <am_hal_interrupt_master_set>
} // am_hal_ctimer_start()
    1bd8:	b002      	add	sp, #8
    1bda:	bd70      	pop	{r4, r5, r6, pc}
    1bdc:	4000800c 	.word	0x4000800c

00001be0 <am_hal_ctimer_clear>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_clear(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    1be0:	b570      	push	{r4, r5, r6, lr}
    1be2:	b082      	sub	sp, #8
    1be4:	460c      	mov	r4, r1

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
                                  (ui32TimerNumber * TIMER_OFFSET));
    1be6:	0106      	lsls	r6, r0, #4

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1be8:	f7ff fc4e 	bl	1488 <am_hal_interrupt_master_disable>
    pui32ConfigReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    1bec:	4d05      	ldr	r5, [pc, #20]	; (1c04 <am_hal_ctimer_clear+0x24>)
    AM_CRITICAL_BEGIN_ASM
    1bee:	9001      	str	r0, [sp, #4]

    //
    // Set the "clear" bit
    //
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
    1bf0:	5971      	ldr	r1, [r6, r5]
    1bf2:	f004 2008 	and.w	r0, r4, #134219776	; 0x8000800
    1bf6:	4308      	orrs	r0, r1
    1bf8:	5170      	str	r0, [r6, r5]
                                   AM_REG_CTIMER_CTRL0_TMRB0CLR_M));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1bfa:	9801      	ldr	r0, [sp, #4]
    1bfc:	f7ff fc48 	bl	1490 <am_hal_interrupt_master_set>
} // am_hal_ctimer_clear()
    1c00:	b002      	add	sp, #8
    1c02:	bd70      	pop	{r4, r5, r6, pc}
    1c04:	4000800c 	.word	0x4000800c

00001c08 <am_hal_ctimer_period_set>:
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
    1c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1c0c:	b082      	sub	sp, #8
    1c0e:	4688      	mov	r8, r1
    1c10:	461f      	mov	r7, r3
    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
                                   (ui32TimerNumber * TIMER_OFFSET));
    1c12:	ea4f 1900 	mov.w	r9, r0, lsl #4
{
    1c16:	4614      	mov	r4, r2
                                    (ui32TimerNumber * TIMER_OFFSET));

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN_ASM
    1c18:	f7ff fc36 	bl	1488 <am_hal_interrupt_master_disable>
    pui32ControlReg = (uint32_t *)(AM_REG_CTIMERn(0) + AM_REG_CTIMER_CTRL0_O +
    1c1c:	f8df a098 	ldr.w	sl, [pc, #152]	; 1cb8 <am_hal_ctimer_period_set+0xb0>
    AM_CRITICAL_BEGIN_ASM
    1c20:	9001      	str	r0, [sp, #4]
    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    1c22:	f518 3f80 	cmn.w	r8, #65536	; 0x10000
                                    AM_REG_CTIMER_CMPRA0_O +
    1c26:	4d21      	ldr	r5, [pc, #132]	; (1cac <am_hal_ctimer_period_set+0xa4>)
                                    AM_REG_CTIMER_CMPRB0_O +
    1c28:	4e21      	ldr	r6, [pc, #132]	; (1cb0 <am_hal_ctimer_period_set+0xa8>)
    ui32Mode = *pui32ControlReg;
    1c2a:	f859 300a 	ldr.w	r3, [r9, sl]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    1c2e:	d01b      	beq.n	1c68 <am_hal_ctimer_period_set+0x60>

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    1c30:	f403 70c0 	and.w	r0, r3, #384	; 0x180
    1c34:	2880      	cmp	r0, #128	; 0x80
    1c36:	d01c      	beq.n	1c72 <am_hal_ctimer_period_set+0x6a>

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    1c38:	f64f 77ff 	movw	r7, #65535	; 0xffff
    1c3c:	2300      	movs	r3, #0
    1c3e:	45b8      	cmp	r8, r7
        ui32Comp1 = 0;
    1c40:	461a      	mov	r2, r3
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    1c42:	d01d      	beq.n	1c80 <am_hal_ctimer_period_set+0x78>
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1));
    }
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    1c44:	491b      	ldr	r1, [pc, #108]	; (1cb4 <am_hal_ctimer_period_set+0xac>)
    1c46:	4588      	cmp	r8, r1
    1c48:	d025      	beq.n	1c96 <am_hal_ctimer_period_set+0x8e>
        //
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1));

        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0 >> 16) |
                             AM_REG_CTIMER_CMPRA0_CMPR1A0(ui32Comp1 >> 16));
    1c4a:	400a      	ands	r2, r1
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    1c4c:	b2a0      	uxth	r0, r4
    1c4e:	4303      	orrs	r3, r0
        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0 >> 16) |
    1c50:	ea42 4414 	orr.w	r4, r2, r4, lsr #16
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    1c54:	f849 3005 	str.w	r3, [r9, r5]
        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0 >> 16) |
    1c58:	f849 4006 	str.w	r4, [r9, r6]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END_ASM
    1c5c:	9801      	ldr	r0, [sp, #4]
    1c5e:	f7ff fc17 	bl	1490 <am_hal_interrupt_master_set>
} // am_hal_ctimer_period_set()
    1c62:	b002      	add	sp, #8
    1c64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        ui32Mode = ui32Mode >> 16;
    1c68:	0c19      	lsrs	r1, r3, #16
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    1c6a:	f401 70c0 	and.w	r0, r1, #384	; 0x180
    1c6e:	2880      	cmp	r0, #128	; 0x80
    1c70:	d110      	bne.n	1c94 <am_hal_ctimer_period_set+0x8c>
    1c72:	0423      	lsls	r3, r4, #16
        ui32Comp1 = ui32Period;
    1c74:	4622      	mov	r2, r4
        ui32Comp0 = ui32Period - ui32OnTime;
    1c76:	1be4      	subs	r4, r4, r7
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    1c78:	f64f 77ff 	movw	r7, #65535	; 0xffff
    1c7c:	45b8      	cmp	r8, r7
    1c7e:	d1e1      	bne.n	1c44 <am_hal_ctimer_period_set+0x3c>
        *pui32CompareRegA = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    1c80:	b2a6      	uxth	r6, r4
    1c82:	4333      	orrs	r3, r6
    1c84:	f849 3005 	str.w	r3, [r9, r5]
    AM_CRITICAL_END_ASM
    1c88:	9801      	ldr	r0, [sp, #4]
    1c8a:	f7ff fc01 	bl	1490 <am_hal_interrupt_master_set>
} // am_hal_ctimer_period_set()
    1c8e:	b002      	add	sp, #8
    1c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    1c94:	2300      	movs	r3, #0
        *pui32CompareRegB = (AM_REG_CTIMER_CMPRA0_CMPR0A0(ui32Comp0) |
    1c96:	b2a5      	uxth	r5, r4
    1c98:	432b      	orrs	r3, r5
    1c9a:	f849 3006 	str.w	r3, [r9, r6]
    AM_CRITICAL_END_ASM
    1c9e:	9801      	ldr	r0, [sp, #4]
    1ca0:	f7ff fbf6 	bl	1490 <am_hal_interrupt_master_set>
} // am_hal_ctimer_period_set()
    1ca4:	b002      	add	sp, #8
    1ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1caa:	bf00      	nop
    1cac:	40008004 	.word	0x40008004
    1cb0:	40008008 	.word	0x40008008
    1cb4:	ffff0000 	.word	0xffff0000
    1cb8:	4000800c 	.word	0x4000800c
    1cbc:	70656544 	.word	0x70656544
    1cc0:	65656c73 	.word	0x65656c73
    1cc4:	78452070 	.word	0x78452070
    1cc8:	6c706d61 	.word	0x6c706d61
    1ccc:	00000a65 	.word	0x00000a65
    1cd0:	0a0a0a0a 	.word	0x0a0a0a0a
    1cd4:	0a0a0a0a 	.word	0x0a0a0a0a
    1cd8:	0a0a0a0a 	.word	0x0a0a0a0a
    1cdc:	0a0a0a0a 	.word	0x0a0a0a0a
    1ce0:	00000a0a 	.word	0x00000a0a

00001ce4 <am_hal_cachectrl_defaults>:
    1ce4:	50000001 00010300 00010101 685f6d61     ...P........am_h
    1cf4:	635f6c61 65676b6c 79735f6e 6b6c6373     al_clkgen_sysclk
    1d04:	6c65735f 28746365 69203a29 6c61766e     _select(): inval
    1d14:	63206469 6b636f6c 74657320 676e6974     id clock setting
    1d24:	0000002e 2e5c2e2e 6d615c2e 6c61685f     ......\..\am_hal
    1d34:	6b6c635f 2e6e6567 00000063 6e6e6143     _clkgen.c...Cann
    1d44:	6520746f 6c62616e 6f6d2065 74206572     ot enable more t
    1d54:	206e6168 20656e6f 69726570 72656870     han one peripher
    1d64:	61206c61 20612074 656d6974 0000002e     al at a time....
    1d74:	2e5c2e2e 6d615c2e 6c61685f 7277705f     ..\..\am_hal_pwr
    1d84:	6c727463 0000632e 65746e49 20726567     ctrl.c..Integer 
    1d94:	69766964 20726f73 5453554d 20656220     divisor MUST be 
    1da4:	61657267 20726574 6e616874 20726f20     greater than or 
    1db4:	61757165 6f74206c 002e3120 2e5c2e2e     equal to 1....\.
    1dc4:	6d615c2e 6c61685f 7261755f 00632e74     .\am_hal_uart.c.
    1dd4:	69797254 7420676e 6964206f 6c626173     Trying to disabl
    1de4:	20612065 54524155 646f6d20 20656c75     e a UART module 
    1df4:	74616874 656f6420 74276e73 69786520     that doesn't exi
    1e04:	00007473                                st..
