// Seed: 213882397
module module_0;
endmodule
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input wor id_2
    , id_26,
    output supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wand id_6,
    input wire id_7,
    output wand id_8,
    input tri id_9,
    input uwire id_10,
    output uwire id_11,
    input wor id_12,
    output wor id_13,
    input uwire id_14,
    input uwire id_15,
    input uwire id_16,
    output tri id_17,
    input wor module_1,
    output tri1 id_19,
    input tri id_20,
    output wand id_21,
    input supply1 id_22,
    output wand id_23,
    input wire id_24
);
  assign id_26 = (id_7) ? 1 : 1;
  xor (id_0, id_10, id_12, id_14, id_15, id_16, id_2, id_20, id_22, id_24, id_26, id_6, id_7, id_9);
  module_0();
endmodule
