INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_pynqrypt_encrypt.cpp
   Compiling pynqrypt.cpp_pre.cpp.tb.cpp
   Compiling pynqrypt_hls.cpp_pre.cpp.tb.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Compiling apatb_pynqrypt_encrypt_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_pynqrypt_encrypt_top glbl -Oenable_linking_all_libraries -prj pynqrypt_encrypt.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s pynqrypt_encrypt 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_pynqrypt_encrypt_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_pynqrypt_encrypt_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_generate_round_keys_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_generate_round_keys.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_generate_round_keys
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_21
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_22.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_22
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_24
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_25.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_25
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_26
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_28
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_29.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_29
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_30
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_33
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_34.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_34
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_36.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_36
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_37.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_37
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_38.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_38
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_40.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_40
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_41
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_42.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_42
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_44.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_44
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_45.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_45
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_46.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_46
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_48
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_49.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_49
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_50.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_50
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_52.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_52
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_53.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_53
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_54
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_56
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_57
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_58.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_58
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_60.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_60
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_61.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_61
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_62.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_62
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_loop_ctr_xor_block15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_Pipeline_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_Pipeline_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_sbox_ROMbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_sbox_ROMbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_rcon_ROMcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_generate_round_keys_crypto_aes_rcon_ROMcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_aes_encrypt_block_temp_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_ctr_encrypt_block_nonce_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_ctr_encrypt_block_nonce_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_pynqrypt_round_keys_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_pynqrypt_round_keys_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_pynqrypt_key_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_pynqrypt_key_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_pynqrypt_nonce_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_pynqrypt_nonce_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_control_s_axi
INFO: [VRFC 10-311] analyzing module pynqrypt_encrypt_control_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'd0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_control_s_axi.v:192]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'd0' [/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt_control_s_axi.v:212]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.pynqrypt_encrypt_pynqrypt_round_...
Compiling module xil_defaultlib.pynqrypt_encrypt_pynqrypt_key_RA...
Compiling module xil_defaultlib.pynqrypt_encrypt_pynqrypt_nonce_...
Compiling module xil_defaultlib.pynqrypt_encrypt_flow_control_lo...
Compiling module xil_defaultlib.pynqrypt_encrypt_pynqrypt_encryp...
Compiling module xil_defaultlib.pynqrypt_encrypt_pynqrypt_encryp...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_generate_ro...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_generate_ro...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_generate_ro...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_generate_ro...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_generate_ro...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_aes_encrypt_blo...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt_Pip...
Compiling module xil_defaultlib.pynqrypt_encrypt_ctr_encrypt
Compiling module xil_defaultlib.pynqrypt_encrypt_control_s_axi_r...
Compiling module xil_defaultlib.pynqrypt_encrypt_control_s_axi_r...
Compiling module xil_defaultlib.pynqrypt_encrypt_control_s_axi
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_mem(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_stor...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_mem(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_load...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_srl(...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_fifo...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_thro...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_writ...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_reg_...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi_read...
Compiling module xil_defaultlib.pynqrypt_encrypt_gmem_m_axi(CONS...
Compiling module xil_defaultlib.pynqrypt_encrypt
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
WARNING: [XSIM 43-3373] "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v" Line 843. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v" Line 852. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v" Line 893. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v" Line 960. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v" Line 969. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/AESL_axi_slave_control.v" Line 1010. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=401)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_pynqrypt_encrypt_top
Compiling module work.glbl
Built simulation snapshot pynqrypt_encrypt

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/pynqrypt_encrypt/xsim_script.tcl
# xsim {pynqrypt_encrypt} -autoloadwcfg -tclbatch {pynqrypt_encrypt.tcl}
Time resolution is 1 ps
source pynqrypt_encrypt.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "2693225000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2693285 ns : File "/home/mrindeciso/Documents/pynqrypt/pynqrypt-vitis-hls/pynqrypt/sim/verilog/pynqrypt_encrypt.autotb.v" Line 443
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:46 . Memory (MB): peak = 1255.273 ; gain = 0.000 ; free physical = 1391 ; free virtual = 24406
## quit
INFO: xsimkernel Simulation Memory Usage: 117076 KB (Peak: 169676 KB), Simulation CPU Usage: 45640 ms
INFO: [Common 17-206] Exiting xsim at Fri Dec  9 00:47:11 2022...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
