#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Dec  3 16:12:20 2018
# Process ID: 39004
# Current directory: C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38128 C:\latest_orion-anchor\orion-anchor\projects\fpga_tag_fir_corr\anchor_fpga.xpr
# Log file: C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr/vivado.log
# Journal file: C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr/anchor_fpga.xpr
INFO: [Project 1-313] Project file moved from '/home/fzliu/orion/code/orion-anchor/projects/fpga_tag_fir_corr' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 735.090 ; gain = 53.191
update_compile_order -fileset sources_1
file mkdir C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr/anchor_fpga.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr/anchor_fpga.srcs/sim_1/new/anchor_top_tb.v w ]
add_files -fileset sim_1 C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr/anchor_fpga.srcs/sim_1/new/anchor_top_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'math_mult_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_xcorr_tag_0'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr/anchor_fpga.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
CRITICAL WARNING: [USF-modelsim-8] Failed to find the pre-compiled simulation library!
INFO: [USF-modelsim-9]  Recommendation:- Please follow these instructions to resolve this issue:-
 - set the 'COMPXLIB.MODELSIM_COMPILED_LIBRARY_DIR' project property to the directory where Xilinx simulation libraries are compiled for ModelSim/QuestaSim, or
 - set the 'MODELSIM' environment variable to point to the modelsim.ini file, or
 - set the 'WD_MGC' environment variable to point to the directory containing the modelsim.ini file
INFO: [SIM-utils-54] Inspecting design source files for 'mcu_to_fpga_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr/anchor_fpga.sim/sim_1/behav/modelsim/axis_xcorr_tag_0.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr/anchor_fpga.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {mcu_to_fpga_tb_compile.do}
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Copying C:/modeltech64_10.5/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xpm modelsim_lib/msim/xpm 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:44:23 on Dec 03,2018
# vlog -64 -incr -sv -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv 
# -- Compiling module xpm_cdc_single
# -- Compiling module xpm_cdc_gray
# -- Compiling module xpm_cdc_handshake
# -- Compiling module xpm_cdc_pulse
# -- Compiling module xpm_cdc_array_single
# -- Compiling module xpm_cdc_sync_rst
# -- Compiling module xpm_cdc_async_rst
# -- Compiling module xpm_fifo_base
# -- Compiling module xpm_fifo_rst
# -- Compiling module xpm_counter_updn
# -- Compiling module xpm_fifo_reg_vec
# -- Compiling module xpm_fifo_reg_bit
# -- Compiling module xpm_reg_pipe_bit
# -- Compiling module xpm_fifo_sync
# -- Compiling module xpm_fifo_async
# -- Compiling module xpm_fifo_axis
# -- Compiling module xpm_memory_base
# -- Compiling module asym_bwe_bb
# -- Compiling module xpm_memory_dpdistram
# -- Compiling module xpm_memory_dprom
# -- Compiling module xpm_memory_sdpram
# -- Compiling module xpm_memory_spram
# -- Compiling module xpm_memory_sprom
# -- Compiling module xpm_memory_tdpram
# 
# Top level modules:
# 	xpm_cdc_handshake
# 	xpm_cdc_pulse
# 	xpm_cdc_array_single
# 	xpm_cdc_async_rst
# 	xpm_fifo_sync
# 	xpm_fifo_async
# 	xpm_fifo_axis
# 	xpm_memory_dpdistram
# 	xpm_memory_dprom
# 	xpm_memory_sdpram
# 	xpm_memory_spram
# 	xpm_memory_sprom
# 	xpm_memory_tdpram
# End time: 16:44:23 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vcom 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:44:23 on Dec 03,2018
# vcom -64 -2002 -work xpm C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package VCOMPONENTS
# End time: 16:44:24 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:44:24 on Dec 03,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/util/math/xilinx/math_mult_32/math_mult_32_sim_netlist.v ../../../../../../firmware/fpga/xcorr/xilinx/axis_xcorr_tag_0/axis_xcorr_tag_0_sim_netlist.v ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/peak/axis_cabs_all.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_bus.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/util/axis/axis_fan_out.v ../../../../../../firmware/fpga/peak/axis_peak_all.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/mpu_if/axis_tag_data.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/xcorr/axis_xcorr_all.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs.v ../../../../../../firmware/fpga/util/math/math_log2.v ../../../../../../firmware/fpga/util/math/math_pow2.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
# -- Compiling module math_mult_32
# -- Compiling module math_mult_32_mult_gen_v12_0_13
# -- Compiling module glbl
# -- Compiling module axis_xcorr_tag_0
# -- Compiling module axis_xcorr_tag_0_fir_compiler_v7_2_10
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
# -- Compiling module ad9361_cmos_if
# -- Compiling module ad9361_dual
# -- Compiling module ad9361_dual_axis
# -- Compiling module ad9361_dual_spi
# ** Error: ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v(20): (vlog-2730) Undefined variable: 'NUM_REGS'.
# -- Compiling module anchor_clk_gen
# -- Compiling module anchor_top
# -- Compiling module axis_cabs_all
# -- Compiling module axis_clk_conv_bus
# -- Compiling module axis_fan_in
# -- Compiling module axis_fan_out
# -- Compiling module axis_peak_all
# -- Compiling module axis_peak_detn
# -- Compiling module axis_tag_data
# -- Compiling module axis_to_mem
# -- Compiling module axis_xcorr_all
# -- Compiling module counter
# -- Compiling module filt_boxcar
# -- Compiling module math_add_96
# -- Compiling module math_cabs
# -- Compiling module math_log2
# -- Compiling module math_pow2
# -- Compiling module oh_to_bin
# -- Compiling module shift_reg
# -- Compiling module mcu_to_fpga_tb
# End time: 16:44:24 on Dec 03,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: C:/modeltech64_10.5/win64/vlog failed.
# Error in macro ./mcu_to_fpga_tb_compile.do line 54
# C:/modeltech64_10.5/win64/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  "+incdir+../../../../../../firmware/fpga/include" \
# "../../../../../../firmware/fpga/util/math/xilinx/math_mult_3..."
ModelSim> run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 777.695 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 777.695 ; gain = 9.953
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property compxlib.modelsim_compiled_library_dir C:/modeltech64_10.5/vivado2017_lib [current_project]
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'ModelSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr/anchor_fpga.sim/sim_1/behav/modelsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-49] Using simulator executables from 'C:\modeltech64_10.5\win64'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'C:/modeltech64_10.5/vivado2017_lib/modelsim.ini' copied to run dir:'C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr/anchor_fpga.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mcu_to_fpga_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr/anchor_fpga.sim/sim_1/behav/modelsim/axis_xcorr_tag_0.mif'
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'C:/latest_orion-anchor/orion-anchor/projects/fpga_tag_fir_corr/anchor_fpga.sim/sim_1/behav/modelsim'
Reading C:/modeltech64_10.5/tcl/vsim/pref.tcl

# 10.5

# do {mcu_to_fpga_tb_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 16:45:04 on Dec 03,2018
# vlog -64 -incr -work xil_defaultlib "+incdir+../../../../../../firmware/fpga/include" ../../../../../../firmware/fpga/util/math/xilinx/math_mult_32/math_mult_32_sim_netlist.v ../../../../../../firmware/fpga/xcorr/xilinx/axis_xcorr_tag_0/axis_xcorr_tag_0_sim_netlist.v ../../../../../../firmware/fpga/ad9361/ad9361_cmos_if.v ../../../../../../firmware/fpga/ad9361/ad9361_dual.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_axis.v ../../../../../../firmware/fpga/ad9361/ad9361_dual_spi.v ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_clk_gen.v ../../../../anchor_fpga.srcs/sources_1/new/anchor_top.v ../../../../../../firmware/fpga/peak/axis_cabs_all.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_clk_conv_bus.v ../../../../../../firmware/fpga/util/axis/axis_fan_in.v ../../../../../../firmware/fpga/util/axis/axis_fan_out.v ../../../../../../firmware/fpga/peak/axis_peak_all.v ../../../../../../firmware/fpga/peak/axis_peak_detn.v ../../../../../../firmware/fpga/mpu_if/axis_tag_data.v ../../../../../../firmware/fpga/util/axis/xilinx/axis_to_mem.v ../../../../../../firmware/fpga/xcorr/axis_xcorr_all.v ../../../../../../firmware/fpga/util/math/counter.v ../../../../../../firmware/fpga/util/filt/filt_boxcar.v ../../../../../../firmware/fpga/util/math/xilinx/math_add_96.v ../../../../../../firmware/fpga/util/math/math_cabs.v ../../../../../../firmware/fpga/util/math/math_log2.v ../../../../../../firmware/fpga/util/math/math_pow2.v ../../../../../../firmware/fpga/util/misc/oh_to_bin.v ../../../../../../firmware/fpga/util/misc/xilinx/shift_reg.v ../../../../anchor_fpga.srcs/sim_1/new/anchor_top_tb.v 
# -- Skipping module math_mult_32
# -- Skipping module math_mult_32_mult_gen_v12_0_13
# -- Skipping module glbl
# -- Skipping module axis_xcorr_tag_0
# -- Skipping module axis_xcorr_tag_0_fir_compiler_v7_2_10
# -- Skipping module ad9361_cmos_if
# -- Skipping module ad9361_dual
# -- Skipping module ad9361_dual_axis
# -- Skipping module ad9361_dual_spi
# ** Error: ../../../../../../firmware/fpga/ad9361/ad9361_samp_filt.v(20): (vlog-2730) Undefined variable: 'NUM_REGS'.
# -- Skipping module anchor_clk_gen
# -- Skipping module anchor_top
# -- Skipping module axis_cabs_all
# -- Skipping module axis_clk_conv_bus
# -- Skipping module axis_fan_in
# -- Skipping module axis_fan_out
# -- Skipping module axis_peak_all
# -- Skipping module axis_peak_detn
# -- Skipping module axis_tag_data
# -- Skipping module axis_to_mem
# -- Skipping module axis_xcorr_all
# -- Skipping module counter
# -- Skipping module filt_boxcar
# -- Skipping module math_add_96
# -- Skipping module math_cabs
# -- Skipping module math_log2
# -- Skipping module math_pow2
# -- Skipping module oh_to_bin
# -- Skipping module shift_reg
# -- Skipping module mcu_to_fpga_tb
# End time: 16:45:05 on Dec 03,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# ** Error: C:/modeltech64_10.5/win64/vlog failed.
# Error in macro ./mcu_to_fpga_tb_compile.do line 44
# C:/modeltech64_10.5/win64/vlog failed.
#     while executing
# "vlog -64 -incr -work xil_defaultlib  "+incdir+../../../../../../firmware/fpga/include" \
# "../../../../../../firmware/fpga/util/math/xilinx/math_mult_3..."
ModelSim> INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:58 ; elapsed = 00:32:46 . Memory (MB): peak = 790.945 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:58 ; elapsed = 00:32:46 . Memory (MB): peak = 790.945 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  3 17:21:41 2018...
