#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000204ddf8b2a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000204ddf8b430 .scope module, "testbench" "testbench" 3 3;
 .timescale 0 0;
v00000204ddffe930_0 .var "clk", 0 0;
v00000204ddfff1f0_0 .net "dataadr", 31 0, v00000204ddfe1f40_0;  1 drivers
v00000204ddffe4d0_0 .net "memwrite", 0 0, L_00000204de000050;  1 drivers
v00000204ddffe9d0_0 .var "reset", 0 0;
v00000204ddffddf0_0 .net "writedata", 31 0, v00000204ddfe24e0_0;  1 drivers
S_00000204dde8f110 .scope module, "dut" "top" 3 8, 4 5 0, S_00000204ddf8b430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "ALUOut";
    .port_info 4 /OUTPUT 1 "MemWrite";
v00000204de000eb0_0 .net "ALUOut", 31 0, v00000204ddfe1f40_0;  alias, 1 drivers
v00000204de000af0_0 .net "LoadW", 0 0, L_00000204ddffec50;  1 drivers
v00000204de000f50_0 .net "MemWrite", 0 0, L_00000204de000050;  alias, 1 drivers
v00000204de0018b0_0 .net "ReadData", 31 0, v00000204ddf858a0_0;  1 drivers
v00000204de001950_0 .net "WriteData", 31 0, v00000204ddfe24e0_0;  alias, 1 drivers
v00000204de0002d0_0 .net "clk", 0 0, v00000204ddffe930_0;  1 drivers
v00000204de000550_0 .net "dhit", 0 0, v00000204ddf85a80_0;  1 drivers
v00000204de0005f0_0 .net "ihit", 0 0, v00000204ddf86480_0;  1 drivers
v00000204de000690_0 .net "instr", 31 0, v00000204ddf868e0_0;  1 drivers
v00000204de0007d0_0 .net "pc", 31 0, v00000204ddff2ab0_0;  1 drivers
v00000204ddfffab0_0 .net "reset", 0 0, v00000204ddffe9d0_0;  1 drivers
S_00000204dde8f2a0 .scope module, "dcache" "dcache" 4 12, 5 9 0, S_00000204dde8f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 32 "a";
    .port_info 4 /INPUT 32 "wd";
    .port_info 5 /OUTPUT 1 "hit";
    .port_info 6 /OUTPUT 32 "rd";
v00000204ddf85800_0 .net "a", 31 0, v00000204ddfe1f40_0;  alias, 1 drivers
v00000204ddf867a0_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddf86c00_0 .net "data", 127 0, v00000204ddf856c0_0;  1 drivers
v00000204ddf86ac0_0 .var "data0", 127 0;
v00000204ddf85260_0 .var "data1", 127 0;
v00000204ddf85b20_0 .var "data2", 127 0;
v00000204ddf85e40_0 .var "data3", 127 0;
v00000204ddf86b60 .array "dcache", 0 3, 154 0;
v00000204ddf85a80_0 .var "hit", 0 0;
v00000204ddf85d00_0 .net "load", 0 0, L_00000204ddffec50;  alias, 1 drivers
v00000204ddf858a0_0 .var "rd", 31 0;
v00000204ddf86700_0 .var "set", 1 0;
v00000204ddf85f80_0 .var "tag0", 25 0;
v00000204ddf86200_0 .var "tag1", 25 0;
v00000204ddf86fc0_0 .var "tag2", 25 0;
v00000204ddf85620_0 .var "tag3", 25 0;
v00000204ddf862a0_0 .var "valid0", 0 0;
v00000204ddf86ca0_0 .var "valid1", 0 0;
v00000204ddf85da0_0 .var "valid2", 0 0;
v00000204ddf86d40_0 .var "valid3", 0 0;
v00000204ddf86de0_0 .net "wd", 31 0, v00000204ddfe24e0_0;  alias, 1 drivers
v00000204ddf85120_0 .net "we", 0 0, L_00000204de000050;  alias, 1 drivers
v00000204ddf86b60_0 .array/port v00000204ddf86b60, 0;
v00000204ddf86b60_1 .array/port v00000204ddf86b60, 1;
v00000204ddf86b60_2 .array/port v00000204ddf86b60, 2;
v00000204ddf86b60_3 .array/port v00000204ddf86b60, 3;
E_00000204ddf48640/0 .event anyedge, v00000204ddf86b60_0, v00000204ddf86b60_1, v00000204ddf86b60_2, v00000204ddf86b60_3;
E_00000204ddf48640/1 .event anyedge, v00000204ddf86520_0, v00000204ddf85940_0, v00000204ddf85d00_0, v00000204ddf856c0_0;
E_00000204ddf48640/2 .event anyedge, v00000204ddf853a0_0;
E_00000204ddf48640 .event/or E_00000204ddf48640/0, E_00000204ddf48640/1, E_00000204ddf48640/2;
S_00000204dde8f430 .scope module, "dmem" "dmem" 5 21, 6 1 0, S_00000204dde8f2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 128 "rd";
v00000204ddf86a20 .array "RAM", 0 63, 31 0;
v00000204ddf86520_0 .net "a", 31 0, v00000204ddfe1f40_0;  alias, 1 drivers
v00000204ddf86160_0 .var "add0", 31 0;
v00000204ddf86980_0 .var "add1", 31 0;
v00000204ddf86e80_0 .var "add2", 31 0;
v00000204ddf86f20_0 .var "add3", 31 0;
v00000204ddf85580_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddf856c0_0 .var "rd", 127 0;
v00000204ddf853a0_0 .net "wd", 31 0, v00000204ddfe24e0_0;  alias, 1 drivers
v00000204ddf85940_0 .net "we", 0 0, L_00000204de000050;  alias, 1 drivers
E_00000204ddf48380 .event negedge, v00000204ddf85580_0;
E_00000204ddf48280 .event posedge, v00000204ddf85580_0;
v00000204ddf86a20_0 .array/port v00000204ddf86a20, 0;
E_00000204ddf47c80/0 .event anyedge, v00000204ddf86520_0, v00000204ddf86160_0, v00000204ddf86f20_0, v00000204ddf86a20_0;
v00000204ddf86a20_1 .array/port v00000204ddf86a20, 1;
v00000204ddf86a20_2 .array/port v00000204ddf86a20, 2;
v00000204ddf86a20_3 .array/port v00000204ddf86a20, 3;
v00000204ddf86a20_4 .array/port v00000204ddf86a20, 4;
E_00000204ddf47c80/1 .event anyedge, v00000204ddf86a20_1, v00000204ddf86a20_2, v00000204ddf86a20_3, v00000204ddf86a20_4;
v00000204ddf86a20_5 .array/port v00000204ddf86a20, 5;
v00000204ddf86a20_6 .array/port v00000204ddf86a20, 6;
v00000204ddf86a20_7 .array/port v00000204ddf86a20, 7;
v00000204ddf86a20_8 .array/port v00000204ddf86a20, 8;
E_00000204ddf47c80/2 .event anyedge, v00000204ddf86a20_5, v00000204ddf86a20_6, v00000204ddf86a20_7, v00000204ddf86a20_8;
v00000204ddf86a20_9 .array/port v00000204ddf86a20, 9;
v00000204ddf86a20_10 .array/port v00000204ddf86a20, 10;
v00000204ddf86a20_11 .array/port v00000204ddf86a20, 11;
v00000204ddf86a20_12 .array/port v00000204ddf86a20, 12;
E_00000204ddf47c80/3 .event anyedge, v00000204ddf86a20_9, v00000204ddf86a20_10, v00000204ddf86a20_11, v00000204ddf86a20_12;
v00000204ddf86a20_13 .array/port v00000204ddf86a20, 13;
v00000204ddf86a20_14 .array/port v00000204ddf86a20, 14;
v00000204ddf86a20_15 .array/port v00000204ddf86a20, 15;
v00000204ddf86a20_16 .array/port v00000204ddf86a20, 16;
E_00000204ddf47c80/4 .event anyedge, v00000204ddf86a20_13, v00000204ddf86a20_14, v00000204ddf86a20_15, v00000204ddf86a20_16;
v00000204ddf86a20_17 .array/port v00000204ddf86a20, 17;
v00000204ddf86a20_18 .array/port v00000204ddf86a20, 18;
v00000204ddf86a20_19 .array/port v00000204ddf86a20, 19;
v00000204ddf86a20_20 .array/port v00000204ddf86a20, 20;
E_00000204ddf47c80/5 .event anyedge, v00000204ddf86a20_17, v00000204ddf86a20_18, v00000204ddf86a20_19, v00000204ddf86a20_20;
v00000204ddf86a20_21 .array/port v00000204ddf86a20, 21;
v00000204ddf86a20_22 .array/port v00000204ddf86a20, 22;
v00000204ddf86a20_23 .array/port v00000204ddf86a20, 23;
v00000204ddf86a20_24 .array/port v00000204ddf86a20, 24;
E_00000204ddf47c80/6 .event anyedge, v00000204ddf86a20_21, v00000204ddf86a20_22, v00000204ddf86a20_23, v00000204ddf86a20_24;
v00000204ddf86a20_25 .array/port v00000204ddf86a20, 25;
v00000204ddf86a20_26 .array/port v00000204ddf86a20, 26;
v00000204ddf86a20_27 .array/port v00000204ddf86a20, 27;
v00000204ddf86a20_28 .array/port v00000204ddf86a20, 28;
E_00000204ddf47c80/7 .event anyedge, v00000204ddf86a20_25, v00000204ddf86a20_26, v00000204ddf86a20_27, v00000204ddf86a20_28;
v00000204ddf86a20_29 .array/port v00000204ddf86a20, 29;
v00000204ddf86a20_30 .array/port v00000204ddf86a20, 30;
v00000204ddf86a20_31 .array/port v00000204ddf86a20, 31;
v00000204ddf86a20_32 .array/port v00000204ddf86a20, 32;
E_00000204ddf47c80/8 .event anyedge, v00000204ddf86a20_29, v00000204ddf86a20_30, v00000204ddf86a20_31, v00000204ddf86a20_32;
v00000204ddf86a20_33 .array/port v00000204ddf86a20, 33;
v00000204ddf86a20_34 .array/port v00000204ddf86a20, 34;
v00000204ddf86a20_35 .array/port v00000204ddf86a20, 35;
v00000204ddf86a20_36 .array/port v00000204ddf86a20, 36;
E_00000204ddf47c80/9 .event anyedge, v00000204ddf86a20_33, v00000204ddf86a20_34, v00000204ddf86a20_35, v00000204ddf86a20_36;
v00000204ddf86a20_37 .array/port v00000204ddf86a20, 37;
v00000204ddf86a20_38 .array/port v00000204ddf86a20, 38;
v00000204ddf86a20_39 .array/port v00000204ddf86a20, 39;
v00000204ddf86a20_40 .array/port v00000204ddf86a20, 40;
E_00000204ddf47c80/10 .event anyedge, v00000204ddf86a20_37, v00000204ddf86a20_38, v00000204ddf86a20_39, v00000204ddf86a20_40;
v00000204ddf86a20_41 .array/port v00000204ddf86a20, 41;
v00000204ddf86a20_42 .array/port v00000204ddf86a20, 42;
v00000204ddf86a20_43 .array/port v00000204ddf86a20, 43;
v00000204ddf86a20_44 .array/port v00000204ddf86a20, 44;
E_00000204ddf47c80/11 .event anyedge, v00000204ddf86a20_41, v00000204ddf86a20_42, v00000204ddf86a20_43, v00000204ddf86a20_44;
v00000204ddf86a20_45 .array/port v00000204ddf86a20, 45;
v00000204ddf86a20_46 .array/port v00000204ddf86a20, 46;
v00000204ddf86a20_47 .array/port v00000204ddf86a20, 47;
v00000204ddf86a20_48 .array/port v00000204ddf86a20, 48;
E_00000204ddf47c80/12 .event anyedge, v00000204ddf86a20_45, v00000204ddf86a20_46, v00000204ddf86a20_47, v00000204ddf86a20_48;
v00000204ddf86a20_49 .array/port v00000204ddf86a20, 49;
v00000204ddf86a20_50 .array/port v00000204ddf86a20, 50;
v00000204ddf86a20_51 .array/port v00000204ddf86a20, 51;
v00000204ddf86a20_52 .array/port v00000204ddf86a20, 52;
E_00000204ddf47c80/13 .event anyedge, v00000204ddf86a20_49, v00000204ddf86a20_50, v00000204ddf86a20_51, v00000204ddf86a20_52;
v00000204ddf86a20_53 .array/port v00000204ddf86a20, 53;
v00000204ddf86a20_54 .array/port v00000204ddf86a20, 54;
v00000204ddf86a20_55 .array/port v00000204ddf86a20, 55;
v00000204ddf86a20_56 .array/port v00000204ddf86a20, 56;
E_00000204ddf47c80/14 .event anyedge, v00000204ddf86a20_53, v00000204ddf86a20_54, v00000204ddf86a20_55, v00000204ddf86a20_56;
v00000204ddf86a20_57 .array/port v00000204ddf86a20, 57;
v00000204ddf86a20_58 .array/port v00000204ddf86a20, 58;
v00000204ddf86a20_59 .array/port v00000204ddf86a20, 59;
v00000204ddf86a20_60 .array/port v00000204ddf86a20, 60;
E_00000204ddf47c80/15 .event anyedge, v00000204ddf86a20_57, v00000204ddf86a20_58, v00000204ddf86a20_59, v00000204ddf86a20_60;
v00000204ddf86a20_61 .array/port v00000204ddf86a20, 61;
v00000204ddf86a20_62 .array/port v00000204ddf86a20, 62;
v00000204ddf86a20_63 .array/port v00000204ddf86a20, 63;
E_00000204ddf47c80/16 .event anyedge, v00000204ddf86a20_61, v00000204ddf86a20_62, v00000204ddf86a20_63, v00000204ddf86e80_0;
E_00000204ddf47c80/17 .event anyedge, v00000204ddf86980_0;
E_00000204ddf47c80 .event/or E_00000204ddf47c80/0, E_00000204ddf47c80/1, E_00000204ddf47c80/2, E_00000204ddf47c80/3, E_00000204ddf47c80/4, E_00000204ddf47c80/5, E_00000204ddf47c80/6, E_00000204ddf47c80/7, E_00000204ddf47c80/8, E_00000204ddf47c80/9, E_00000204ddf47c80/10, E_00000204ddf47c80/11, E_00000204ddf47c80/12, E_00000204ddf47c80/13, E_00000204ddf47c80/14, E_00000204ddf47c80/15, E_00000204ddf47c80/16, E_00000204ddf47c80/17;
S_00000204dde7bdf0 .scope module, "icache" "icache" 4 13, 7 9 0, S_00000204dde8f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /OUTPUT 1 "hit";
    .port_info 3 /OUTPUT 32 "rd";
v00000204ddf85440_0 .net "a", 31 0, v00000204ddff2ab0_0;  alias, 1 drivers
v00000204ddf854e0_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddf85bc0_0 .var "data0", 127 0;
v00000204ddf863e0_0 .var "data1", 127 0;
v00000204ddf86840_0 .var "data2", 127 0;
v00000204ddf859e0_0 .var "data3", 127 0;
v00000204ddf86480_0 .var "hit", 0 0;
v00000204ddf865c0 .array "icache", 0 3, 154 0;
v00000204ddf86660_0 .net "instr", 127 0, v00000204ddf85ee0_0;  1 drivers
v00000204ddf868e0_0 .var "rd", 31 0;
v00000204ddf576d0_0 .var "set", 1 0;
v00000204ddf57bd0_0 .var "tag0", 25 0;
v00000204ddf567d0_0 .var "tag1", 25 0;
v00000204ddf56690_0 .var "tag2", 25 0;
v00000204ddf56a50_0 .var "tag3", 25 0;
v00000204ddf571d0_0 .var "valid0", 0 0;
v00000204ddf57f90_0 .var "valid1", 0 0;
v00000204ddf56cd0_0 .var "valid2", 0 0;
v00000204ddf56ff0_0 .var "valid3", 0 0;
v00000204ddf865c0_0 .array/port v00000204ddf865c0, 0;
v00000204ddf865c0_1 .array/port v00000204ddf865c0, 1;
v00000204ddf865c0_2 .array/port v00000204ddf865c0, 2;
v00000204ddf865c0_3 .array/port v00000204ddf865c0, 3;
E_00000204ddf480c0/0 .event anyedge, v00000204ddf865c0_0, v00000204ddf865c0_1, v00000204ddf865c0_2, v00000204ddf865c0_3;
E_00000204ddf480c0/1 .event anyedge, v00000204ddf85760_0, v00000204ddf85ee0_0;
E_00000204ddf480c0 .event/or E_00000204ddf480c0/0, E_00000204ddf480c0/1;
S_00000204dde7bf80 .scope module, "imem" "imem" 7 21, 8 1 0, S_00000204dde7bdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 128 "rd";
v00000204ddf86340 .array "RAM", 0 63, 31 0;
v00000204ddf85760_0 .net "a", 31 0, v00000204ddff2ab0_0;  alias, 1 drivers
v00000204ddf86020_0 .var "add0", 31 0;
v00000204ddf851c0_0 .var "add1", 31 0;
v00000204ddf85300_0 .var "add2", 31 0;
v00000204ddf85c60_0 .var "add3", 31 0;
v00000204ddf85ee0_0 .var "rd", 127 0;
v00000204ddf86340_0 .array/port v00000204ddf86340, 0;
E_00000204ddf47f00/0 .event anyedge, v00000204ddf85760_0, v00000204ddf86020_0, v00000204ddf85c60_0, v00000204ddf86340_0;
v00000204ddf86340_1 .array/port v00000204ddf86340, 1;
v00000204ddf86340_2 .array/port v00000204ddf86340, 2;
v00000204ddf86340_3 .array/port v00000204ddf86340, 3;
v00000204ddf86340_4 .array/port v00000204ddf86340, 4;
E_00000204ddf47f00/1 .event anyedge, v00000204ddf86340_1, v00000204ddf86340_2, v00000204ddf86340_3, v00000204ddf86340_4;
v00000204ddf86340_5 .array/port v00000204ddf86340, 5;
v00000204ddf86340_6 .array/port v00000204ddf86340, 6;
v00000204ddf86340_7 .array/port v00000204ddf86340, 7;
v00000204ddf86340_8 .array/port v00000204ddf86340, 8;
E_00000204ddf47f00/2 .event anyedge, v00000204ddf86340_5, v00000204ddf86340_6, v00000204ddf86340_7, v00000204ddf86340_8;
v00000204ddf86340_9 .array/port v00000204ddf86340, 9;
v00000204ddf86340_10 .array/port v00000204ddf86340, 10;
v00000204ddf86340_11 .array/port v00000204ddf86340, 11;
v00000204ddf86340_12 .array/port v00000204ddf86340, 12;
E_00000204ddf47f00/3 .event anyedge, v00000204ddf86340_9, v00000204ddf86340_10, v00000204ddf86340_11, v00000204ddf86340_12;
v00000204ddf86340_13 .array/port v00000204ddf86340, 13;
v00000204ddf86340_14 .array/port v00000204ddf86340, 14;
v00000204ddf86340_15 .array/port v00000204ddf86340, 15;
v00000204ddf86340_16 .array/port v00000204ddf86340, 16;
E_00000204ddf47f00/4 .event anyedge, v00000204ddf86340_13, v00000204ddf86340_14, v00000204ddf86340_15, v00000204ddf86340_16;
v00000204ddf86340_17 .array/port v00000204ddf86340, 17;
v00000204ddf86340_18 .array/port v00000204ddf86340, 18;
v00000204ddf86340_19 .array/port v00000204ddf86340, 19;
v00000204ddf86340_20 .array/port v00000204ddf86340, 20;
E_00000204ddf47f00/5 .event anyedge, v00000204ddf86340_17, v00000204ddf86340_18, v00000204ddf86340_19, v00000204ddf86340_20;
v00000204ddf86340_21 .array/port v00000204ddf86340, 21;
v00000204ddf86340_22 .array/port v00000204ddf86340, 22;
v00000204ddf86340_23 .array/port v00000204ddf86340, 23;
v00000204ddf86340_24 .array/port v00000204ddf86340, 24;
E_00000204ddf47f00/6 .event anyedge, v00000204ddf86340_21, v00000204ddf86340_22, v00000204ddf86340_23, v00000204ddf86340_24;
v00000204ddf86340_25 .array/port v00000204ddf86340, 25;
v00000204ddf86340_26 .array/port v00000204ddf86340, 26;
v00000204ddf86340_27 .array/port v00000204ddf86340, 27;
v00000204ddf86340_28 .array/port v00000204ddf86340, 28;
E_00000204ddf47f00/7 .event anyedge, v00000204ddf86340_25, v00000204ddf86340_26, v00000204ddf86340_27, v00000204ddf86340_28;
v00000204ddf86340_29 .array/port v00000204ddf86340, 29;
v00000204ddf86340_30 .array/port v00000204ddf86340, 30;
v00000204ddf86340_31 .array/port v00000204ddf86340, 31;
v00000204ddf86340_32 .array/port v00000204ddf86340, 32;
E_00000204ddf47f00/8 .event anyedge, v00000204ddf86340_29, v00000204ddf86340_30, v00000204ddf86340_31, v00000204ddf86340_32;
v00000204ddf86340_33 .array/port v00000204ddf86340, 33;
v00000204ddf86340_34 .array/port v00000204ddf86340, 34;
v00000204ddf86340_35 .array/port v00000204ddf86340, 35;
v00000204ddf86340_36 .array/port v00000204ddf86340, 36;
E_00000204ddf47f00/9 .event anyedge, v00000204ddf86340_33, v00000204ddf86340_34, v00000204ddf86340_35, v00000204ddf86340_36;
v00000204ddf86340_37 .array/port v00000204ddf86340, 37;
v00000204ddf86340_38 .array/port v00000204ddf86340, 38;
v00000204ddf86340_39 .array/port v00000204ddf86340, 39;
v00000204ddf86340_40 .array/port v00000204ddf86340, 40;
E_00000204ddf47f00/10 .event anyedge, v00000204ddf86340_37, v00000204ddf86340_38, v00000204ddf86340_39, v00000204ddf86340_40;
v00000204ddf86340_41 .array/port v00000204ddf86340, 41;
v00000204ddf86340_42 .array/port v00000204ddf86340, 42;
v00000204ddf86340_43 .array/port v00000204ddf86340, 43;
v00000204ddf86340_44 .array/port v00000204ddf86340, 44;
E_00000204ddf47f00/11 .event anyedge, v00000204ddf86340_41, v00000204ddf86340_42, v00000204ddf86340_43, v00000204ddf86340_44;
v00000204ddf86340_45 .array/port v00000204ddf86340, 45;
v00000204ddf86340_46 .array/port v00000204ddf86340, 46;
v00000204ddf86340_47 .array/port v00000204ddf86340, 47;
v00000204ddf86340_48 .array/port v00000204ddf86340, 48;
E_00000204ddf47f00/12 .event anyedge, v00000204ddf86340_45, v00000204ddf86340_46, v00000204ddf86340_47, v00000204ddf86340_48;
v00000204ddf86340_49 .array/port v00000204ddf86340, 49;
v00000204ddf86340_50 .array/port v00000204ddf86340, 50;
v00000204ddf86340_51 .array/port v00000204ddf86340, 51;
v00000204ddf86340_52 .array/port v00000204ddf86340, 52;
E_00000204ddf47f00/13 .event anyedge, v00000204ddf86340_49, v00000204ddf86340_50, v00000204ddf86340_51, v00000204ddf86340_52;
v00000204ddf86340_53 .array/port v00000204ddf86340, 53;
v00000204ddf86340_54 .array/port v00000204ddf86340, 54;
v00000204ddf86340_55 .array/port v00000204ddf86340, 55;
v00000204ddf86340_56 .array/port v00000204ddf86340, 56;
E_00000204ddf47f00/14 .event anyedge, v00000204ddf86340_53, v00000204ddf86340_54, v00000204ddf86340_55, v00000204ddf86340_56;
v00000204ddf86340_57 .array/port v00000204ddf86340, 57;
v00000204ddf86340_58 .array/port v00000204ddf86340, 58;
v00000204ddf86340_59 .array/port v00000204ddf86340, 59;
v00000204ddf86340_60 .array/port v00000204ddf86340, 60;
E_00000204ddf47f00/15 .event anyedge, v00000204ddf86340_57, v00000204ddf86340_58, v00000204ddf86340_59, v00000204ddf86340_60;
v00000204ddf86340_61 .array/port v00000204ddf86340, 61;
v00000204ddf86340_62 .array/port v00000204ddf86340, 62;
v00000204ddf86340_63 .array/port v00000204ddf86340, 63;
E_00000204ddf47f00/16 .event anyedge, v00000204ddf86340_61, v00000204ddf86340_62, v00000204ddf86340_63, v00000204ddf85300_0;
E_00000204ddf47f00/17 .event anyedge, v00000204ddf851c0_0;
E_00000204ddf47f00 .event/or E_00000204ddf47f00/0, E_00000204ddf47f00/1, E_00000204ddf47f00/2, E_00000204ddf47f00/3, E_00000204ddf47f00/4, E_00000204ddf47f00/5, E_00000204ddf47f00/6, E_00000204ddf47f00/7, E_00000204ddf47f00/8, E_00000204ddf47f00/9, E_00000204ddf47f00/10, E_00000204ddf47f00/11, E_00000204ddf47f00/12, E_00000204ddf47f00/13, E_00000204ddf47f00/14, E_00000204ddf47f00/15, E_00000204ddf47f00/16, E_00000204ddf47f00/17;
S_00000204dde7c110 .scope module, "riscv" "riscv" 4 11, 9 4 0, S_00000204dde8f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "instr";
    .port_info 5 /INPUT 32 "ReadData";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 1 "LoadM";
    .port_info 8 /OUTPUT 32 "ALUOut";
    .port_info 9 /OUTPUT 32 "WriteData";
    .port_info 10 /OUTPUT 1 "MemWrite";
v00000204de000b90_0 .net "ALUControl", 2 0, v00000204ddf1bcb0_0;  1 drivers
v00000204de000370_0 .net "ALUOut", 31 0, v00000204ddfe1f40_0;  alias, 1 drivers
v00000204de001130_0 .net "ALUSrcE", 0 0, L_00000204ddffffb0;  1 drivers
v00000204de000c30_0 .net "BranchD", 0 0, L_00000204ddfff510;  1 drivers
v00000204de0014f0_0 .net "BranchM", 0 0, L_00000204ddfffe70;  1 drivers
v00000204de000410_0 .net "ByteD", 0 0, L_00000204de000190;  1 drivers
v00000204de0011d0_0 .net "ByteW", 0 0, L_00000204de000230;  1 drivers
v00000204de001590_0 .net "JumpD", 0 0, L_00000204ddffe2f0;  1 drivers
v00000204de000870_0 .net "JumpM", 0 0, L_00000204ddffe250;  1 drivers
v00000204de001630_0 .net "LoadD", 0 0, L_00000204ddffed90;  1 drivers
v00000204de000a50_0 .net "LoadM", 0 0, L_00000204ddffec50;  alias, 1 drivers
v00000204de000cd0_0 .net "MemWrite", 0 0, L_00000204de000050;  alias, 1 drivers
v00000204de001310_0 .net "MemWriteD", 0 0, L_00000204ddfffc90;  1 drivers
v00000204de0016d0_0 .net "MemtoRegW", 0 0, L_00000204ddffe390;  1 drivers
v00000204de001090_0 .net "ReadData", 31 0, v00000204ddf858a0_0;  alias, 1 drivers
v00000204de000d70_0 .net "RegWrite", 0 0, L_00000204ddffe890;  1 drivers
v00000204de0013b0_0 .net "RegWriteM", 0 0, L_00000204ddffe1b0;  1 drivers
v00000204de0004b0_0 .net "WriteData", 31 0, v00000204ddfe24e0_0;  alias, 1 drivers
v00000204de0009b0_0 .net "alu_busy", 0 0, v00000204ddfe2760_0;  1 drivers
v00000204de000910_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204de001770_0 .net "dhit", 0 0, v00000204ddf85a80_0;  alias, 1 drivers
v00000204de001450_0 .net "instr", 31 0, v00000204ddf868e0_0;  alias, 1 drivers
v00000204de000e10_0 .net "pc", 31 0, v00000204ddff2ab0_0;  alias, 1 drivers
v00000204de001270_0 .net "pc_en", 0 0, v00000204ddf86480_0;  alias, 1 drivers
v00000204de001810_0 .net "reset", 0 0, v00000204ddffe9d0_0;  alias, 1 drivers
v00000204de000730_0 .net "sendNop", 0 0, L_00000204ddfff830;  1 drivers
L_00000204ddffe7f0 .part v00000204ddf868e0_0, 0, 7;
L_00000204ddffee30 .part v00000204ddf868e0_0, 12, 3;
L_00000204ddffdad0 .part v00000204ddf868e0_0, 25, 7;
S_00000204dde83f30 .scope module, "c" "controller" 9 16, 10 4 0, S_00000204dde7c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 1 "alu_busy";
    .port_info 5 /INPUT 7 "opcode";
    .port_info 6 /INPUT 3 "funct3";
    .port_info 7 /INPUT 7 "funct7";
    .port_info 8 /INPUT 1 "sendNop";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "RegWriteM";
    .port_info 11 /OUTPUT 1 "MemWrite";
    .port_info 12 /OUTPUT 1 "MemWriteD";
    .port_info 13 /OUTPUT 1 "LoadD";
    .port_info 14 /OUTPUT 1 "BranchD";
    .port_info 15 /OUTPUT 1 "JumpD";
    .port_info 16 /OUTPUT 1 "ByteD";
    .port_info 17 /OUTPUT 1 "ALUSrcE";
    .port_info 18 /OUTPUT 1 "BranchM";
    .port_info 19 /OUTPUT 1 "JumpM";
    .port_info 20 /OUTPUT 1 "LoadM";
    .port_info 21 /OUTPUT 1 "ByteW";
    .port_info 22 /OUTPUT 1 "MemtoRegW";
    .port_info 23 /OUTPUT 3 "ALUControl";
v00000204ddfdfc10_0 .net "ALUControl", 2 0, v00000204ddf1bcb0_0;  alias, 1 drivers
v00000204ddfe0ed0_0 .net "ALUSrcE", 0 0, L_00000204ddffffb0;  alias, 1 drivers
v00000204ddfe0f70_0 .net "BranchD", 0 0, L_00000204ddfff510;  alias, 1 drivers
v00000204ddfdfd50_0 .net "BranchM", 0 0, L_00000204ddfffe70;  alias, 1 drivers
v00000204ddfdfe90_0 .net "ByteD", 0 0, L_00000204de000190;  alias, 1 drivers
v00000204ddfe1290_0 .net "ByteW", 0 0, L_00000204de000230;  alias, 1 drivers
v00000204ddfe0430_0 .net "JumpD", 0 0, L_00000204ddffe2f0;  alias, 1 drivers
v00000204ddfe16f0_0 .net "JumpM", 0 0, L_00000204ddffe250;  alias, 1 drivers
v00000204ddfe0250_0 .net "LoadD", 0 0, L_00000204ddffed90;  alias, 1 drivers
v00000204ddfe0570_0 .net "LoadM", 0 0, L_00000204ddffec50;  alias, 1 drivers
v00000204ddfe0610_0 .net "MemWrite", 0 0, L_00000204de000050;  alias, 1 drivers
v00000204ddfe1470_0 .net "MemWriteD", 0 0, L_00000204ddfffc90;  alias, 1 drivers
v00000204ddfe06b0_0 .net "MemtoRegW", 0 0, L_00000204ddffe390;  alias, 1 drivers
v00000204ddfe1010_0 .net "RegWrite", 0 0, L_00000204ddffe890;  alias, 1 drivers
v00000204ddfe0750_0 .net "RegWriteM", 0 0, L_00000204ddffe1b0;  alias, 1 drivers
v00000204ddfe07f0_0 .net "alu_busy", 0 0, v00000204ddfe2760_0;  alias, 1 drivers
v00000204ddfe10b0_0 .net "aluop", 1 0, L_00000204ddfffbf0;  1 drivers
v00000204ddfe1510_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddfe26c0_0 .net "dhit", 0 0, v00000204ddf85a80_0;  alias, 1 drivers
v00000204ddfe32a0_0 .net "funct3", 2 0, L_00000204ddffee30;  1 drivers
v00000204ddfe1b80_0 .net "funct7", 6 0, L_00000204ddffdad0;  1 drivers
v00000204ddfe3160_0 .net "ihit", 0 0, v00000204ddf86480_0;  alias, 1 drivers
v00000204ddfe3480_0 .net "opcode", 6 0, L_00000204ddffe7f0;  1 drivers
v00000204ddfe2e40_0 .net "reset", 0 0, v00000204ddffe9d0_0;  alias, 1 drivers
v00000204ddfe3200_0 .net "sendNop", 0 0, L_00000204ddfff830;  alias, 1 drivers
S_00000204dde84250 .scope module, "aludec" "aludec" 10 17, 11 1 0, S_00000204dde83f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dhit";
    .port_info 3 /INPUT 1 "alu_busy";
    .port_info 4 /INPUT 7 "funct7";
    .port_info 5 /INPUT 2 "aluop";
    .port_info 6 /INPUT 1 "sendNop";
    .port_info 7 /OUTPUT 3 "alucontrolE";
L_00000204ddf28420 .functor NOT 1, v00000204ddfe2760_0, C4<0>, C4<0>, C4<0>;
L_00000204ddf289d0 .functor AND 1, v00000204ddf85a80_0, L_00000204ddf28420, C4<1>, C4<1>;
L_00000204ddf28500 .functor NOT 1, v00000204ddfe2760_0, C4<0>, C4<0>, C4<0>;
L_00000204ddf278c0 .functor AND 1, v00000204ddf85a80_0, L_00000204ddf28500, C4<1>, C4<1>;
v00000204ddfdd8a0_0 .net *"_ivl_0", 0 0, L_00000204ddf28420;  1 drivers
v00000204ddfdc860_0 .net *"_ivl_4", 0 0, L_00000204ddf28500;  1 drivers
v00000204ddfdd120_0 .net "alu_busy", 0 0, v00000204ddfe2760_0;  alias, 1 drivers
v00000204ddfdca40_0 .net "alucontrolD", 2 0, v00000204ddf1da50_0;  1 drivers
v00000204ddfdcb80_0 .net "alucontrolE", 2 0, v00000204ddf1bcb0_0;  alias, 1 drivers
v00000204ddfdbbe0_0 .var "alucontrolF", 2 0;
v00000204ddfdcc20_0 .net "aluop", 1 0, L_00000204ddfffbf0;  alias, 1 drivers
v00000204ddfdbc80_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddfdbe60_0 .net "dhit", 0 0, v00000204ddf85a80_0;  alias, 1 drivers
v00000204ddfdd300_0 .net "funct7", 6 0, L_00000204ddffdad0;  alias, 1 drivers
v00000204ddfdd800_0 .net "reset", 0 0, v00000204ddffe9d0_0;  alias, 1 drivers
v00000204ddfdd260_0 .net "sendNop", 0 0, L_00000204ddfff830;  alias, 1 drivers
E_00000204ddf47ac0 .event anyedge, v00000204ddfdd800_0, v00000204ddfdcc20_0, v00000204ddfdd300_0;
S_00000204dde839c0 .scope module, "cregD" "creg" 11 23, 12 1 0, S_00000204dde84250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 3 "controls_";
    .port_info 4 /OUTPUT 3 "controls";
P_00000204ddf48580 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v00000204ddf1ea90_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddf1da50_0 .var "controls", 2 0;
v00000204ddf1ee50_0 .net "controls_", 2 0, v00000204ddfdbbe0_0;  1 drivers
v00000204ddf1dd70_0 .net "en", 0 0, L_00000204ddf289d0;  1 drivers
v00000204ddf1de10_0 .net "sendNop", 0 0, L_00000204ddfff830;  alias, 1 drivers
S_00000204dde83b50 .scope module, "cregE" "creg" 11 24, 12 1 0, S_00000204dde84250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 3 "controls_";
    .port_info 4 /OUTPUT 3 "controls";
P_00000204ddf47740 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v00000204ddf1e1d0_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddf1bcb0_0 .var "controls", 2 0;
v00000204ddf1b170_0 .net "controls_", 2 0, v00000204ddf1da50_0;  alias, 1 drivers
v00000204ddf2b0f0_0 .net "en", 0 0, L_00000204ddf278c0;  1 drivers
v00000204ddfdd4e0_0 .net "sendNop", 0 0, L_00000204ddfff830;  alias, 1 drivers
S_00000204dde83ce0 .scope module, "maindec" "maindec" 10 14, 13 3 0, S_00000204dde83f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ihit";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 1 "alu_busy";
    .port_info 5 /INPUT 7 "opcode";
    .port_info 6 /INPUT 3 "funct";
    .port_info 7 /INPUT 1 "sendNop";
    .port_info 8 /OUTPUT 1 "RegWriteW";
    .port_info 9 /OUTPUT 1 "RegWriteM";
    .port_info 10 /OUTPUT 1 "MemWriteM";
    .port_info 11 /OUTPUT 1 "MemWriteD";
    .port_info 12 /OUTPUT 1 "LoadD";
    .port_info 13 /OUTPUT 1 "BranchD";
    .port_info 14 /OUTPUT 1 "JumpD";
    .port_info 15 /OUTPUT 1 "ByteD";
    .port_info 16 /OUTPUT 1 "ALUSrcE";
    .port_info 17 /OUTPUT 1 "BranchM";
    .port_info 18 /OUTPUT 1 "JumpM";
    .port_info 19 /OUTPUT 1 "LoadM";
    .port_info 20 /OUTPUT 1 "ByteW";
    .port_info 21 /OUTPUT 1 "MemtoRegW";
    .port_info 22 /OUTPUT 2 "aluop";
L_00000204ddf28c70 .functor NOT 1, v00000204ddfe2760_0, C4<0>, C4<0>, C4<0>;
L_00000204ddf286c0 .functor AND 1, v00000204ddf85a80_0, L_00000204ddf28c70, C4<1>, C4<1>;
L_00000204ddf27cb0 .functor NOT 1, v00000204ddfe2760_0, C4<0>, C4<0>, C4<0>;
L_00000204ddf283b0 .functor AND 1, v00000204ddf85a80_0, L_00000204ddf27cb0, C4<1>, C4<1>;
L_00000204ddf27e00 .functor NOT 1, v00000204ddfe2760_0, C4<0>, C4<0>, C4<0>;
L_00000204ddf27a80 .functor AND 1, v00000204ddf85a80_0, L_00000204ddf27e00, C4<1>, C4<1>;
L_00000204ddf28180 .functor NOT 1, v00000204ddfe2760_0, C4<0>, C4<0>, C4<0>;
L_00000204ddf281f0 .functor AND 1, v00000204ddf85a80_0, L_00000204ddf28180, C4<1>, C4<1>;
v00000204ddfdc040_0 .net "ALUSrcD", 0 0, L_00000204ddfffd30;  1 drivers
v00000204ddfdc0e0_0 .net "ALUSrcE", 0 0, L_00000204ddffffb0;  alias, 1 drivers
v00000204ddfdccc0_0 .net "ALUSrcF", 0 0, L_00000204ddfffa10;  1 drivers
v00000204ddfdcf40_0 .net "BranchD", 0 0, L_00000204ddfff510;  alias, 1 drivers
v00000204ddfdcd60_0 .net "BranchE", 0 0, L_00000204ddffe6b0;  1 drivers
v00000204ddfdce00_0 .net "BranchF", 0 0, L_00000204ddfff3d0;  1 drivers
v00000204ddfdcea0_0 .net "BranchM", 0 0, L_00000204ddfffe70;  alias, 1 drivers
v00000204ddfdc180_0 .net "ByteD", 0 0, L_00000204de000190;  alias, 1 drivers
v00000204ddfdc720_0 .net "ByteE", 0 0, L_00000204ddfff0b0;  1 drivers
v00000204ddfdd3a0_0 .net "ByteF", 0 0, L_00000204ddfffdd0;  1 drivers
v00000204ddfdc220_0 .net "ByteM", 0 0, L_00000204ddffff10;  1 drivers
v00000204ddfdd6c0_0 .net "ByteW", 0 0, L_00000204de000230;  alias, 1 drivers
v00000204ddfdc2c0_0 .net "JumpD", 0 0, L_00000204ddffe2f0;  alias, 1 drivers
v00000204ddfdc360_0 .net "JumpE", 0 0, L_00000204ddffe110;  1 drivers
v00000204ddfdc400_0 .net "JumpF", 0 0, L_00000204ddffe610;  1 drivers
v00000204ddfdc5e0_0 .net "JumpM", 0 0, L_00000204ddffe250;  alias, 1 drivers
v00000204ddfdc7c0_0 .net "LoadD", 0 0, L_00000204ddffed90;  alias, 1 drivers
v00000204ddfe02f0_0 .net "LoadE", 0 0, L_00000204ddffde90;  1 drivers
v00000204ddfe0110_0 .net "LoadF", 0 0, L_00000204ddffe570;  1 drivers
v00000204ddfe0930_0 .net "LoadM", 0 0, L_00000204ddffec50;  alias, 1 drivers
v00000204ddfe09d0_0 .net "MemWriteD", 0 0, L_00000204ddfffc90;  alias, 1 drivers
v00000204ddfe1830_0 .net "MemWriteE", 0 0, L_00000204ddffea70;  1 drivers
v00000204ddfe15b0_0 .net "MemWriteF", 0 0, L_00000204ddfffb50;  1 drivers
v00000204ddfe0a70_0 .net "MemWriteM", 0 0, L_00000204de000050;  alias, 1 drivers
v00000204ddfe0890_0 .net "MemtoRegD", 0 0, L_00000204ddffebb0;  1 drivers
v00000204ddfdfa30_0 .net "MemtoRegE", 0 0, L_00000204ddfff010;  1 drivers
v00000204ddfe0c50_0 .net "MemtoRegF", 0 0, L_00000204ddffdcb0;  1 drivers
v00000204ddfe0b10_0 .net "MemtoRegM", 0 0, L_00000204de0000f0;  1 drivers
v00000204ddfdffd0_0 .net "MemtoRegW", 0 0, L_00000204ddffe390;  alias, 1 drivers
v00000204ddfe0390_0 .net "RegWriteD", 0 0, L_00000204ddffef70;  1 drivers
v00000204ddfe1150_0 .net "RegWriteE", 0 0, L_00000204ddfff650;  1 drivers
v00000204ddfdfcb0_0 .net "RegWriteF", 0 0, L_00000204ddffdd50;  1 drivers
v00000204ddfe0bb0_0 .net "RegWriteM", 0 0, L_00000204ddffe1b0;  alias, 1 drivers
v00000204ddfe1650_0 .net "RegWriteW", 0 0, L_00000204ddffe890;  alias, 1 drivers
v00000204ddfe01b0_0 .net *"_ivl_11", 9 0, v00000204ddfe0cf0_0;  1 drivers
v00000204ddfe18d0_0 .net *"_ivl_12", 0 0, L_00000204ddf28c70;  1 drivers
v00000204ddfe1790_0 .net *"_ivl_27", 0 0, L_00000204ddf27cb0;  1 drivers
v00000204ddfe04d0_0 .net *"_ivl_42", 0 0, L_00000204ddf27e00;  1 drivers
v00000204ddfe1330_0 .net *"_ivl_56", 0 0, L_00000204ddf28180;  1 drivers
v00000204ddfe11f0_0 .net "alu_busy", 0 0, v00000204ddfe2760_0;  alias, 1 drivers
v00000204ddfe0e30_0 .net "aluop", 1 0, L_00000204ddfffbf0;  alias, 1 drivers
v00000204ddfdff30_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddfe0cf0_0 .var "controls", 9 0;
v00000204ddfdfad0_0 .net "dhit", 0 0, v00000204ddf85a80_0;  alias, 1 drivers
v00000204ddfdfb70_0 .net "funct", 2 0, L_00000204ddffee30;  alias, 1 drivers
v00000204ddfe0d90_0 .net "ihit", 0 0, v00000204ddf86480_0;  alias, 1 drivers
v00000204ddfdfdf0_0 .net "opcode", 6 0, L_00000204ddffe7f0;  alias, 1 drivers
v00000204ddfe13d0_0 .net "reset", 0 0, v00000204ddffe9d0_0;  alias, 1 drivers
v00000204ddfe0070_0 .net "sendNop", 0 0, L_00000204ddfff830;  alias, 1 drivers
E_00000204ddf47d80 .event anyedge, v00000204ddfdd800_0, v00000204ddf86480_0, v00000204ddfdfdf0_0, v00000204ddfdfb70_0;
L_00000204ddffdd50 .part v00000204ddfe0cf0_0, 9, 1;
L_00000204ddfffb50 .part v00000204ddfe0cf0_0, 8, 1;
L_00000204ddffe570 .part v00000204ddfe0cf0_0, 7, 1;
L_00000204ddfff3d0 .part v00000204ddfe0cf0_0, 6, 1;
L_00000204ddffe610 .part v00000204ddfe0cf0_0, 5, 1;
L_00000204ddfffdd0 .part v00000204ddfe0cf0_0, 4, 1;
L_00000204ddfffa10 .part v00000204ddfe0cf0_0, 3, 1;
L_00000204ddffdcb0 .part v00000204ddfe0cf0_0, 2, 1;
L_00000204ddfffbf0 .part v00000204ddfe0cf0_0, 0, 2;
LS_00000204ddffeb10_0_0 .concat [ 1 1 1 1], L_00000204ddffdcb0, L_00000204ddfffa10, L_00000204ddfffdd0, L_00000204ddffe610;
LS_00000204ddffeb10_0_4 .concat [ 1 1 1 1], L_00000204ddfff3d0, L_00000204ddffe570, L_00000204ddfffb50, L_00000204ddffdd50;
L_00000204ddffeb10 .concat [ 4 4 0 0], LS_00000204ddffeb10_0_0, LS_00000204ddffeb10_0_4;
L_00000204ddffef70 .part v00000204ddfdbfa0_0, 7, 1;
L_00000204ddfffc90 .part v00000204ddfdbfa0_0, 6, 1;
L_00000204ddffed90 .part v00000204ddfdbfa0_0, 5, 1;
L_00000204ddfff510 .part v00000204ddfdbfa0_0, 4, 1;
L_00000204ddffe2f0 .part v00000204ddfdbfa0_0, 3, 1;
L_00000204de000190 .part v00000204ddfdbfa0_0, 2, 1;
L_00000204ddfffd30 .part v00000204ddfdbfa0_0, 1, 1;
L_00000204ddffebb0 .part v00000204ddfdbfa0_0, 0, 1;
LS_00000204ddffe750_0_0 .concat [ 1 1 1 1], L_00000204ddffebb0, L_00000204ddfffd30, L_00000204de000190, L_00000204ddffe2f0;
LS_00000204ddffe750_0_4 .concat [ 1 1 1 1], L_00000204ddfff510, L_00000204ddffed90, L_00000204ddfffc90, L_00000204ddffef70;
L_00000204ddffe750 .concat [ 4 4 0 0], LS_00000204ddffe750_0_0, LS_00000204ddffe750_0_4;
L_00000204ddfff650 .part v00000204ddfdc680_0, 7, 1;
L_00000204ddffea70 .part v00000204ddfdc680_0, 6, 1;
L_00000204ddffde90 .part v00000204ddfdc680_0, 5, 1;
L_00000204ddffe6b0 .part v00000204ddfdc680_0, 4, 1;
L_00000204ddffe110 .part v00000204ddfdc680_0, 3, 1;
L_00000204ddfff0b0 .part v00000204ddfdc680_0, 2, 1;
L_00000204ddffffb0 .part v00000204ddfdc680_0, 1, 1;
L_00000204ddfff010 .part v00000204ddfdc680_0, 0, 1;
LS_00000204ddffeed0_0_0 .concat [ 1 1 1 1], L_00000204ddfff010, L_00000204ddfff0b0, L_00000204ddffe110, L_00000204ddffe6b0;
LS_00000204ddffeed0_0_4 .concat [ 1 1 1 0], L_00000204ddffde90, L_00000204ddffea70, L_00000204ddfff650;
L_00000204ddffeed0 .concat [ 4 3 0 0], LS_00000204ddffeed0_0_0, LS_00000204ddffeed0_0_4;
L_00000204ddffe1b0 .part v00000204ddfdd1c0_0, 6, 1;
L_00000204de000050 .part v00000204ddfdd1c0_0, 5, 1;
L_00000204ddffec50 .part v00000204ddfdd1c0_0, 4, 1;
L_00000204ddfffe70 .part v00000204ddfdd1c0_0, 3, 1;
L_00000204ddffe250 .part v00000204ddfdd1c0_0, 2, 1;
L_00000204ddffff10 .part v00000204ddfdd1c0_0, 1, 1;
L_00000204de0000f0 .part v00000204ddfdd1c0_0, 0, 1;
L_00000204ddffecf0 .concat [ 1 1 1 0], L_00000204de0000f0, L_00000204ddffff10, L_00000204ddffe1b0;
L_00000204ddffe890 .part v00000204ddfdcae0_0, 2, 1;
L_00000204de000230 .part v00000204ddfdcae0_0, 1, 1;
L_00000204ddffe390 .part v00000204ddfdcae0_0, 0, 1;
S_00000204dde5bc50 .scope module, "cregD" "creg" 13 57, 12 1 0, S_00000204dde83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 8 "controls_";
    .port_info 4 /OUTPUT 8 "controls";
P_00000204ddf47780 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v00000204ddfdc4a0_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddfdc680_0 .var "controls", 7 0;
v00000204ddfdbd20_0 .net "controls_", 7 0, L_00000204ddffe750;  1 drivers
v00000204ddfdcfe0_0 .net "en", 0 0, L_00000204ddf283b0;  1 drivers
v00000204ddfdd760_0 .net "sendNop", 0 0, L_00000204ddfff830;  alias, 1 drivers
S_00000204ddfde050 .scope module, "cregE" "creg" 13 58, 12 1 0, S_00000204dde83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 7 "controls_";
    .port_info 4 /OUTPUT 7 "controls";
P_00000204ddf47e80 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000111>;
v00000204ddfdbdc0_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddfdd1c0_0 .var "controls", 6 0;
v00000204ddfdbb40_0 .net "controls_", 6 0, L_00000204ddffeed0;  1 drivers
v00000204ddfdd580_0 .net "en", 0 0, L_00000204ddf27a80;  1 drivers
v00000204ddfdc540_0 .net "sendNop", 0 0, L_00000204ddfff830;  alias, 1 drivers
S_00000204ddfde1e0 .scope module, "cregF" "creg" 13 56, 12 1 0, S_00000204dde83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 8 "controls_";
    .port_info 4 /OUTPUT 8 "controls";
P_00000204ddf47ec0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000001000>;
v00000204ddfdbf00_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddfdbfa0_0 .var "controls", 7 0;
v00000204ddfdba00_0 .net "controls_", 7 0, L_00000204ddffeb10;  1 drivers
v00000204ddfdd440_0 .net "en", 0 0, L_00000204ddf286c0;  1 drivers
v00000204ddfdd620_0 .net "sendNop", 0 0, L_00000204ddfff830;  alias, 1 drivers
S_00000204ddfddec0 .scope module, "cregM" "creg" 13 59, 12 1 0, S_00000204dde83ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "sendNop";
    .port_info 3 /INPUT 3 "controls_";
    .port_info 4 /OUTPUT 3 "controls";
P_00000204ddf50c80 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000011>;
v00000204ddfdc900_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddfdcae0_0 .var "controls", 2 0;
v00000204ddfdbaa0_0 .net "controls_", 2 0, L_00000204ddffecf0;  1 drivers
v00000204ddfdc9a0_0 .net "en", 0 0, L_00000204ddf281f0;  1 drivers
v00000204ddfdd080_0 .net "sendNop", 0 0, L_00000204ddfff830;  alias, 1 drivers
S_00000204ddfde500 .scope module, "dp" "datapath" 9 19, 14 22 0, S_00000204dde7c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_en";
    .port_info 3 /INPUT 1 "dhit";
    .port_info 4 /INPUT 32 "ri";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /INPUT 1 "RegWriteM";
    .port_info 7 /INPUT 1 "MemWriteD";
    .port_info 8 /INPUT 1 "LoadD";
    .port_info 9 /INPUT 1 "BranchD";
    .port_info 10 /INPUT 1 "JumpD";
    .port_info 11 /INPUT 3 "AluControlE";
    .port_info 12 /INPUT 32 "ReadData";
    .port_info 13 /INPUT 1 "ByteD";
    .port_info 14 /INPUT 1 "ALUSrcE";
    .port_info 15 /INPUT 1 "BranchM";
    .port_info 16 /INPUT 1 "JumpM";
    .port_info 17 /INPUT 1 "ByteW";
    .port_info 18 /INPUT 1 "MemtoRegW";
    .port_info 19 /OUTPUT 32 "pcf";
    .port_info 20 /OUTPUT 1 "alu_busy";
    .port_info 21 /OUTPUT 32 "ALUOutM";
    .port_info 22 /OUTPUT 32 "WriteDataM";
    .port_info 23 /OUTPUT 1 "sendNop";
L_00000204ddf290d0 .functor AND 1, v00000204ddf86480_0, v00000204ddf85a80_0, C4<1>, C4<1>;
L_00000204ddf29290 .functor NOT 1, v00000204ddfe2760_0, C4<0>, C4<0>, C4<0>;
L_00000204ddf29140 .functor AND 1, L_00000204ddf290d0, L_00000204ddf29290, C4<1>, C4<1>;
L_00000204ddf29060 .functor AND 1, L_00000204ddfffe70, v00000204ddfe1e00_0, C4<1>, C4<1>;
L_00000204ddf291b0 .functor NOT 1, v00000204ddfe2760_0, C4<0>, C4<0>, C4<0>;
L_00000204ddf28f80 .functor AND 1, v00000204ddf85a80_0, L_00000204ddf291b0, C4<1>, C4<1>;
L_00000204ddf29220 .functor AND 1, L_00000204ddfffe70, v00000204ddfe1e00_0, C4<1>, C4<1>;
L_00000204ddf28ff0 .functor OR 1, L_00000204ddf29220, L_00000204ddffe250, C4<0>, C4<0>;
L_00000204ddecd2b0 .functor NOT 1, v00000204ddfe2760_0, C4<0>, C4<0>, C4<0>;
L_00000204ddecda90 .functor AND 1, v00000204ddf85a80_0, L_00000204ddecd2b0, C4<1>, C4<1>;
L_00000204ddecdef0 .functor NOT 1, v00000204ddfe2760_0, C4<0>, C4<0>, C4<0>;
L_00000204ddecd630 .functor AND 1, v00000204ddf85a80_0, L_00000204ddecdef0, C4<1>, C4<1>;
L_00000204ddecd860 .functor NOT 1, v00000204ddfe2760_0, C4<0>, C4<0>, C4<0>;
L_00000204de064060 .functor AND 1, v00000204ddf85a80_0, L_00000204ddecd860, C4<1>, C4<1>;
v00000204ddff9390_0 .net "ALUOutM", 31 0, v00000204ddfe1f40_0;  alias, 1 drivers
v00000204ddff8990_0 .net "ALUOutW", 31 0, v00000204ddff2dd0_0;  1 drivers
v00000204ddff87b0_0 .net "ALUSrcE", 0 0, L_00000204ddffffb0;  alias, 1 drivers
v00000204ddff97f0_0 .net "AluControlE", 2 0, v00000204ddf1bcb0_0;  alias, 1 drivers
v00000204ddff9930_0 .net "BranchD", 0 0, L_00000204ddfff510;  alias, 1 drivers
v00000204ddff82b0_0 .net "BranchM", 0 0, L_00000204ddfffe70;  alias, 1 drivers
v00000204ddff8b70_0 .net "ByteD", 0 0, L_00000204de000190;  alias, 1 drivers
v00000204ddff8850_0 .net "ByteResultW", 7 0, L_00000204de05e970;  1 drivers
v00000204ddff8350_0 .net "ByteStoreExt", 31 0, L_00000204de060b30;  1 drivers
v00000204ddff8490_0 .net "ByteW", 0 0, L_00000204de000230;  alias, 1 drivers
v00000204ddff8530_0 .net "ExtByteResultW", 31 0, L_00000204de05eb50;  1 drivers
v00000204ddff6d70_0 .net "JumpD", 0 0, L_00000204ddffe2f0;  alias, 1 drivers
v00000204ddff62d0_0 .net "JumpM", 0 0, L_00000204ddffe250;  alias, 1 drivers
v00000204ddff6eb0_0 .net "LoadD", 0 0, L_00000204ddffed90;  alias, 1 drivers
v00000204ddff6ff0_0 .net "MemWriteD", 0 0, L_00000204ddfffc90;  alias, 1 drivers
v00000204ddff7950_0 .net "MemtoRegW", 0 0, L_00000204ddffe390;  alias, 1 drivers
v00000204ddff71d0_0 .net "ReadData", 31 0, v00000204ddf858a0_0;  alias, 1 drivers
v00000204ddff60f0_0 .net "ReadDataW", 31 0, v00000204ddff2e70_0;  1 drivers
v00000204ddff6910_0 .net "RegWriteM", 0 0, L_00000204ddffe1b0;  alias, 1 drivers
v00000204ddff6730_0 .net "RegWriteW", 0 0, L_00000204ddffe890;  alias, 1 drivers
v00000204ddff69b0_0 .net "ResultW", 31 0, L_00000204de05faf0;  1 drivers
v00000204ddff7450_0 .net "SignImmD", 31 0, v00000204ddff8f30_0;  1 drivers
v00000204ddff67d0_0 .net "SignImmE", 31 0, v00000204ddfe37a0_0;  1 drivers
v00000204ddff8170_0 .net "SrcAE", 31 0, v00000204ddfe38e0_0;  1 drivers
v00000204ddff6190_0 .net "SrcBE", 31 0, L_00000204de061350;  1 drivers
v00000204ddff7d10_0 .net "StoreDataD", 31 0, L_00000204de060bd0;  1 drivers
v00000204ddff7130_0 .net "WriteDataE", 31 0, v00000204ddfe1a40_0;  1 drivers
v00000204ddff6230_0 .net "WriteDataM", 31 0, v00000204ddfe24e0_0;  alias, 1 drivers
v00000204ddff6a50_0 .net "WriteDataRFW", 31 0, L_00000204de060270;  1 drivers
v00000204ddff7bd0_0 .net "WriteRegE", 4 0, v00000204ddfe2300_0;  1 drivers
v00000204ddff7c70_0 .net "WriteRegM", 4 0, v00000204ddfe3840_0;  1 drivers
v00000204ddff5e70_0 .net "WriteRegW", 4 0, v00000204ddff28d0_0;  1 drivers
v00000204ddff6e10_0 .net *"_ivl_0", 0 0, L_00000204ddf290d0;  1 drivers
v00000204ddff5bf0_0 .net *"_ivl_12", 0 0, L_00000204ddf29220;  1 drivers
v00000204ddff8030_0 .net *"_ivl_15", 0 0, L_00000204ddf28ff0;  1 drivers
v00000204ddff6af0_0 .net *"_ivl_16", 31 0, L_00000204ddffe430;  1 drivers
L_00000204de001a88 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddff6b90_0 .net *"_ivl_19", 30 0, L_00000204de001a88;  1 drivers
v00000204ddff6870_0 .net *"_ivl_2", 0 0, L_00000204ddf29290;  1 drivers
L_00000204de001ad0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000204ddff6410_0 .net/2u *"_ivl_20", 31 0, L_00000204de001ad0;  1 drivers
v00000204ddff76d0_0 .net *"_ivl_22", 0 0, L_00000204ddfff290;  1 drivers
L_00000204de001b18 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000204ddff5ab0_0 .net/2s *"_ivl_24", 1 0, L_00000204de001b18;  1 drivers
L_00000204de001b60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204ddff7270_0 .net/2s *"_ivl_26", 1 0, L_00000204de001b60;  1 drivers
v00000204ddff64b0_0 .net *"_ivl_28", 1 0, L_00000204ddfff330;  1 drivers
v00000204ddff6c30_0 .net *"_ivl_38", 0 0, L_00000204ddecd2b0;  1 drivers
v00000204ddff7310_0 .net *"_ivl_48", 0 0, L_00000204ddecdef0;  1 drivers
v00000204ddff6f50_0 .net *"_ivl_52", 0 0, L_00000204ddecd860;  1 drivers
v00000204ddff79f0_0 .net *"_ivl_8", 0 0, L_00000204ddf291b0;  1 drivers
v00000204ddff6cd0_0 .net "alu_busy", 0 0, v00000204ddfe2760_0;  alias, 1 drivers
v00000204ddff6550_0 .net "aluresult", 31 0, v00000204ddfe2620_0;  1 drivers
v00000204ddff7e50_0 .net "bMux_PC_output", 31 0, L_00000204ddfff150;  1 drivers
v00000204ddff7db0_0 .net "b_alu_result", 31 0, v00000204ddfe28a0_0;  1 drivers
v00000204ddff6690_0 .net "b_alu_result_", 31 0, v00000204ddfe3020_0;  1 drivers
v00000204ddff7090_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddff65f0_0 .net "dhit", 0 0, v00000204ddf85a80_0;  alias, 1 drivers
v00000204ddff8210_0 .net "finalPC", 31 0, L_00000204ddffdb70;  1 drivers
L_00000204de001fe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204ddff73b0_0 .net "forwardA", 1 0, L_00000204de001fe0;  1 drivers
L_00000204de002028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204ddff5dd0_0 .net "forwardB", 1 0, L_00000204de002028;  1 drivers
v00000204ddff74f0_0 .net "fwAoutput", 31 0, L_00000204de060db0;  1 drivers
v00000204ddff7590_0 .net "fwBoutput", 31 0, L_00000204de060ef0;  1 drivers
v00000204ddff5b50_0 .net "instr", 31 0, v00000204ddff07b0_0;  1 drivers
v00000204ddff7ef0_0 .net "pcDE", 31 0, v00000204ddfe2080_0;  1 drivers
v00000204ddff7630_0 .net "pcEM", 31 0, v00000204ddfe35c0_0;  1 drivers
v00000204ddff7770_0 .net "pcFD", 31 0, v00000204ddff0990_0;  1 drivers
v00000204ddff6370_0 .net "pc_", 31 0, v00000204ddff3690_0;  1 drivers
v00000204ddff7810_0 .net "pc_en", 0 0, v00000204ddf86480_0;  alias, 1 drivers
v00000204ddff7a90_0 .net "pcf", 31 0, v00000204ddff2ab0_0;  alias, 1 drivers
v00000204ddff78b0_0 .net "ra1", 4 0, L_00000204ddfff470;  1 drivers
v00000204ddff5c90_0 .net "ra2", 4 0, L_00000204ddffdc10;  1 drivers
v00000204ddff7b30_0 .net "rd1", 31 0, L_00000204ddfff790;  1 drivers
v00000204ddff7f90_0 .net "rd2", 31 0, L_00000204de0610d0;  1 drivers
v00000204ddff80d0_0 .net "rd2E", 31 0, v00000204ddfe1c20_0;  1 drivers
v00000204ddff5d30_0 .net "reset", 0 0, v00000204ddffe9d0_0;  alias, 1 drivers
v00000204ddff5f10_0 .net "ri", 31 0, v00000204ddf868e0_0;  alias, 1 drivers
v00000204ddff5fb0_0 .net "sendNop", 0 0, L_00000204ddfff830;  alias, 1 drivers
v00000204ddff6050_0 .net "zero_", 0 0, v00000204ddfe1e00_0;  1 drivers
v00000204de000ff0_0 .net "zero_flag", 0 0, v00000204ddfe21c0_0;  1 drivers
L_00000204ddffe430 .concat [ 1 31 0 0], L_00000204ddf28ff0, L_00000204de001a88;
L_00000204ddfff290 .cmp/eq 32, L_00000204ddffe430, L_00000204de001ad0;
L_00000204ddfff330 .functor MUXZ 2, L_00000204de001b60, L_00000204de001b18, L_00000204ddfff290, C4<>;
L_00000204ddfff830 .part L_00000204ddfff330, 0, 1;
L_00000204ddfff470 .part v00000204ddff07b0_0, 15, 5;
L_00000204ddffdc10 .part v00000204ddff07b0_0, 20, 5;
L_00000204de0617b0 .part L_00000204de0610d0, 0, 8;
L_00000204de061710 .part v00000204ddff07b0_0, 7, 5;
L_00000204de0601d0 .part v00000204ddff2dd0_0, 0, 2;
L_00000204de05e010 .part v00000204ddff2e70_0, 24, 8;
L_00000204de05fa50 .part v00000204ddff2e70_0, 16, 8;
L_00000204de05db10 .part v00000204ddff2e70_0, 8, 8;
L_00000204de05f230 .part v00000204ddff2e70_0, 0, 8;
S_00000204ddfddd30 .scope module, "alu" "alu" 14 85, 15 6 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 32 "Y";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "busy";
L_00000204ddecd5c0 .functor NOT 32, L_00000204de061350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000204ddfe3520_0 .net "A", 31 0, L_00000204de060db0;  alias, 1 drivers
v00000204ddfe2bc0_0 .net "B", 31 0, L_00000204de061350;  alias, 1 drivers
v00000204ddfe2800_0 .net "Bout", 31 0, L_00000204de0613f0;  1 drivers
v00000204ddfe3340_0 .net "F", 2 0, v00000204ddf1bcb0_0;  alias, 1 drivers
v00000204ddfe29e0_0 .net "M", 31 0, L_00000204de05fe10;  1 drivers
v00000204ddfe2580_0 .net "S", 31 0, L_00000204de05f050;  1 drivers
v00000204ddfe2620_0 .var "Y", 31 0;
v00000204ddfe2ee0_0 .net *"_ivl_1", 0 0, L_00000204de060d10;  1 drivers
v00000204ddfe2440_0 .net *"_ivl_10", 31 0, L_00000204de05ee70;  1 drivers
L_00000204de001f98 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddfe1ea0_0 .net *"_ivl_13", 30 0, L_00000204de001f98;  1 drivers
v00000204ddfe2b20_0 .net *"_ivl_2", 31 0, L_00000204ddecd5c0;  1 drivers
v00000204ddfe2a80_0 .net *"_ivl_6", 31 0, L_00000204de060770;  1 drivers
v00000204ddfe23a0_0 .net *"_ivl_9", 0 0, L_00000204de0608b0;  1 drivers
v00000204ddfe2760_0 .var "busy", 0 0;
v00000204ddfe2f80_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddfe21c0_0 .var "zero_flag", 0 0;
E_00000204ddf50a00/0 .event anyedge, v00000204ddf1bcb0_0, v00000204ddfe3520_0, v00000204ddfe2800_0, v00000204ddfe2580_0;
E_00000204ddf50a00/1 .event anyedge, v00000204ddfe2bc0_0, v00000204ddfe2620_0;
E_00000204ddf50a00 .event/or E_00000204ddf50a00/0, E_00000204ddf50a00/1;
L_00000204de060d10 .part v00000204ddf1bcb0_0, 2, 1;
L_00000204de0613f0 .functor MUXZ 32, L_00000204de061350, L_00000204ddecd5c0, L_00000204de060d10, C4<>;
L_00000204de060770 .arith/sum 32, L_00000204de060db0, L_00000204de0613f0;
L_00000204de0608b0 .part v00000204ddf1bcb0_0, 2, 1;
L_00000204de05ee70 .concat [ 1 31 0 0], L_00000204de0608b0, L_00000204de001f98;
L_00000204de05f050 .arith/sum 32, L_00000204de060770, L_00000204de05ee70;
L_00000204de05fe10 .arith/mult 32, L_00000204de060db0, L_00000204de061350;
S_00000204ddfde690 .scope module, "aluPC" "aluPC" 14 86, 16 1 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "imm";
    .port_info 2 /OUTPUT 32 "b_alu_result";
v00000204ddfe2c60_0 .net "PC", 31 0, v00000204ddfe2080_0;  alias, 1 drivers
v00000204ddfe28a0_0 .var "b_alu_result", 31 0;
v00000204ddfe3660_0 .net "imm", 31 0, v00000204ddfe37a0_0;  alias, 1 drivers
E_00000204ddf50d00 .event anyedge, v00000204ddfe2c60_0, v00000204ddfe3660_0;
S_00000204ddfde370 .scope module, "alureg" "alureg" 14 87, 17 1 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcDE";
    .port_info 3 /INPUT 32 "aluresult";
    .port_info 4 /INPUT 1 "zero_flag";
    .port_info 5 /INPUT 32 "b_alu_result";
    .port_info 6 /INPUT 32 "WriteDataE";
    .port_info 7 /INPUT 5 "writereg_";
    .port_info 8 /INPUT 1 "sendNop";
    .port_info 9 /OUTPUT 32 "aluout";
    .port_info 10 /OUTPUT 1 "zero_flagM";
    .port_info 11 /OUTPUT 32 "b_alu_result_";
    .port_info 12 /OUTPUT 32 "WriteDataM";
    .port_info 13 /OUTPUT 5 "writereg";
    .port_info 14 /OUTPUT 32 "pcEM";
v00000204ddfe2d00_0 .net "WriteDataE", 31 0, v00000204ddfe1a40_0;  alias, 1 drivers
v00000204ddfe24e0_0 .var "WriteDataM", 31 0;
v00000204ddfe1f40_0 .var "aluout", 31 0;
v00000204ddfe2da0_0 .net "aluresult", 31 0, v00000204ddfe2620_0;  alias, 1 drivers
v00000204ddfe2940_0 .net "b_alu_result", 31 0, v00000204ddfe28a0_0;  alias, 1 drivers
v00000204ddfe3020_0 .var "b_alu_result_", 31 0;
v00000204ddfe2260_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddfe30c0_0 .net "en", 0 0, L_00000204ddecd630;  1 drivers
v00000204ddfe33e0_0 .net "pcDE", 31 0, v00000204ddfe2080_0;  alias, 1 drivers
v00000204ddfe35c0_0 .var "pcEM", 31 0;
v00000204ddfe2120_0 .net "sendNop", 0 0, L_00000204ddfff830;  alias, 1 drivers
v00000204ddfe3840_0 .var "writereg", 4 0;
v00000204ddfe3700_0 .net "writereg_", 4 0, v00000204ddfe2300_0;  alias, 1 drivers
v00000204ddfe1cc0_0 .net "zero_flag", 0 0, v00000204ddfe21c0_0;  alias, 1 drivers
v00000204ddfe1e00_0 .var "zero_flagM", 0 0;
S_00000204ddfddba0 .scope module, "areg" "areg" 14 78, 18 1 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "pcFD";
    .port_info 3 /INPUT 32 "rd1";
    .port_info 4 /INPUT 32 "rd2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "SignImm_";
    .port_info 7 /INPUT 1 "sendNop";
    .port_info 8 /OUTPUT 32 "SrcAE";
    .port_info 9 /OUTPUT 32 "SrcBE";
    .port_info 10 /OUTPUT 5 "WriteRegE";
    .port_info 11 /OUTPUT 32 "WriteDataE";
    .port_info 12 /OUTPUT 32 "SignImm";
    .port_info 13 /OUTPUT 32 "pcDE";
v00000204ddfe37a0_0 .var "SignImm", 31 0;
v00000204ddfe1ae0_0 .net "SignImm_", 31 0, v00000204ddff8f30_0;  alias, 1 drivers
v00000204ddfe38e0_0 .var "SrcAE", 31 0;
v00000204ddfe1c20_0 .var "SrcBE", 31 0;
v00000204ddfe1a40_0 .var "WriteDataE", 31 0;
v00000204ddfe2300_0 .var "WriteRegE", 4 0;
v00000204ddfe1d60_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddfe1fe0_0 .net "en", 0 0, L_00000204ddecda90;  1 drivers
v00000204ddfe2080_0 .var "pcDE", 31 0;
v00000204ddfe4b30_0 .net "pcFD", 31 0, v00000204ddff0990_0;  alias, 1 drivers
v00000204ddfe4310_0 .net "rd", 4 0, L_00000204de061710;  1 drivers
v00000204ddfe5170_0 .net "rd1", 31 0, L_00000204ddfff790;  alias, 1 drivers
v00000204ddfe4d10_0 .net "rd2", 31 0, L_00000204de060bd0;  alias, 1 drivers
v00000204ddfe3b90_0 .net "sendNop", 0 0, L_00000204ddfff830;  alias, 1 drivers
S_00000204ddfde820 .scope module, "extbytewrite" "signext" 14 96, 19 6 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_00000204ddf51480 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v00000204ddfe4e50_0 .net *"_ivl_1", 0 0, L_00000204de05edd0;  1 drivers
v00000204ddfe57b0_0 .net *"_ivl_2", 7 0, L_00000204de05e1f0;  1 drivers
v00000204ddfe43b0_0 .net *"_ivl_4", 15 0, L_00000204de05f190;  1 drivers
L_00000204de002070 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddfe3ff0_0 .net *"_ivl_9", 15 0, L_00000204de002070;  1 drivers
v00000204ddfe49f0_0 .net "a", 7 0, L_00000204de05e970;  alias, 1 drivers
v00000204ddfe4630_0 .net "y", 31 0, L_00000204de05eb50;  alias, 1 drivers
L_00000204de05edd0 .part L_00000204de05e970, 7, 1;
LS_00000204de05e1f0_0_0 .concat [ 1 1 1 1], L_00000204de05edd0, L_00000204de05edd0, L_00000204de05edd0, L_00000204de05edd0;
LS_00000204de05e1f0_0_4 .concat [ 1 1 1 1], L_00000204de05edd0, L_00000204de05edd0, L_00000204de05edd0, L_00000204de05edd0;
L_00000204de05e1f0 .concat [ 4 4 0 0], LS_00000204de05e1f0_0_0, LS_00000204de05e1f0_0_4;
L_00000204de05f190 .concat [ 8 8 0 0], L_00000204de05e970, L_00000204de05e1f0;
L_00000204de05eb50 .concat [ 16 16 0 0], L_00000204de05f190, L_00000204de002070;
S_00000204ddfef1e0 .scope module, "extrd2" "signext" 14 75, 19 6 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "y";
P_00000204ddf51b80 .param/l "WIDTH" 0 19 6, +C4<00000000000000000000000000001000>;
v00000204ddfe4c70_0 .net *"_ivl_1", 0 0, L_00000204de0615d0;  1 drivers
v00000204ddfe4450_0 .net *"_ivl_2", 7 0, L_00000204de061490;  1 drivers
v00000204ddfe4a90_0 .net *"_ivl_4", 15 0, L_00000204de061170;  1 drivers
L_00000204de001ec0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddfe4590_0 .net *"_ivl_9", 15 0, L_00000204de001ec0;  1 drivers
v00000204ddfe46d0_0 .net "a", 7 0, L_00000204de0617b0;  1 drivers
v00000204ddfe3c30_0 .net "y", 31 0, L_00000204de060b30;  alias, 1 drivers
L_00000204de0615d0 .part L_00000204de0617b0, 7, 1;
LS_00000204de061490_0_0 .concat [ 1 1 1 1], L_00000204de0615d0, L_00000204de0615d0, L_00000204de0615d0, L_00000204de0615d0;
LS_00000204de061490_0_4 .concat [ 1 1 1 1], L_00000204de0615d0, L_00000204de0615d0, L_00000204de0615d0, L_00000204de0615d0;
L_00000204de061490 .concat [ 4 4 0 0], LS_00000204de061490_0_0, LS_00000204de061490_0_4;
L_00000204de061170 .concat [ 8 8 0 0], L_00000204de0617b0, L_00000204de061490;
L_00000204de060b30 .concat [ 16 16 0 0], L_00000204de061170, L_00000204de001ec0;
S_00000204ddfedd90 .scope module, "forwardUnit" "forwardUnit" 14 89, 20 2 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "r1A";
    .port_info 1 /INPUT 32 "r1B";
    .port_info 2 /INPUT 1 "regWriteM";
    .port_info 3 /INPUT 1 "regWriteW";
    .port_info 4 /INPUT 32 "rd_M";
    .port_info 5 /INPUT 32 "rd_W";
    .port_info 6 /OUTPUT 2 "ForwardA";
    .port_info 7 /OUTPUT 2 "ForwardB";
v00000204ddfe5490_0 .net "ForwardA", 1 0, L_00000204de001fe0;  alias, 1 drivers
v00000204ddfe58f0_0 .net "ForwardB", 1 0, L_00000204de002028;  alias, 1 drivers
v00000204ddfe4770_0 .net "r1A", 31 0, v00000204ddfe38e0_0;  alias, 1 drivers
v00000204ddfe3a50_0 .net "r1B", 31 0, v00000204ddfe1c20_0;  alias, 1 drivers
v00000204ddfe3af0_0 .net "rd_M", 31 0, v00000204ddfe1f40_0;  alias, 1 drivers
v00000204ddfe4db0_0 .net "rd_W", 31 0, L_00000204de05faf0;  alias, 1 drivers
v00000204ddfe4ef0_0 .net "regWriteM", 0 0, L_00000204ddffe1b0;  alias, 1 drivers
v00000204ddfe48b0_0 .net "regWriteW", 0 0, L_00000204ddffe890;  alias, 1 drivers
S_00000204ddfef500 .scope module, "fwA" "mux4Full" 14 82, 21 6 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 32 "d3";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d1";
    .port_info 4 /INPUT 32 "d0";
    .port_info 5 /OUTPUT 32 "y";
P_00000204ddf52580 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v00000204ddfe5210_0 .net "d0", 31 0, v00000204ddfe38e0_0;  alias, 1 drivers
v00000204ddfe5710_0 .net "d1", 31 0, L_00000204de05faf0;  alias, 1 drivers
v00000204ddfe4810_0 .net "d2", 31 0, v00000204ddfe1f40_0;  alias, 1 drivers
L_00000204de001f08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddfe52b0_0 .net "d3", 31 0, L_00000204de001f08;  1 drivers
v00000204ddfe3eb0_0 .net "i0", 31 0, L_00000204de061850;  1 drivers
v00000204ddfe3f50_0 .net "i1", 31 0, L_00000204de0618f0;  1 drivers
v00000204ddfe5350_0 .net "s", 1 0, L_00000204de001fe0;  alias, 1 drivers
v00000204ddfe53f0_0 .net "y", 31 0, L_00000204de060db0;  alias, 1 drivers
E_00000204ddf51cc0/0 .event anyedge, v00000204ddfe38e0_0, v00000204ddfe4db0_0, v00000204ddf86520_0, v00000204ddfe3cd0_0;
E_00000204ddf51cc0/1 .event anyedge, v00000204ddfe3520_0, v00000204ddfe5490_0;
E_00000204ddf51cc0 .event/or E_00000204ddf51cc0/0, E_00000204ddf51cc0/1;
L_00000204de060950 .part L_00000204de001fe0, 1, 1;
L_00000204de061210 .part L_00000204de001fe0, 1, 1;
L_00000204de060c70 .part L_00000204de001fe0, 0, 1;
S_00000204ddfee6f0 .scope module, "mux0" "mux2" 21 13, 22 6 0, S_00000204ddfef500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_00000204ddf51f00 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v00000204ddfe5670_0 .net "d0", 31 0, v00000204ddfe38e0_0;  alias, 1 drivers
v00000204ddfe4f90_0 .net "d1", 31 0, v00000204ddfe1f40_0;  alias, 1 drivers
v00000204ddfe5030_0 .net "s", 0 0, L_00000204de060950;  1 drivers
v00000204ddfe5530_0 .net "y", 31 0, L_00000204de061850;  alias, 1 drivers
L_00000204de061850 .functor MUXZ 32, v00000204ddfe38e0_0, v00000204ddfe1f40_0, L_00000204de060950, C4<>;
S_00000204ddfef370 .scope module, "mux1" "mux2" 21 14, 22 6 0, S_00000204ddfef500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_00000204ddf51d40 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v00000204ddfe4bd0_0 .net "d0", 31 0, L_00000204de05faf0;  alias, 1 drivers
v00000204ddfe3cd0_0 .net "d1", 31 0, L_00000204de001f08;  alias, 1 drivers
v00000204ddfe50d0_0 .net "s", 0 0, L_00000204de061210;  1 drivers
v00000204ddfe44f0_0 .net "y", 31 0, L_00000204de0618f0;  alias, 1 drivers
L_00000204de0618f0 .functor MUXZ 32, L_00000204de05faf0, L_00000204de001f08, L_00000204de061210, C4<>;
S_00000204ddfedf20 .scope module, "mux2" "mux2" 21 15, 22 6 0, S_00000204ddfef500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_00000204ddf52280 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v00000204ddfe5850_0 .net "d0", 31 0, L_00000204de061850;  alias, 1 drivers
v00000204ddfe3e10_0 .net "d1", 31 0, L_00000204de0618f0;  alias, 1 drivers
v00000204ddfe3d70_0 .net "s", 0 0, L_00000204de060c70;  1 drivers
v00000204ddfe4950_0 .net "y", 31 0, L_00000204de060db0;  alias, 1 drivers
L_00000204de060db0 .functor MUXZ 32, L_00000204de061850, L_00000204de0618f0, L_00000204de060c70, C4<>;
S_00000204ddfef690 .scope module, "fwB" "mux4Full" 14 83, 21 6 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 32 "d3";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 32 "d1";
    .port_info 4 /INPUT 32 "d0";
    .port_info 5 /OUTPUT 32 "y";
P_00000204ddf52380 .param/l "WIDTH" 0 21 6, +C4<00000000000000000000000000100000>;
v00000204ddff0530_0 .net "d0", 31 0, v00000204ddfe1c20_0;  alias, 1 drivers
v00000204ddff0030_0 .net "d1", 31 0, L_00000204de05faf0;  alias, 1 drivers
v00000204ddff1cf0_0 .net "d2", 31 0, v00000204ddfe1f40_0;  alias, 1 drivers
L_00000204de001f50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddff1110_0 .net "d3", 31 0, L_00000204de001f50;  1 drivers
v00000204ddff00d0_0 .net "i0", 31 0, L_00000204de060450;  1 drivers
v00000204ddff0490_0 .net "i1", 31 0, L_00000204de0612b0;  1 drivers
v00000204ddff17f0_0 .net "s", 1 0, L_00000204de002028;  alias, 1 drivers
v00000204ddff0d50_0 .net "y", 31 0, L_00000204de060ef0;  alias, 1 drivers
E_00000204ddf51d80/0 .event anyedge, v00000204ddfe1c20_0, v00000204ddfe4db0_0, v00000204ddf86520_0, v00000204ddfeff90_0;
E_00000204ddf51d80/1 .event anyedge, v00000204ddff1a70_0, v00000204ddfe58f0_0;
E_00000204ddf51d80 .event/or E_00000204ddf51d80/0, E_00000204ddf51d80/1;
L_00000204de060590 .part L_00000204de002028, 1, 1;
L_00000204de060630 .part L_00000204de002028, 1, 1;
L_00000204de060f90 .part L_00000204de002028, 0, 1;
S_00000204ddfeed30 .scope module, "mux0" "mux2" 21 13, 22 6 0, S_00000204ddfef690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_00000204ddf51dc0 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v00000204ddfe55d0_0 .net "d0", 31 0, v00000204ddfe1c20_0;  alias, 1 drivers
v00000204ddfe4090_0 .net "d1", 31 0, v00000204ddfe1f40_0;  alias, 1 drivers
v00000204ddfe4130_0 .net "s", 0 0, L_00000204de060590;  1 drivers
v00000204ddfe41d0_0 .net "y", 31 0, L_00000204de060450;  alias, 1 drivers
L_00000204de060450 .functor MUXZ 32, v00000204ddfe1c20_0, v00000204ddfe1f40_0, L_00000204de060590, C4<>;
S_00000204ddfee880 .scope module, "mux1" "mux2" 21 14, 22 6 0, S_00000204ddfef690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_00000204ddf52600 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v00000204ddfe4270_0 .net "d0", 31 0, L_00000204de05faf0;  alias, 1 drivers
v00000204ddfeff90_0 .net "d1", 31 0, L_00000204de001f50;  alias, 1 drivers
v00000204ddff02b0_0 .net "s", 0 0, L_00000204de060630;  1 drivers
v00000204ddff08f0_0 .net "y", 31 0, L_00000204de0612b0;  alias, 1 drivers
L_00000204de0612b0 .functor MUXZ 32, L_00000204de05faf0, L_00000204de001f50, L_00000204de060630, C4<>;
S_00000204ddfee240 .scope module, "mux2" "mux2" 21 15, 22 6 0, S_00000204ddfef690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_00000204ddf524c0 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v00000204ddff03f0_0 .net "d0", 31 0, L_00000204de060450;  alias, 1 drivers
v00000204ddff1750_0 .net "d1", 31 0, L_00000204de0612b0;  alias, 1 drivers
v00000204ddff1610_0 .net "s", 0 0, L_00000204de060f90;  1 drivers
v00000204ddff1a70_0 .net "y", 31 0, L_00000204de060ef0;  alias, 1 drivers
L_00000204de060ef0 .functor MUXZ 32, L_00000204de060450, L_00000204de0612b0, L_00000204de060f90, C4<>;
S_00000204ddfee3d0 .scope module, "instreg" "instreg" 14 68, 23 1 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "dhit";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 32 "rd";
    .port_info 4 /OUTPUT 32 "instr";
    .port_info 5 /OUTPUT 32 "pcFD";
v00000204ddff1bb0_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddff0ad0_0 .net "dhit", 0 0, L_00000204ddf28f80;  1 drivers
v00000204ddff07b0_0 .var "instr", 31 0;
v00000204ddff1d90_0 .net "pc", 31 0, v00000204ddff2ab0_0;  alias, 1 drivers
v00000204ddff0990_0 .var "pcFD", 31 0;
v00000204ddff1250_0 .net "rd", 31 0, v00000204ddf868e0_0;  alias, 1 drivers
S_00000204ddfee0b0 .scope module, "muxALUSrcBE" "mux2" 14 84, 22 6 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_00000204ddf51f40 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v00000204ddff0850_0 .net "d0", 31 0, L_00000204de060ef0;  alias, 1 drivers
v00000204ddff0df0_0 .net "d1", 31 0, v00000204ddfe37a0_0;  alias, 1 drivers
v00000204ddff1c50_0 .net "s", 0 0, L_00000204ddffffb0;  alias, 1 drivers
v00000204ddff0670_0 .net "y", 31 0, L_00000204de061350;  alias, 1 drivers
L_00000204de061350 .functor MUXZ 32, L_00000204de060ef0, v00000204ddfe37a0_0, L_00000204ddffffb0, C4<>;
S_00000204ddfedc00 .scope module, "muxMemToReg" "mux2" 14 99, 22 6 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_00000204ddf525c0 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v00000204ddff19d0_0 .net "d0", 31 0, v00000204ddff2dd0_0;  alias, 1 drivers
v00000204ddff20b0_0 .net "d1", 31 0, v00000204ddff2e70_0;  alias, 1 drivers
v00000204ddff05d0_0 .net "s", 0 0, L_00000204ddffe390;  alias, 1 drivers
v00000204ddff0710_0 .net "y", 31 0, L_00000204de05faf0;  alias, 1 drivers
L_00000204de05faf0 .functor MUXZ 32, v00000204ddff2dd0_0, v00000204ddff2e70_0, L_00000204ddffe390, C4<>;
S_00000204ddfef820 .scope module, "muxPCBranch" "mux2" 14 65, 22 6 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_00000204ddf52140 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v00000204ddff0210_0 .net "d0", 31 0, v00000204ddff3690_0;  alias, 1 drivers
v00000204ddff0a30_0 .net "d1", 31 0, v00000204ddfe3020_0;  alias, 1 drivers
v00000204ddff0e90_0 .net "s", 0 0, L_00000204ddf29060;  1 drivers
v00000204ddff0b70_0 .net "y", 31 0, L_00000204ddfff150;  alias, 1 drivers
L_00000204ddfff150 .functor MUXZ 32, v00000204ddff3690_0, v00000204ddfe3020_0, L_00000204ddf29060, C4<>;
S_00000204ddfee560 .scope module, "muxPCJump" "mux2" 14 66, 22 6 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_00000204ddf523c0 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v00000204ddff0c10_0 .net "d0", 31 0, L_00000204ddfff150;  alias, 1 drivers
v00000204ddfefa90_0 .net "d1", 31 0, v00000204ddfe1f40_0;  alias, 1 drivers
v00000204ddff0350_0 .net "s", 0 0, L_00000204ddffe250;  alias, 1 drivers
v00000204ddff2150_0 .net "y", 31 0, L_00000204ddffdb70;  alias, 1 drivers
L_00000204ddffdb70 .functor MUXZ 32, L_00000204ddfff150, v00000204ddfe1f40_0, L_00000204ddffe250, C4<>;
S_00000204ddfeea10 .scope module, "muxStoreData" "mux2" 14 76, 22 6 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_00000204ddf526c0 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v00000204ddff0cb0_0 .net "d0", 31 0, L_00000204de0610d0;  alias, 1 drivers
v00000204ddff1e30_0 .net "d1", 31 0, L_00000204de060b30;  alias, 1 drivers
v00000204ddff0f30_0 .net "s", 0 0, L_00000204de000190;  alias, 1 drivers
v00000204ddff11b0_0 .net "y", 31 0, L_00000204de060bd0;  alias, 1 drivers
L_00000204de060bd0 .functor MUXZ 32, L_00000204de0610d0, L_00000204de060b30, L_00000204de000190, C4<>;
S_00000204ddfeeba0 .scope module, "muxbyte" "mux4" 14 95, 24 8 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "d3";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d1";
    .port_info 4 /INPUT 8 "d0";
    .port_info 5 /OUTPUT 8 "y";
P_00000204ddf52300 .param/l "WIDTH" 0 24 8, +C4<00000000000000000000000000001000>;
v00000204ddff2010_0 .net "d0", 7 0, L_00000204de05f230;  1 drivers
v00000204ddff0170_0 .net "d1", 7 0, L_00000204de05db10;  1 drivers
v00000204ddff1890_0 .net "d2", 7 0, L_00000204de05fa50;  1 drivers
v00000204ddfefb30_0 .net "d3", 7 0, L_00000204de05e010;  1 drivers
v00000204ddff1930_0 .net "i0", 7 0, L_00000204de05e150;  1 drivers
v00000204ddfefd10_0 .net "i1", 7 0, L_00000204de05e5b0;  1 drivers
v00000204ddfefbd0_0 .net "s", 1 0, L_00000204de0601d0;  1 drivers
v00000204ddfefc70_0 .net "y", 7 0, L_00000204de05e970;  alias, 1 drivers
E_00000204ddf51e00/0 .event anyedge, v00000204ddff0fd0_0, v00000204ddff1430_0, v00000204ddff12f0_0, v00000204ddff21f0_0;
E_00000204ddf51e00/1 .event anyedge, v00000204ddfe49f0_0, v00000204ddfefbd0_0;
E_00000204ddf51e00 .event/or E_00000204ddf51e00/0, E_00000204ddf51e00/1;
L_00000204de05f0f0 .part L_00000204de0601d0, 1, 1;
L_00000204de05fc30 .part L_00000204de0601d0, 1, 1;
L_00000204de05ded0 .part L_00000204de0601d0, 0, 1;
S_00000204ddfeda70 .scope module, "mux0" "mux2" 24 15, 22 6 0, S_00000204ddfeeba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_00000204ddf51700 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000001000>;
v00000204ddff0fd0_0 .net "d0", 7 0, L_00000204de05f230;  alias, 1 drivers
v00000204ddff12f0_0 .net "d1", 7 0, L_00000204de05fa50;  alias, 1 drivers
v00000204ddff1070_0 .net "s", 0 0, L_00000204de05f0f0;  1 drivers
v00000204ddff1390_0 .net "y", 7 0, L_00000204de05e150;  alias, 1 drivers
L_00000204de05e150 .functor MUXZ 8, L_00000204de05f230, L_00000204de05fa50, L_00000204de05f0f0, C4<>;
S_00000204ddfeeec0 .scope module, "mux1" "mux2" 24 16, 22 6 0, S_00000204ddfeeba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_00000204ddf52240 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000001000>;
v00000204ddff1430_0 .net "d0", 7 0, L_00000204de05db10;  alias, 1 drivers
v00000204ddff21f0_0 .net "d1", 7 0, L_00000204de05e010;  alias, 1 drivers
v00000204ddff1f70_0 .net "s", 0 0, L_00000204de05fc30;  1 drivers
v00000204ddff1ed0_0 .net "y", 7 0, L_00000204de05e5b0;  alias, 1 drivers
L_00000204de05e5b0 .functor MUXZ 8, L_00000204de05db10, L_00000204de05e010, L_00000204de05fc30, C4<>;
S_00000204ddfef050 .scope module, "mux2" "mux2" 24 17, 22 6 0, S_00000204ddfeeba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "y";
P_00000204ddf51b00 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000001000>;
v00000204ddff14d0_0 .net "d0", 7 0, L_00000204de05e150;  alias, 1 drivers
v00000204ddff1b10_0 .net "d1", 7 0, L_00000204de05e5b0;  alias, 1 drivers
v00000204ddff1570_0 .net "s", 0 0, L_00000204de05ded0;  1 drivers
v00000204ddff16b0_0 .net "y", 7 0, L_00000204de05e970;  alias, 1 drivers
L_00000204de05e970 .functor MUXZ 8, L_00000204de05e150, L_00000204de05e5b0, L_00000204de05ded0, C4<>;
S_00000204ddff4580 .scope module, "muxbytewrite" "mux2" 14 97, 22 6 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s";
    .port_info 1 /INPUT 32 "d0";
    .port_info 2 /INPUT 32 "d1";
    .port_info 3 /OUTPUT 32 "y";
P_00000204ddf51780 .param/l "WIDTH" 0 22 6, +C4<00000000000000000000000000100000>;
v00000204ddfefdb0_0 .net "d0", 31 0, L_00000204de05faf0;  alias, 1 drivers
v00000204ddfefe50_0 .net "d1", 31 0, L_00000204de05eb50;  alias, 1 drivers
v00000204ddfefef0_0 .net "s", 0 0, L_00000204de000230;  alias, 1 drivers
v00000204ddff2830_0 .net "y", 31 0, L_00000204de060270;  alias, 1 drivers
L_00000204de060270 .functor MUXZ 32, L_00000204de05faf0, L_00000204de05eb50, L_00000204de000230, C4<>;
S_00000204ddff5070 .scope module, "pc" "pc" 14 64, 25 1 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_";
    .port_info 4 /OUTPUT 32 "pc";
v00000204ddff32d0_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddff37d0_0 .net "en", 0 0, L_00000204ddf29140;  1 drivers
v00000204ddff2ab0_0 .var "pc", 31 0;
v00000204ddff34b0_0 .net "pc_", 31 0, L_00000204ddffdb70;  alias, 1 drivers
v00000204ddff2d30_0 .net "reset", 0 0, v00000204ddffe9d0_0;  alias, 1 drivers
E_00000204ddf520c0 .event posedge, v00000204ddfdd800_0, v00000204ddf85580_0;
S_00000204ddff4710 .scope module, "pc_plus4" "pc_plus4" 14 67, 26 1 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "pc_";
v00000204ddff3550_0 .net "pc", 31 0, v00000204ddff2ab0_0;  alias, 1 drivers
v00000204ddff3690_0 .var "pc_", 31 0;
E_00000204ddf52640 .event anyedge, v00000204ddf85760_0;
S_00000204ddff5200 .scope module, "rdreg" "rdreg" 14 93, 27 1 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 32 "rd";
    .port_info 3 /INPUT 5 "wrE";
    .port_info 4 /INPUT 32 "ALUOutM";
    .port_info 5 /OUTPUT 32 "result";
    .port_info 6 /OUTPUT 5 "wrW";
    .port_info 7 /OUTPUT 32 "ALUOutW";
v00000204ddff2c90_0 .net "ALUOutM", 31 0, v00000204ddfe1f40_0;  alias, 1 drivers
v00000204ddff2dd0_0 .var "ALUOutW", 31 0;
v00000204ddff2b50_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddff35f0_0 .net "en", 0 0, L_00000204de064060;  1 drivers
v00000204ddff2650_0 .net "rd", 31 0, v00000204ddf858a0_0;  alias, 1 drivers
v00000204ddff2e70_0 .var "result", 31 0;
v00000204ddff2f10_0 .net "wrE", 4 0, v00000204ddfe3840_0;  alias, 1 drivers
v00000204ddff28d0_0 .var "wrW", 4 0;
S_00000204ddff4260 .scope module, "regfile" "regfile" 14 74, 28 7 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "we3";
    .port_info 3 /INPUT 5 "ra1";
    .port_info 4 /INPUT 5 "ra2";
    .port_info 5 /INPUT 5 "wa3";
    .port_info 6 /INPUT 32 "wd3";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v00000204ddff3870_0 .net *"_ivl_0", 31 0, L_00000204ddfff5b0;  1 drivers
v00000204ddff2510_0 .net *"_ivl_10", 6 0, L_00000204ddffdfd0;  1 drivers
L_00000204de001c38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204ddff26f0_0 .net *"_ivl_13", 1 0, L_00000204de001c38;  1 drivers
L_00000204de001c80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddff3730_0 .net/2u *"_ivl_14", 31 0, L_00000204de001c80;  1 drivers
v00000204ddff2790_0 .net *"_ivl_18", 31 0, L_00000204ddffe070;  1 drivers
L_00000204de001cc8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddff3370_0 .net *"_ivl_21", 26 0, L_00000204de001cc8;  1 drivers
L_00000204de001d10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddff2290_0 .net/2u *"_ivl_22", 31 0, L_00000204de001d10;  1 drivers
v00000204ddff2330_0 .net *"_ivl_24", 0 0, L_00000204ddfff8d0;  1 drivers
v00000204ddff2970_0 .net *"_ivl_26", 31 0, L_00000204ddfff970;  1 drivers
L_00000204de001d58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddff2fb0_0 .net *"_ivl_29", 26 0, L_00000204de001d58;  1 drivers
L_00000204de001ba8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddff23d0_0 .net *"_ivl_3", 26 0, L_00000204de001ba8;  1 drivers
L_00000204de001da0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000204ddff3230_0 .net/2u *"_ivl_30", 31 0, L_00000204de001da0;  1 drivers
v00000204ddff2a10_0 .net *"_ivl_32", 0 0, L_00000204de060310;  1 drivers
v00000204ddff2470_0 .net *"_ivl_34", 31 0, L_00000204de061030;  1 drivers
v00000204ddff3190_0 .net *"_ivl_36", 6 0, L_00000204de060e50;  1 drivers
L_00000204de001de8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204ddff3410_0 .net *"_ivl_39", 1 0, L_00000204de001de8;  1 drivers
L_00000204de001bf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddff25b0_0 .net/2u *"_ivl_4", 31 0, L_00000204de001bf0;  1 drivers
L_00000204de001e30 .functor BUFT 1, C4<00000000000000000000000100000010>, C4<0>, C4<0>, C4<0>;
v00000204ddff2bf0_0 .net/2u *"_ivl_40", 31 0, L_00000204de001e30;  1 drivers
v00000204ddff3050_0 .net *"_ivl_42", 31 0, L_00000204de060a90;  1 drivers
L_00000204de001e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000204ddff30f0_0 .net/2u *"_ivl_44", 31 0, L_00000204de001e78;  1 drivers
v00000204ddff9570_0 .net *"_ivl_6", 0 0, L_00000204ddfff6f0;  1 drivers
v00000204ddff85d0_0 .net *"_ivl_8", 31 0, L_00000204ddffdf30;  1 drivers
v00000204ddff8670_0 .net "clk", 0 0, v00000204ddffe930_0;  alias, 1 drivers
v00000204ddff9110_0 .net "ra1", 4 0, L_00000204ddfff470;  alias, 1 drivers
v00000204ddff83f0_0 .net "ra2", 4 0, L_00000204ddffdc10;  alias, 1 drivers
v00000204ddff8cb0_0 .net "rd1", 31 0, L_00000204ddfff790;  alias, 1 drivers
v00000204ddff8d50_0 .net "rd2", 31 0, L_00000204de0610d0;  alias, 1 drivers
v00000204ddff8a30_0 .net "reset", 0 0, v00000204ddffe9d0_0;  alias, 1 drivers
v00000204ddff9430 .array "rf", 0 31, 31 0;
v00000204ddff9890_0 .net "wa3", 4 0, v00000204ddff28d0_0;  alias, 1 drivers
v00000204ddff91b0_0 .net "wd3", 31 0, L_00000204de05faf0;  alias, 1 drivers
v00000204ddff9610_0 .net "we3", 0 0, L_00000204ddffe890;  alias, 1 drivers
E_00000204ddf51ec0/0 .event anyedge, v00000204ddfdd800_0;
E_00000204ddf51ec0/1 .event posedge, v00000204ddf85580_0;
E_00000204ddf51ec0 .event/or E_00000204ddf51ec0/0, E_00000204ddf51ec0/1;
L_00000204ddfff5b0 .concat [ 5 27 0 0], L_00000204ddfff470, L_00000204de001ba8;
L_00000204ddfff6f0 .cmp/ne 32, L_00000204ddfff5b0, L_00000204de001bf0;
L_00000204ddffdf30 .array/port v00000204ddff9430, L_00000204ddffdfd0;
L_00000204ddffdfd0 .concat [ 5 2 0 0], L_00000204ddfff470, L_00000204de001c38;
L_00000204ddfff790 .functor MUXZ 32, L_00000204de001c80, L_00000204ddffdf30, L_00000204ddfff6f0, C4<>;
L_00000204ddffe070 .concat [ 5 27 0 0], L_00000204ddffdc10, L_00000204de001cc8;
L_00000204ddfff8d0 .cmp/ne 32, L_00000204ddffe070, L_00000204de001d10;
L_00000204ddfff970 .concat [ 5 27 0 0], L_00000204ddffdc10, L_00000204de001d58;
L_00000204de060310 .cmp/ne 32, L_00000204ddfff970, L_00000204de001da0;
L_00000204de061030 .array/port v00000204ddff9430, L_00000204de060e50;
L_00000204de060e50 .concat [ 5 2 0 0], L_00000204ddffdc10, L_00000204de001de8;
L_00000204de060a90 .functor MUXZ 32, L_00000204de001e30, L_00000204de061030, L_00000204de060310, C4<>;
L_00000204de0610d0 .functor MUXZ 32, L_00000204de001e78, L_00000204de060a90, L_00000204ddfff8d0, C4<>;
S_00000204ddff4a30 .scope module, "signImm" "signextD" 14 77, 29 6 0, S_00000204ddfde500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 1 "isLoad";
    .port_info 2 /INPUT 1 "isStore";
    .port_info 3 /INPUT 1 "isBranch";
    .port_info 4 /INPUT 1 "isJump";
    .port_info 5 /OUTPUT 32 "y";
v00000204ddff9250_0 .net *"_ivl_1", 0 0, L_00000204de0604f0;  1 drivers
v00000204ddff8ad0_0 .net *"_ivl_11", 6 0, L_00000204de0609f0;  1 drivers
v00000204ddff94d0_0 .net *"_ivl_13", 4 0, L_00000204de061530;  1 drivers
v00000204ddff92f0_0 .net *"_ivl_3", 0 0, L_00000204de060810;  1 drivers
v00000204ddff8710_0 .net *"_ivl_5", 5 0, L_00000204de061990;  1 drivers
v00000204ddff96b0_0 .net *"_ivl_7", 3 0, L_00000204de0606d0;  1 drivers
v00000204ddff8c10_0 .net "instr", 31 0, v00000204ddff07b0_0;  alias, 1 drivers
v00000204ddff8df0_0 .net "isBranch", 0 0, L_00000204ddfff510;  alias, 1 drivers
v00000204ddff88f0_0 .net "isJump", 0 0, L_00000204ddffe2f0;  alias, 1 drivers
v00000204ddff8fd0_0 .net "isLoad", 0 0, L_00000204ddffed90;  alias, 1 drivers
v00000204ddff9070_0 .net "isStore", 0 0, L_00000204ddfffc90;  alias, 1 drivers
v00000204ddff8e90_0 .net "tempBranch", 11 0, L_00000204de0603b0;  1 drivers
v00000204ddff9750_0 .net "tempStore", 11 0, L_00000204de061670;  1 drivers
v00000204ddff8f30_0 .var "y", 31 0;
E_00000204ddf52180/0 .event anyedge, v00000204ddfdc7c0_0, v00000204ddff07b0_0, v00000204ddfe09d0_0, v00000204ddff9750_0;
E_00000204ddf52180/1 .event anyedge, v00000204ddfdcf40_0, v00000204ddff8e90_0, v00000204ddfdc2c0_0;
E_00000204ddf52180 .event/or E_00000204ddf52180/0, E_00000204ddf52180/1;
L_00000204de0604f0 .part v00000204ddff07b0_0, 31, 1;
L_00000204de060810 .part v00000204ddff07b0_0, 7, 1;
L_00000204de061990 .part v00000204ddff07b0_0, 25, 6;
L_00000204de0606d0 .part v00000204ddff07b0_0, 8, 4;
L_00000204de0603b0 .concat [ 4 6 1 1], L_00000204de0606d0, L_00000204de061990, L_00000204de060810, L_00000204de0604f0;
L_00000204de0609f0 .part v00000204ddff07b0_0, 25, 7;
L_00000204de061530 .part v00000204ddff07b0_0, 7, 5;
L_00000204de061670 .concat [ 5 7 0 0], L_00000204de061530, L_00000204de0609f0;
    .scope S_00000204ddfde1e0;
T_0 ;
    %wait E_00000204ddf48280;
    %load/vec4 v00000204ddfdd440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000204ddfdd620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000204ddfdbfa0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000204ddfdba00_0;
    %assign/vec4 v00000204ddfdbfa0_0, 0;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000204dde5bc50;
T_1 ;
    %wait E_00000204ddf48280;
    %load/vec4 v00000204ddfdcfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000204ddfdd760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000204ddfdc680_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000204ddfdbd20_0;
    %assign/vec4 v00000204ddfdc680_0, 0;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000204ddfde050;
T_2 ;
    %wait E_00000204ddf48280;
    %load/vec4 v00000204ddfdd580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000204ddfdc540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000204ddfdd1c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000204ddfdbb40_0;
    %assign/vec4 v00000204ddfdd1c0_0, 0;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000204ddfddec0;
T_3 ;
    %wait E_00000204ddf48280;
    %load/vec4 v00000204ddfdc9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000204ddfdd080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000204ddfdcae0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000204ddfdbaa0_0;
    %assign/vec4 v00000204ddfdcae0_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000204dde83ce0;
T_4 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %end;
    .thread T_4;
    .scope S_00000204dde83ce0;
T_5 ;
    %wait E_00000204ddf47d80;
    %load/vec4 v00000204ddfe13d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000204ddfe0d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000204ddfdfdf0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 927, 927, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v00000204ddfdfb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 668, 0, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 652, 0, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v00000204ddfdfb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 284, 4, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 268, 4, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v00000204ddfdfb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.21;
T_5.19 ;
    %pushi/vec4 64, 0, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v00000204ddfdfb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.24;
T_5.22 ;
    %pushi/vec4 40, 0, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v00000204ddfdfb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %pushi/vec4 1023, 1023, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.27;
T_5.25 ;
    %pushi/vec4 642, 128, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
    %jmp T_5.27;
T_5.27 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v00000204ddfe0cf0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000204dde839c0;
T_6 ;
    %wait E_00000204ddf48280;
    %load/vec4 v00000204ddf1dd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000204ddf1de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000204ddf1da50_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000204ddf1ee50_0;
    %assign/vec4 v00000204ddf1da50_0, 0;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000204dde83b50;
T_7 ;
    %wait E_00000204ddf48280;
    %load/vec4 v00000204ddf2b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000204ddfdd4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000204ddf1bcb0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000204ddf1b170_0;
    %assign/vec4 v00000204ddf1bcb0_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000204dde84250;
T_8 ;
    %wait E_00000204ddf47ac0;
    %load/vec4 v00000204ddfdd800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000204ddfdcc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v00000204ddfdd300_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v00000204ddfdbbe0_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000204ddfdbbe0_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000204ddfdbbe0_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000204ddfdbbe0_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000204ddfdbbe0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000204ddfdbbe0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000204dde83f30;
T_9 ;
    %wait E_00000204ddf48380;
    %vpi_call/w 10 22 "$display", "At %d:", $time {0 0 0};
    %vpi_call/w 10 23 "$display", "CONTROLLER: funct3=%b, funct7=%b, opcode=%b, RegWrite=%b, MemWrite=%b, LoadD=%b, ByteD=%b, ALUSrcE=%b, ByteW=%b, MemtoRegW=%b, aluop=%b, ALUControl=%b", v00000204ddfe32a0_0, v00000204ddfe1b80_0, v00000204ddfe3480_0, v00000204ddfe1010_0, v00000204ddfe0610_0, v00000204ddfe0250_0, v00000204ddfdfe90_0, v00000204ddfe0ed0_0, v00000204ddfe1290_0, v00000204ddfe06b0_0, v00000204ddfe10b0_0, v00000204ddfdfc10_0 {0 0 0};
    %vpi_call/w 10 25 "$display", "------------------------------------------------------------------------------------------------------------------" {0 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_00000204ddff5070;
T_10 ;
    %wait E_00000204ddf520c0;
    %load/vec4 v00000204ddff2d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204ddff2ab0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000204ddff37d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000204ddff34b0_0;
    %assign/vec4 v00000204ddff2ab0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000204ddff4710;
T_11 ;
    %wait E_00000204ddf52640;
    %load/vec4 v00000204ddff3550_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000204ddff3690_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000204ddfee3d0;
T_12 ;
    %wait E_00000204ddf48280;
    %load/vec4 v00000204ddff0ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000204ddff1250_0;
    %assign/vec4 v00000204ddff07b0_0, 0;
    %load/vec4 v00000204ddff1d90_0;
    %assign/vec4 v00000204ddff0990_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000204ddff4260;
T_13 ;
    %wait E_00000204ddf51ec0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %vpi_call/w 28 25 "$display", "Reg x5 value=%d and reg x9 value=%d", &A<v00000204ddff9430, 5>, &A<v00000204ddff9430, 9> {0 0 0};
    %load/vec4 v00000204ddff8a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
T_13.0 ;
    %load/vec4 v00000204ddff8a30_0;
    %nor/r;
    %load/vec4 v00000204ddff9610_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v00000204ddff91b0_0;
    %load/vec4 v00000204ddff9890_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddff9430, 0, 4;
    %vpi_call/w 28 44 "$display", "+In regfile at %d output: in rf[%d]=%d", $time, v00000204ddff9890_0, v00000204ddff91b0_0 {0 0 0};
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000204ddff4a30;
T_14 ;
    %wait E_00000204ddf52180;
    %load/vec4 v00000204ddff8fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000204ddff8c10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000204ddff8c10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000204ddff8f30_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000204ddff9070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v00000204ddff8c10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000204ddff9750_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000204ddff8f30_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v00000204ddff8df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v00000204ddff8c10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000204ddff8e90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000204ddff8f30_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v00000204ddff88f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v00000204ddff8c10_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v00000204ddff8c10_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000204ddff8f30_0, 0;
T_14.6 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000204ddfddba0;
T_15 ;
    %wait E_00000204ddf48280;
    %load/vec4 v00000204ddfe1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000204ddfe3b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204ddfe38e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204ddfe1c20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000204ddfe2300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204ddfe1a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204ddfe37a0_0, 0;
    %load/vec4 v00000204ddfe4b30_0;
    %assign/vec4 v00000204ddfe2080_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v00000204ddfe5170_0;
    %assign/vec4 v00000204ddfe38e0_0, 0;
    %load/vec4 v00000204ddfe4d10_0;
    %assign/vec4 v00000204ddfe1c20_0, 0;
    %load/vec4 v00000204ddfe4310_0;
    %assign/vec4 v00000204ddfe2300_0, 0;
    %load/vec4 v00000204ddfe4d10_0;
    %assign/vec4 v00000204ddfe1a40_0, 0;
    %load/vec4 v00000204ddfe1ae0_0;
    %assign/vec4 v00000204ddfe37a0_0, 0;
    %load/vec4 v00000204ddfe4b30_0;
    %assign/vec4 v00000204ddfe2080_0, 0;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000204ddfef500;
T_16 ;
    %wait E_00000204ddf51cc0;
    %vpi_call/w 21 18 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v00000204ddfe5210_0, v00000204ddfe5710_0, v00000204ddfe4810_0, v00000204ddfe52b0_0, v00000204ddfe53f0_0, v00000204ddfe5350_0 {0 0 0};
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000204ddfef690;
T_17 ;
    %wait E_00000204ddf51d80;
    %vpi_call/w 21 18 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v00000204ddff0530_0, v00000204ddff0030_0, v00000204ddff1cf0_0, v00000204ddff1110_0, v00000204ddff0d50_0, v00000204ddff17f0_0 {0 0 0};
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000204ddfddd30;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddfe21c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddfe2760_0, 0;
    %end;
    .thread T_18;
    .scope S_00000204ddfddd30;
T_19 ;
    %wait E_00000204ddf50a00;
    %load/vec4 v00000204ddfe3340_0;
    %dup/vec4;
    %pushi/vec4 0, 4, 3;
    %cmp/z;
    %jmp/1 T_19.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 4, 3;
    %cmp/z;
    %jmp/1 T_19.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 4, 3;
    %cmp/z;
    %jmp/1 T_19.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_19.3, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/z;
    %jmp/1 T_19.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddfe2760_0, 0;
    %jmp T_19.6;
T_19.0 ;
    %load/vec4 v00000204ddfe3520_0;
    %load/vec4 v00000204ddfe2800_0;
    %and;
    %assign/vec4 v00000204ddfe2620_0, 0;
    %jmp T_19.6;
T_19.1 ;
    %load/vec4 v00000204ddfe3520_0;
    %load/vec4 v00000204ddfe2800_0;
    %or;
    %assign/vec4 v00000204ddfe2620_0, 0;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v00000204ddfe2580_0;
    %assign/vec4 v00000204ddfe2620_0, 0;
    %jmp T_19.6;
T_19.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddfe2760_0, 0;
    %pushi/vec4 4, 0, 32;
T_19.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_19.8, 5;
    %jmp/1 T_19.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000204ddf48280;
    %load/vec4 v00000204ddfe3520_0;
    %load/vec4 v00000204ddfe2bc0_0;
    %mul;
    %assign/vec4 v00000204ddfe2620_0, 0;
    %jmp T_19.7;
T_19.8 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddfe2760_0, 0;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v00000204ddfe2580_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %assign/vec4 v00000204ddfe2620_0, 0;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
    %load/vec4 v00000204ddfe2620_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddfe21c0_0, 0;
    %jmp T_19.10;
T_19.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddfe21c0_0, 0;
T_19.10 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000204ddfde690;
T_20 ;
    %wait E_00000204ddf50d00;
    %load/vec4 v00000204ddfe2c60_0;
    %load/vec4 v00000204ddfe3660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v00000204ddfe28a0_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000204ddfde370;
T_21 ;
    %wait E_00000204ddf48280;
    %load/vec4 v00000204ddfe30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v00000204ddfe2120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204ddfe1f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddfe1e00_0, 0;
    %load/vec4 v00000204ddfe2940_0;
    %assign/vec4 v00000204ddfe3020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204ddfe24e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000204ddfe3840_0, 0;
    %load/vec4 v00000204ddfe33e0_0;
    %assign/vec4 v00000204ddfe35c0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v00000204ddfe2da0_0;
    %assign/vec4 v00000204ddfe1f40_0, 0;
    %load/vec4 v00000204ddfe1cc0_0;
    %assign/vec4 v00000204ddfe1e00_0, 0;
    %load/vec4 v00000204ddfe2940_0;
    %assign/vec4 v00000204ddfe3020_0, 0;
    %load/vec4 v00000204ddfe2d00_0;
    %assign/vec4 v00000204ddfe24e0_0, 0;
    %load/vec4 v00000204ddfe3700_0;
    %assign/vec4 v00000204ddfe3840_0, 0;
    %load/vec4 v00000204ddfe33e0_0;
    %assign/vec4 v00000204ddfe35c0_0, 0;
T_21.3 ;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000204ddff5200;
T_22 ;
    %wait E_00000204ddf48280;
    %load/vec4 v00000204ddff35f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v00000204ddff2650_0;
    %assign/vec4 v00000204ddff2e70_0, 0;
    %load/vec4 v00000204ddff2f10_0;
    %assign/vec4 v00000204ddff28d0_0, 0;
    %load/vec4 v00000204ddff2c90_0;
    %assign/vec4 v00000204ddff2dd0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_00000204ddfeeba0;
T_23 ;
    %wait E_00000204ddf51e00;
    %vpi_call/w 24 20 "$display", "In mux4 at %d: d0=%d d1=%d d2=%d d3=%d y=%d, s=%b", $time, v00000204ddff2010_0, v00000204ddff0170_0, v00000204ddff1890_0, v00000204ddfefb30_0, v00000204ddfefc70_0, v00000204ddfefbd0_0 {0 0 0};
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000204ddfde500;
T_24 ;
    %wait E_00000204ddf48380;
    %delay 1, 0;
    %vpi_call/w 14 104 "$display", "At %d", $time {0 0 0};
    %vpi_call/w 14 105 "$display", "INSTREG: instr=%h", v00000204ddff5b50_0 {0 0 0};
    %vpi_call/w 14 106 "$display", "AREG: SrcAE=%d, rd2E=%d, WriteRegE=%d, WriteDataE=%d, SignImmE=%d", v00000204ddff8170_0, v00000204ddff80d0_0, v00000204ddff7bd0_0, v00000204ddff7130_0, v00000204ddff67d0_0 {0 0 0};
    %vpi_call/w 14 107 "$display", "ALU: SrcAE=%d, SrcBE=%d, AluControl=%b, aluresult=%d", v00000204ddff8170_0, v00000204ddff6190_0, v00000204ddff97f0_0, v00000204ddff6550_0 {0 0 0};
    %vpi_call/w 14 108 "$display", "ALUREG: ALUOutM=%d, WriteDataM=%d, WriteRegM=%d", v00000204ddff9390_0, v00000204ddff6230_0, v00000204ddff7c70_0 {0 0 0};
    %vpi_call/w 14 109 "$display", "RDREG: ReadDataW=%d, WriteRegW=%d, ALUOutW=%d", v00000204ddff60f0_0, v00000204ddff5e70_0, v00000204ddff8990_0 {0 0 0};
    %vpi_call/w 14 110 "$display", "======================================================================================================" {0 0 0};
    %jmp T_24;
    .thread T_24;
    .scope S_00000204dde7c110;
T_25 ;
    %wait E_00000204ddf48380;
    %load/vec4 v00000204de000cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %vpi_call/w 9 24 "$display", "In top at %d: MemWrite=%b, ALUOut=%d, WriteData=%d", $time, v00000204de000cd0_0, v00000204de000370_0, v00000204de0004b0_0 {0 0 0};
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000204dde8f430;
T_26 ;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204ddf86a20, 4, 0;
    %end;
    .thread T_26;
    .scope S_00000204dde8f430;
T_27 ;
    %wait E_00000204ddf47c80;
    %load/vec4 v00000204ddf86520_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000204ddf86160_0, 0, 32;
    %load/vec4 v00000204ddf86160_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204ddf86980_0, 0, 32;
    %load/vec4 v00000204ddf86160_0;
    %addi 2, 0, 32;
    %store/vec4 v00000204ddf86e80_0, 0, 32;
    %load/vec4 v00000204ddf86160_0;
    %addi 3, 0, 32;
    %store/vec4 v00000204ddf86f20_0, 0, 32;
    %ix/getv 4, v00000204ddf86f20_0;
    %load/vec4a v00000204ddf86a20, 4;
    %ix/getv 4, v00000204ddf86e80_0;
    %load/vec4a v00000204ddf86a20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000204ddf86980_0;
    %load/vec4a v00000204ddf86a20, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000204ddf86160_0;
    %load/vec4a v00000204ddf86a20, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000204ddf856c0_0, 0, 128;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000204dde8f430;
T_28 ;
    %wait E_00000204ddf48280;
    %load/vec4 v00000204ddf85940_0;
    %load/vec4 v00000204ddf86520_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v00000204ddf853a0_0;
    %load/vec4 v00000204ddf86520_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86a20, 0, 4;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_00000204dde8f430;
T_29 ;
    %wait E_00000204ddf48380;
    %load/vec4 v00000204ddf85940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %vpi_call/w 6 25 "$display", "-in memory at %d: in %d, it is writen: %d", $time, v00000204ddf86520_0, v00000204ddf853a0_0 {0 0 0};
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_00000204dde8f2a0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
    %end;
    .thread T_30;
    .scope S_00000204dde8f2a0;
T_31 ;
    %wait E_00000204ddf48640;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000204ddf862a0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v00000204ddf85f80_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000204ddf86ac0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000204ddf86ca0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v00000204ddf86200_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000204ddf85260_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000204ddf85da0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v00000204ddf86fc0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000204ddf85b20_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000204ddf86d40_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v00000204ddf85620_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000204ddf85e40_0, 0;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v00000204ddf86700_0, 0;
    %load/vec4 v00000204ddf85120_0;
    %load/vec4 v00000204ddf85d00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %jmp T_31.6;
T_31.2 ;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
    %jmp T_31.8;
T_31.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %pushi/vec4 10, 0, 32;
T_31.9 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.10, 5;
    %jmp/1 T_31.10, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000204ddf48280;
    %jmp T_31.9;
T_31.10 ;
    %pop/vec4 1;
    %load/vec4 v00000204ddf86c00_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
T_31.8 ;
    %load/vec4 v00000204ddf85120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.11, 8;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.16, 6;
    %jmp T_31.17;
T_31.13 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 0, 4;
    %jmp T_31.17;
T_31.14 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %jmp T_31.17;
T_31.15 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %jmp T_31.17;
T_31.16 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %jmp T_31.17;
T_31.17 ;
    %pop/vec4 1;
    %jmp T_31.12;
T_31.11 ;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.21, 6;
    %jmp T_31.22;
T_31.18 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.22;
T_31.19 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.22;
T_31.20 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.22;
T_31.21 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.22;
T_31.22 ;
    %pop/vec4 1;
T_31.12 ;
    %jmp T_31.6;
T_31.3 ;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
    %jmp T_31.24;
T_31.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %pushi/vec4 10, 0, 32;
T_31.25 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.26, 5;
    %jmp/1 T_31.26, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000204ddf48280;
    %jmp T_31.25;
T_31.26 ;
    %pop/vec4 1;
    %load/vec4 v00000204ddf86c00_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
T_31.24 ;
    %load/vec4 v00000204ddf85120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.27, 8;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.32, 6;
    %jmp T_31.33;
T_31.29 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 0, 4;
    %jmp T_31.33;
T_31.30 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %jmp T_31.33;
T_31.31 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %jmp T_31.33;
T_31.32 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %jmp T_31.33;
T_31.33 ;
    %pop/vec4 1;
    %jmp T_31.28;
T_31.27 ;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.37, 6;
    %jmp T_31.38;
T_31.34 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.38;
T_31.35 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.38;
T_31.36 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.38;
T_31.37 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.38;
T_31.38 ;
    %pop/vec4 1;
T_31.28 ;
    %jmp T_31.6;
T_31.4 ;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
    %jmp T_31.40;
T_31.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %pushi/vec4 10, 0, 32;
T_31.41 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.42, 5;
    %jmp/1 T_31.42, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000204ddf48280;
    %jmp T_31.41;
T_31.42 ;
    %pop/vec4 1;
    %load/vec4 v00000204ddf86c00_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
T_31.40 ;
    %load/vec4 v00000204ddf85120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.43, 8;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.48, 6;
    %jmp T_31.49;
T_31.45 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 0, 4;
    %jmp T_31.49;
T_31.46 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %jmp T_31.49;
T_31.47 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %jmp T_31.49;
T_31.48 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %jmp T_31.49;
T_31.49 ;
    %pop/vec4 1;
    %jmp T_31.44;
T_31.43 ;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.52, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.53, 6;
    %jmp T_31.54;
T_31.50 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.54;
T_31.51 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.54;
T_31.52 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.54;
T_31.53 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.54;
T_31.54 ;
    %pop/vec4 1;
T_31.44 ;
    %jmp T_31.6;
T_31.5 ;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.55, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
    %jmp T_31.56;
T_31.55 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %pushi/vec4 10, 0, 32;
T_31.57 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_31.58, 5;
    %jmp/1 T_31.58, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000204ddf48280;
    %jmp T_31.57;
T_31.58 ;
    %pop/vec4 1;
    %load/vec4 v00000204ddf86c00_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf85a80_0, 0;
T_31.56 ;
    %load/vec4 v00000204ddf85120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.59, 8;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.61, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.62, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.63, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.64, 6;
    %jmp T_31.65;
T_31.61 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 0, 4;
    %jmp T_31.65;
T_31.62 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 32, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %jmp T_31.65;
T_31.63 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 64, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %jmp T_31.65;
T_31.64 ;
    %load/vec4 v00000204ddf86de0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 96, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf86b60, 4, 5;
    %jmp T_31.65;
T_31.65 ;
    %pop/vec4 1;
    %jmp T_31.60;
T_31.59 ;
    %load/vec4 v00000204ddf85800_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.67, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.68, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.69, 6;
    %jmp T_31.70;
T_31.66 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.70;
T_31.67 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.70;
T_31.68 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.70;
T_31.69 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf86b60, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000204ddf858a0_0, 0;
    %jmp T_31.70;
T_31.70 ;
    %pop/vec4 1;
T_31.60 ;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000204dde7bf80;
T_32 ;
    %vpi_call/w 8 9 "$readmemh", "memfile.dat", v00000204ddf86340 {0 0 0};
    %end;
    .thread T_32;
    .scope S_00000204dde7bf80;
T_33 ;
    %wait E_00000204ddf47f00;
    %load/vec4 v00000204ddf85760_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000204ddf86020_0, 0, 32;
    %load/vec4 v00000204ddf86020_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204ddf851c0_0, 0, 32;
    %load/vec4 v00000204ddf86020_0;
    %addi 2, 0, 32;
    %store/vec4 v00000204ddf85300_0, 0, 32;
    %load/vec4 v00000204ddf86020_0;
    %addi 3, 0, 32;
    %store/vec4 v00000204ddf85c60_0, 0, 32;
    %ix/getv 4, v00000204ddf85c60_0;
    %load/vec4a v00000204ddf86340, 4;
    %ix/getv 4, v00000204ddf85300_0;
    %load/vec4a v00000204ddf86340, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000204ddf851c0_0;
    %load/vec4a v00000204ddf86340, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000204ddf86020_0;
    %load/vec4a v00000204ddf86340, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000204ddf85ee0_0, 0;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_00000204dde7bdf0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 4, 5;
    %end;
    .thread T_34;
    .scope S_00000204dde7bdf0;
T_35 ;
    %wait E_00000204ddf480c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000204ddf571d0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v00000204ddf57bd0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000204ddf85bc0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000204ddf57f90_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v00000204ddf567d0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000204ddf863e0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000204ddf56cd0_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v00000204ddf56690_0, 0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000204ddf86840_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 1, 154, 9;
    %assign/vec4 v00000204ddf56ff0_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 26, 128, 9;
    %assign/vec4 v00000204ddf56a50_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 128, 0, 2;
    %assign/vec4 v00000204ddf859e0_0, 0;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 2, 4, 4;
    %assign/vec4 v00000204ddf576d0_0, 0;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 2, 4, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf86480_0, 0;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.10, 6;
    %jmp T_35.11;
T_35.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.11;
T_35.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.11;
T_35.9 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.11;
T_35.10 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.11;
T_35.11 ;
    %pop/vec4 1;
    %jmp T_35.6;
T_35.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddf86480_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 4, 5;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_35.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_35.13, 5;
    %jmp/1 T_35.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000204ddf48280;
    %jmp T_35.12;
T_35.13 ;
    %pop/vec4 1;
    %load/vec4 v00000204ddf86660_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf86480_0, 0;
T_35.6 ;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf86480_0, 0;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.19, 6;
    %jmp T_35.20;
T_35.16 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.20;
T_35.17 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.20;
T_35.18 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.20;
T_35.19 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.20;
T_35.20 ;
    %pop/vec4 1;
    %jmp T_35.15;
T_35.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddf86480_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 4, 5;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_35.21 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_35.22, 5;
    %jmp/1 T_35.22, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000204ddf48280;
    %jmp T_35.21;
T_35.22 ;
    %pop/vec4 1;
    %load/vec4 v00000204ddf86660_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf86480_0, 0;
T_35.15 ;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf86480_0, 0;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.28, 6;
    %jmp T_35.29;
T_35.25 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.29;
T_35.26 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.29;
T_35.27 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.29;
T_35.28 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.29;
T_35.29 ;
    %pop/vec4 1;
    %jmp T_35.24;
T_35.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddf86480_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 4, 5;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_35.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_35.31, 5;
    %jmp/1 T_35.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000204ddf48280;
    %jmp T_35.30;
T_35.31 ;
    %pop/vec4 1;
    %load/vec4 v00000204ddf86660_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf86480_0, 0;
T_35.24 ;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 26, 6, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 26, 128, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 1, 154, 9;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf86480_0, 0;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 2, 2, 3;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.37, 6;
    %jmp T_35.38;
T_35.34 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 0, 2;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.38;
T_35.35 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 32, 7;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.38;
T_35.36 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 64, 8;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.38;
T_35.37 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204ddf865c0, 4;
    %parti/s 32, 96, 8;
    %assign/vec4 v00000204ddf868e0_0, 0;
    %jmp T_35.38;
T_35.38 ;
    %pop/vec4 1;
    %jmp T_35.33;
T_35.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000204ddf86480_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 154, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 4, 5;
    %load/vec4 v00000204ddf85440_0;
    %parti/s 26, 6, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 128, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 4, 5;
    %pushi/vec4 10, 0, 32;
T_35.39 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_35.40, 5;
    %jmp/1 T_35.40, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000204ddf48280;
    %jmp T_35.39;
T_35.40 ;
    %pop/vec4 1;
    %load/vec4 v00000204ddf86660_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204ddf865c0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000204ddf86480_0, 0;
T_35.33 ;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000204ddf8b430;
T_36 ;
    %vpi_call/w 3 12 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000204ddf8b430 {0 0 0};
    %end;
    .thread T_36;
    .scope S_00000204ddf8b430;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204ddffe9d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204ddffe9d0_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_00000204ddf8b430;
T_38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204ddffe930_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204ddffe930_0, 0, 1;
    %delay 5, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_00000204ddf8b430;
T_39 ;
    %wait E_00000204ddf48380;
    %load/vec4 v00000204ddffe4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v00000204ddfff1f0_0;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000204ddffddf0_0;
    %pushi/vec4 49, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %vpi_call/w 3 30 "$display", "simulation succeeded at %d", $time {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
T_39.2 ;
    %jmp T_39.1;
T_39.0 ;
    %vpi_func 3 39 "$time" 64 {0 0 0};
    %cmpi/u 1500, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_39.4, 5;
    %vpi_call/w 3 40 "$finish" {0 0 0};
T_39.4 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    "-";
    "testbench.v";
    "./top.v";
    "./dcache.v";
    "./dmem.v";
    "./icache.v";
    "./imem.v";
    "./riscv.v";
    "./controller.v";
    "./aludec.v";
    "./creg.v";
    "./maindec.v";
    "./datapath.v";
    "./alu.v";
    "./aluPC.v";
    "./alureg.v";
    "./areg.v";
    "./signext.v";
    "./forwardUnit.v";
    "./mux4Full.v";
    "./mux2.v";
    "./instreg.v";
    "./mux4.v";
    "./pc.v";
    "./pc_plus4.v";
    "./rdreg.v";
    "./regfile.v";
    "./signextD.v";
