// Seed: 3043149581
module module_0 #(
    parameter id_6 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_2._id_0 = 0;
  logic _id_6;
  wire [-1  ==  id_6 : -1] id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_1,
      id_4,
      id_4
  );
  inout wire id_2;
  input wire id_1;
endmodule
module module_2 #(
    parameter id_0 = 32'd94,
    parameter id_1 = 32'd4
) (
    input  wor   _id_0,
    input  uwire _id_1,
    output uwire id_2
);
  logic [-1 'b0 : id_0  !==  id_1] id_4;
  parameter id_5 = 1;
  assign id_4 = -1'h0 == id_1;
  logic id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
endmodule
