.//home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/Synthesis/outputs/post_synth_fabric_netlist.v
