read netlist c1355_synth.v
read netlist $UMC_LIB/verilog_simulation_models/*.v
run build_model c1355
run drc

# Full stuck-at fault set (collapsed internally by tool)
add faults -all

# Apply given external patterns and simulate
set pattern external c1355_test_set.v
run fault_sim

report summaries

# Save undetected faults list (for A.2)
write faults c1355_undetected_A2.dat -class ND -uncollapsed -replace

exit
