Analysis & Synthesis report for mips
Tue Apr 04 15:48:49 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: ID_stage:ids
 17. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 18. Port Connectivity Checks: "SSD:ssd_cmd"
 19. Port Connectivity Checks: "SSD:ssd_op2"
 20. Port Connectivity Checks: "SSD:ssd_op1"
 21. Port Connectivity Checks: "SSD:ssd_alu"
 22. Port Connectivity Checks: "MEM_stage:mems|memory:mem"
 23. Port Connectivity Checks: "SSD:ssd_IF"
 24. Port Connectivity Checks: "IF_stage:ifs"
 25. SignalTap II Logic Analyzer Settings
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 04 15:48:49 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; mips                                            ;
; Top-level Entity Name              ; mips                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,622                                           ;
;     Total combinational functions  ; 1,169                                           ;
;     Dedicated logic registers      ; 1,861                                           ;
; Total registers                    ; 1861                                            ;
; Total pins                         ; 423                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 11,008                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; mips               ; mips               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                 ; Library ;
+------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+
; WB.v                                           ; yes             ; User Verilog HDL File                  ; E:/Downloads/Documents/CA_LAB/Projects/mips/WB.v                                             ;         ;
; SSD.v                                          ; yes             ; User Verilog HDL File                  ; E:/Downloads/Documents/CA_LAB/Projects/mips/SSD.v                                            ;         ;
; MEM.v                                          ; yes             ; User Verilog HDL File                  ; E:/Downloads/Documents/CA_LAB/Projects/mips/MEM.v                                            ;         ;
; ID.v                                           ; yes             ; User Verilog HDL File                  ; E:/Downloads/Documents/CA_LAB/Projects/mips/ID.v                                             ;         ;
; EX.v                                           ; yes             ; User Verilog HDL File                  ; E:/Downloads/Documents/CA_LAB/Projects/mips/EX.v                                             ;         ;
; mips.v                                         ; yes             ; User Verilog HDL File                  ; E:/Downloads/Documents/CA_LAB/Projects/mips/mips.v                                           ;         ;
; IF.v                                           ; yes             ; User Verilog HDL File                  ; E:/Downloads/Documents/CA_LAB/Projects/mips/IF.v                                             ;         ;
; reg_file.v                                     ; yes             ; User Verilog HDL File                  ; E:/Downloads/Documents/CA_LAB/Projects/mips/reg_file.v                                       ;         ;
; ALU.v                                          ; yes             ; User Verilog HDL File                  ; E:/Downloads/Documents/CA_LAB/Projects/mips/ALU.v                                            ;         ;
; memory.v                                       ; yes             ; User Verilog HDL File                  ; E:/Downloads/Documents/CA_LAB/Projects/mips/memory.v                                         ;         ;
; sld_signaltap.vhd                              ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                         ; yes             ; Encrypted Megafunction                 ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                            ; yes             ; Encrypted Megafunction                 ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                               ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                               ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                     ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                                 ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_ela_trigger.tdf                            ; yes             ; Encrypted Megafunction                 ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger.tdf          ;         ;
; db/sld_ela_trigger_hbo.tdf                     ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/sld_ela_trigger_hbo.tdf                       ;         ;
; db/sld_reserved_mips_auto_signaltap_0_1_3046.v ; yes             ; Encrypted Auto-Generated Megafunction  ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/sld_reserved_mips_auto_signaltap_0_1_3046.v   ;         ;
; lpm_compare.tdf                                ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf              ;         ;
; comptree.inc                                   ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/comptree.inc                 ;         ;
; altshift.inc                                   ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/cmpr_qhk.tdf                                ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/cmpr_qhk.tdf                                  ;         ;
; db/cmpr_9gk.tdf                                ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/cmpr_9gk.tdf                                  ;         ;
; db/cmpr_7gk.tdf                                ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/cmpr_7gk.tdf                                  ;         ;
; db/cmpr_bgk.tdf                                ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/cmpr_bgk.tdf                                  ;         ;
; sld_mbpmg.vhd                                  ; yes             ; Encrypted Megafunction                 ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                   ; yes             ; Encrypted Megafunction                 ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                         ; yes             ; Encrypted Megafunction                 ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; sld_gap_detector.vhd                           ; yes             ; Encrypted Megafunction                 ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/sld_gap_detector.vhd         ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                     ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                     ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_aq14.tdf                         ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/altsyncram_aq14.tdf                           ;         ;
; altdpram.tdf                                   ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                   ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                    ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                            ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                 ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                    ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                     ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; db/mux_aoc.tdf                                 ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/mux_aoc.tdf                                   ;         ;
; lpm_decode.tdf                                 ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                     ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                              ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/decode_rqf.tdf                                ;         ;
; lpm_counter.tdf                                ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                   ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                        ; yes             ; Megafunction                           ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_7ci.tdf                                ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/cntr_7ci.tdf                                  ;         ;
; db/cmpr_bcc.tdf                                ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/cmpr_bcc.tdf                                  ;         ;
; db/cntr_02j.tdf                                ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/cntr_02j.tdf                                  ;         ;
; db/cntr_sbi.tdf                                ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/cntr_sbi.tdf                                  ;         ;
; db/cmpr_8cc.tdf                                ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/cmpr_8cc.tdf                                  ;         ;
; db/cntr_gui.tdf                                ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/cntr_gui.tdf                                  ;         ;
; db/cmpr_5cc.tdf                                ; yes             ; Auto-Generated Megafunction            ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/cmpr_5cc.tdf                                  ;         ;
; sld_rom_sr.vhd                                 ; yes             ; Encrypted Megafunction                 ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                    ; yes             ; Encrypted Megafunction                 ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                               ; yes             ; Encrypted Megafunction                 ; e:/program files/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 2,622                    ;
;                                             ;                          ;
; Total combinational functions               ; 1169                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 774                      ;
;     -- 3 input functions                    ; 260                      ;
;     -- <=2 input functions                  ; 135                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1111                     ;
;     -- arithmetic mode                      ; 58                       ;
;                                             ;                          ;
; Total registers                             ; 1861                     ;
;     -- Dedicated logic registers            ; 1861                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 423                      ;
; Total memory bits                           ; 11008                    ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 1080                     ;
; Total fan-out                               ; 11359                    ;
; Average fan-out                             ; 3.21                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                      ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |mips                                                                                                                                 ; 1169 (2)          ; 1861 (0)     ; 11008       ; 0            ; 0       ; 0         ; 423  ; 0            ; |mips                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |EX_stage:exs|                                                                                                                     ; 84 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|EX_stage:exs                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |ALU:alu|                                                                                                                       ; 84 (84)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|EX_stage:exs|ALU:alu                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |ID_stage:ids|                                                                                                                     ; 15 (15)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|ID_stage:ids                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |IF_stage:ifs|                                                                                                                     ; 45 (45)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|IF_stage:ifs                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |SSD:ssd_IF|                                                                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|SSD:ssd_IF                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |SSD:ssd_cmd|                                                                                                                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|SSD:ssd_cmd                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |SSD:ssd_op1|                                                                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|SSD:ssd_op1                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |SSD:ssd_op2|                                                                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|SSD:ssd_op2                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                 ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                  ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                                    ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                              ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                  ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                            ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                   ; 874 (1)           ; 1755 (170)   ; 11008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                         ; 873 (0)           ; 1585 (0)     ; 11008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                               ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                     ; 873 (19)          ; 1585 (366)   ; 11008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                        ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                          ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                         ; work         ;
;                |lpm_decode:wdecoder|                                                                                                  ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                     ; work         ;
;                   |decode_rqf:auto_generated|                                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                                                                           ; work         ;
;                |lpm_mux:mux|                                                                                                          ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                             ; work         ;
;                   |mux_aoc:auto_generated|                                                                                            ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                                                                      ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                         ; 0 (0)             ; 0 (0)        ; 11008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                        ; work         ;
;                |altsyncram_aq14:auto_generated|                                                                                       ; 0 (0)             ; 0 (0)        ; 11008       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aq14:auto_generated                                                                                                                                                                                         ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                          ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                         ; work         ;
;             |lpm_shiftreg:status_register|                                                                                            ; 18 (18)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                              ; 62 (62)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                             ; 585 (2)           ; 960 (4)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                            ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                                                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                    ; work         ;
;                |sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic| ; 198 (0)           ; 425 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic                                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                        ; 0 (0)             ; 255 (255)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|lpm_shiftreg:trigger_condition_deserialize                                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                    ; 198 (28)          ; 170 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\storage_combinational:combinational_qualifier_basic:combinational_qualifier_basic|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                  ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                           ; 384 (0)           ; 515 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                 ; work         ;
;                   |sld_ela_trigger_hbo:auto_generated|                                                                                ; 384 (0)           ; 515 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated                                                                                                                              ; work         ;
;                      |sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|                                                            ; 384 (384)         ; 515 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1                                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_101|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_101                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_104|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_104                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_107|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_107                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_110|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_110                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_113|                                                                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_113                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_116|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_116                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_119|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_119                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_122|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_122                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_125|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_125                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_128|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_128                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_131|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_131                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_134|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_134                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_137|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_137                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_140|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_140                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_152|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_158|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                                                            ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_167|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_167                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_170|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_173|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_176|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_179|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_182|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_185|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_185                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_188|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_188                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_18|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_18                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_191|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_191                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_194|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_194                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_197|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_200|                                                                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_203|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_206|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_209|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_212|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_215|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_218|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_221|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_224|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_227|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_230|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_230                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_233|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_236|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_236                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_239|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_242|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_245|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_248|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_248                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_251|                                                                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_254|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_255|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_255                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_257|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_258|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_260|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_261|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_263|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_264|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_264                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_266|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_267|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_269|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_270|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_272|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_273|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_273                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_275|                                                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_276|                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_276                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_2|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_2                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_3|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_3                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_45|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_45                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_48|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_48                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                             ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_6|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_6                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                           ; work         ;
;                         |sld_mbpmg:mbpm_100|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_100                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_100|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_103|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_103                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_103|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_106|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_106                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_106|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_109|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_109                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_109|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_115|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_115                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_115|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_118|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_118                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_118|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_121|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_121                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_121|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_124|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_124                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_124|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_127|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_127                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_127|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_130|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_130                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_130|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_133|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_133                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_133|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_136|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_136                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_136|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_139|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_139                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_13|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_13                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_142|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_142                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_145|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_145                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_148|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_148                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_151|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_151                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_151|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_154|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_154                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_157|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_157                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_160|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_160                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_160|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_166|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_166                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_166|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_169|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_169                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_169|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_16|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_16                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_16|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_172|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_172                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_172|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_175|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_175                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_175|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_178|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_178                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_178|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_181|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_181                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_181|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_187|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_187                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_187|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_190|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_190                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_190|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_193|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_193                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_193|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_196|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_196                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_196|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_19|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_19                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_1|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_1                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_202|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_202                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_205|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_205                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_208|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_208                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_211|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_211                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_214|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_214                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_217|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_217                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_220|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_220                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_223|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_223                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_226|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_226                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_229|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_229                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_22|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_22                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_232|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_232                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_235|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_235                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_235|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_238|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_238                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_238|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_241|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_241                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_241|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_244|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_244                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_244|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_247|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_247                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_247|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_253|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_253                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_253|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_256|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_256                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_256|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_259|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_259                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_259|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_25|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_25                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_262|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_262                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_262|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_265|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_265                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_265|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_268|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_268                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_268|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_271|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_271                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_271|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_274|                                                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_274                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_274|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_28|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_28                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_31|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_31                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_34|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_34                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_37|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_37                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_40|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_40                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_43|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_43                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_43|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_46|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_46                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_46|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_49|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_49                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_49|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_4|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_4                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_52|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_52                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_52|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_55|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_55                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_55|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_58|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_58                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_64|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_64                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_64|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_67|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_67                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_67|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_70|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_70                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_70|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_73|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_73                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_73|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_76|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_76                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_76|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_79|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_79                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_7|                                                                                            ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_7                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_82|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_82                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_82|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_85|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_85                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_85|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_88|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_88                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_88|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_91|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_91                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_91|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_94|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_94                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_94|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_97|                                                                                           ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_97                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1|sld_mbpmg:mbpm_97|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                        ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                              ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                           ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                      ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                                                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                        ; 151 (10)          ; 135 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                       ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                            ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                             ; work         ;
;                   |cntr_7ci:auto_generated|                                                                                           ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ci:auto_generated                                                                                                     ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                     ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                      ; work         ;
;                   |cntr_02j:auto_generated|                                                                                           ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                                                              ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                           ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                            ; work         ;
;                   |cntr_sbi:auto_generated|                                                                                           ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                                                                    ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                              ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                               ; work         ;
;                   |cntr_gui:auto_generated|                                                                                           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                                                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                      ; 86 (86)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                       ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                   ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                    ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                   ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                  ; work         ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_aq14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 86           ; 128          ; 86           ; 11008 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                 ; IP Include File                                                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hbo:auto_generated|sld_reserved_mips_auto_signaltap_0_1_3046:mgl_prim1 ; E:/Downloads/Documents/CA_LAB/Projects/mips/db/sld_reserved_mips_auto_signaltap_0_1_3046.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+-----------------------------------------------------+----------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal  ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------+------------------------+
; IF_stage:ifs|instr[0]                               ; IF_stage:ifs|WideOr0 ; yes                    ;
; IF_stage:ifs|instr[2]                               ; IF_stage:ifs|WideOr0 ; yes                    ;
; IF_stage:ifs|instr[3]                               ; IF_stage:ifs|WideOr0 ; yes                    ;
; IF_stage:ifs|instr[4]                               ; IF_stage:ifs|WideOr0 ; yes                    ;
; IF_stage:ifs|instr[5]                               ; IF_stage:ifs|WideOr0 ; yes                    ;
; IF_stage:ifs|instr[6]                               ; IF_stage:ifs|WideOr0 ; yes                    ;
; IF_stage:ifs|instr[7]                               ; IF_stage:ifs|WideOr0 ; yes                    ;
; IF_stage:ifs|instr[8]                               ; IF_stage:ifs|WideOr0 ; yes                    ;
; IF_stage:ifs|instr[12]                              ; IF_stage:ifs|WideOr0 ; yes                    ;
; IF_stage:ifs|instr[13]                              ; IF_stage:ifs|WideOr0 ; yes                    ;
; IF_stage:ifs|instr[14]                              ; IF_stage:ifs|WideOr0 ; yes                    ;
; IF_stage:ifs|instr[15]                              ; IF_stage:ifs|WideOr0 ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                      ;                        ;
+-----------------------------------------------------+----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WB_stage:wbs|regfile_en                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; reg_file:rgf|registers[7][15]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][14]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][13]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][12]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][11]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][10]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][9]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][8]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][7]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][6]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][5]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][4]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][3]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][2]                                                                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][1]                                                                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[7][0]                                                                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][15]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][14]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][13]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][12]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][11]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][10]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][9]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][8]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][7]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][6]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][5]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][4]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][3]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][2]                                                                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][1]                                                                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[6][0]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][15]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][14]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][13]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][12]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][11]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][10]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][9]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][8]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][7]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][6]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][5]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][4]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][3]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][2]                                                                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][1]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[5][0]                                                                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][15]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][14]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][13]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][12]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][11]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][10]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][9]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][8]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][7]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][6]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][5]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][4]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][3]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][2]                                                                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][1]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[4][0]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][15]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][14]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][13]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][12]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][11]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][10]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][9]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][8]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][7]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][6]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][5]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][4]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][3]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][2]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][1]                                                                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[3][0]                                                                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][15]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][14]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][13]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][12]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][11]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][10]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][9]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][8]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][7]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][6]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][5]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][4]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][3]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][2]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][1]                                                                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[2][0]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][15]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][14]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][13]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][12]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][11]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][10]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][9]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][8]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][7]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][6]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][5]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][4]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][3]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][2]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][1]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[1][0]                                                                                                                                                                             ; Stuck at VCC due to stuck port clock_enable                                                                                                                                                                          ;
; reg_file:rgf|registers[0][15]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[15]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[15]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][14]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[14]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[14]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][13]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[13]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[13]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][12]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[12]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[12]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][11]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[11]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[11]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][10]                                                                                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[10]                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[10]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][9]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[9]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[9]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][8]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[8]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[8]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][7]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[7]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[7]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][6]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[6]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[6]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][5]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[5]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[5]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][4]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[4]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[4]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][3]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[3]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[3]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][2]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[2]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][1]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[1]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[1]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; reg_file:rgf|registers[0][0]                                                                                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                          ;
; WB_stage:wbs|wb_data[0]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[0]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[0]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[1]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[1]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[2]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[3]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[3]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[4]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[4]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[5]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[5]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[6]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[6]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[7]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[7]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[8]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[8]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[9]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[9]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[10]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[10]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[11]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[11]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[12]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[12]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[13]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[13]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[14]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[14]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_store_data[15]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_store_data[15]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_mem_write_en                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_mem_write_en                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_alu_res[0]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_wb_mux                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_wb_mux                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_wb_mux                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                          ;
; WB_stage:wbs|wb_dest[2]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_op_dest[2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_op_dest[2]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_op_dest[2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; WB_stage:wbs|wb_dest[1]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_op_dest[1]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_op_dest[1]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_op_dest[1]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; WB_stage:wbs|wb_dest[0]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_op_dest[0]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_op_dest[0]                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_op_dest[0]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                          ;
; MEM_stage:mems|mem_wb_en                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                          ;
; EX_stage:exs|ex_wb_en                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|id_ex_wb_en                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                          ;
; ID_stage:ids|rs1_data_out[3..9,11..15]                                                                                                                                                                   ; Merged with ID_stage:ids|rs1_data_out[10]                                                                                                                                                                            ;
; ID_stage:ids|rs2_data_out[5..9,11..15]                                                                                                                                                                   ; Merged with ID_stage:ids|rs2_data_out[10]                                                                                                                                                                            ;
; ID_stage:ids|rs1_data_out[10]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; Total Number of Removed Registers = 236                                                                                                                                                                  ;                                                                                                                                                                                                                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_processed                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                 ;
; Total Number of Removed Registers = 17                                                                                                                                                                   ;                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+--------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+--------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; WB_stage:wbs|regfile_en        ; Stuck at GND              ; reg_file:rgf|registers[7][15], reg_file:rgf|registers[7][14],                         ;
;                                ; due to stuck port data_in ; reg_file:rgf|registers[7][13], reg_file:rgf|registers[7][12],                         ;
;                                ;                           ; reg_file:rgf|registers[7][11], reg_file:rgf|registers[7][10],                         ;
;                                ;                           ; reg_file:rgf|registers[7][9], reg_file:rgf|registers[7][8],                           ;
;                                ;                           ; reg_file:rgf|registers[7][7], reg_file:rgf|registers[7][6],                           ;
;                                ;                           ; reg_file:rgf|registers[7][5], reg_file:rgf|registers[7][4],                           ;
;                                ;                           ; reg_file:rgf|registers[7][3], reg_file:rgf|registers[7][2],                           ;
;                                ;                           ; reg_file:rgf|registers[7][1], reg_file:rgf|registers[7][0],                           ;
;                                ;                           ; reg_file:rgf|registers[6][15], reg_file:rgf|registers[6][14],                         ;
;                                ;                           ; reg_file:rgf|registers[6][13], reg_file:rgf|registers[6][12],                         ;
;                                ;                           ; reg_file:rgf|registers[6][11], reg_file:rgf|registers[6][10],                         ;
;                                ;                           ; reg_file:rgf|registers[6][9], reg_file:rgf|registers[6][8],                           ;
;                                ;                           ; reg_file:rgf|registers[6][7], reg_file:rgf|registers[6][6],                           ;
;                                ;                           ; reg_file:rgf|registers[6][5], reg_file:rgf|registers[6][4],                           ;
;                                ;                           ; reg_file:rgf|registers[6][3], reg_file:rgf|registers[6][2],                           ;
;                                ;                           ; reg_file:rgf|registers[6][1], reg_file:rgf|registers[6][0],                           ;
;                                ;                           ; reg_file:rgf|registers[5][15], reg_file:rgf|registers[5][14],                         ;
;                                ;                           ; reg_file:rgf|registers[5][13], reg_file:rgf|registers[5][12],                         ;
;                                ;                           ; reg_file:rgf|registers[5][11], reg_file:rgf|registers[5][10],                         ;
;                                ;                           ; reg_file:rgf|registers[5][9], reg_file:rgf|registers[5][8],                           ;
;                                ;                           ; reg_file:rgf|registers[5][7], reg_file:rgf|registers[5][6],                           ;
;                                ;                           ; reg_file:rgf|registers[5][5], reg_file:rgf|registers[5][4],                           ;
;                                ;                           ; reg_file:rgf|registers[5][3], reg_file:rgf|registers[5][2],                           ;
;                                ;                           ; reg_file:rgf|registers[5][1], reg_file:rgf|registers[5][0],                           ;
;                                ;                           ; reg_file:rgf|registers[4][15], reg_file:rgf|registers[4][14],                         ;
;                                ;                           ; reg_file:rgf|registers[4][13], reg_file:rgf|registers[4][12],                         ;
;                                ;                           ; reg_file:rgf|registers[4][11], reg_file:rgf|registers[4][10],                         ;
;                                ;                           ; reg_file:rgf|registers[4][9], reg_file:rgf|registers[4][8],                           ;
;                                ;                           ; reg_file:rgf|registers[4][7], reg_file:rgf|registers[4][6],                           ;
;                                ;                           ; reg_file:rgf|registers[4][5], reg_file:rgf|registers[4][4],                           ;
;                                ;                           ; reg_file:rgf|registers[4][3], reg_file:rgf|registers[4][2],                           ;
;                                ;                           ; reg_file:rgf|registers[4][1], reg_file:rgf|registers[4][0],                           ;
;                                ;                           ; reg_file:rgf|registers[3][15], reg_file:rgf|registers[3][14],                         ;
;                                ;                           ; reg_file:rgf|registers[3][13], reg_file:rgf|registers[3][12],                         ;
;                                ;                           ; reg_file:rgf|registers[3][11], reg_file:rgf|registers[3][10],                         ;
;                                ;                           ; reg_file:rgf|registers[3][9], reg_file:rgf|registers[3][8],                           ;
;                                ;                           ; reg_file:rgf|registers[3][7], reg_file:rgf|registers[3][6],                           ;
;                                ;                           ; reg_file:rgf|registers[3][5], reg_file:rgf|registers[3][4],                           ;
;                                ;                           ; reg_file:rgf|registers[3][3], reg_file:rgf|registers[3][2],                           ;
;                                ;                           ; reg_file:rgf|registers[3][1], reg_file:rgf|registers[3][0],                           ;
;                                ;                           ; reg_file:rgf|registers[2][15], reg_file:rgf|registers[2][14],                         ;
;                                ;                           ; reg_file:rgf|registers[2][13], reg_file:rgf|registers[2][12],                         ;
;                                ;                           ; reg_file:rgf|registers[2][11], reg_file:rgf|registers[2][10],                         ;
;                                ;                           ; reg_file:rgf|registers[2][9], reg_file:rgf|registers[2][8],                           ;
;                                ;                           ; reg_file:rgf|registers[2][7], reg_file:rgf|registers[2][6],                           ;
;                                ;                           ; reg_file:rgf|registers[2][5], reg_file:rgf|registers[2][4],                           ;
;                                ;                           ; reg_file:rgf|registers[2][3], reg_file:rgf|registers[2][2],                           ;
;                                ;                           ; reg_file:rgf|registers[2][1], reg_file:rgf|registers[2][0],                           ;
;                                ;                           ; reg_file:rgf|registers[1][15], reg_file:rgf|registers[1][14],                         ;
;                                ;                           ; reg_file:rgf|registers[1][13], reg_file:rgf|registers[1][12],                         ;
;                                ;                           ; reg_file:rgf|registers[1][11], reg_file:rgf|registers[1][10],                         ;
;                                ;                           ; reg_file:rgf|registers[1][9], reg_file:rgf|registers[1][8],                           ;
;                                ;                           ; reg_file:rgf|registers[1][7], reg_file:rgf|registers[1][6],                           ;
;                                ;                           ; reg_file:rgf|registers[1][5], reg_file:rgf|registers[1][4],                           ;
;                                ;                           ; reg_file:rgf|registers[1][3], reg_file:rgf|registers[1][2],                           ;
;                                ;                           ; reg_file:rgf|registers[1][1], reg_file:rgf|registers[1][0],                           ;
;                                ;                           ; reg_file:rgf|registers[0][15], WB_stage:wbs|wb_data[15],                              ;
;                                ;                           ; MEM_stage:mems|mem_alu_res[15], reg_file:rgf|registers[0][14],                        ;
;                                ;                           ; WB_stage:wbs|wb_data[14], MEM_stage:mems|mem_alu_res[14],                             ;
;                                ;                           ; reg_file:rgf|registers[0][13], WB_stage:wbs|wb_data[13],                              ;
;                                ;                           ; MEM_stage:mems|mem_alu_res[13], reg_file:rgf|registers[0][12],                        ;
;                                ;                           ; WB_stage:wbs|wb_data[12], MEM_stage:mems|mem_alu_res[12],                             ;
;                                ;                           ; reg_file:rgf|registers[0][11], WB_stage:wbs|wb_data[11],                              ;
;                                ;                           ; MEM_stage:mems|mem_alu_res[11], reg_file:rgf|registers[0][10],                        ;
;                                ;                           ; WB_stage:wbs|wb_data[10], MEM_stage:mems|mem_alu_res[10],                             ;
;                                ;                           ; reg_file:rgf|registers[0][9], WB_stage:wbs|wb_data[9], MEM_stage:mems|mem_alu_res[9], ;
;                                ;                           ; reg_file:rgf|registers[0][8], WB_stage:wbs|wb_data[8], MEM_stage:mems|mem_alu_res[8], ;
;                                ;                           ; reg_file:rgf|registers[0][7], WB_stage:wbs|wb_data[7], MEM_stage:mems|mem_alu_res[7], ;
;                                ;                           ; reg_file:rgf|registers[0][6], WB_stage:wbs|wb_data[6], MEM_stage:mems|mem_alu_res[6], ;
;                                ;                           ; reg_file:rgf|registers[0][5], WB_stage:wbs|wb_data[5], MEM_stage:mems|mem_alu_res[5], ;
;                                ;                           ; reg_file:rgf|registers[0][4], WB_stage:wbs|wb_data[4], MEM_stage:mems|mem_alu_res[4], ;
;                                ;                           ; reg_file:rgf|registers[0][3], WB_stage:wbs|wb_data[3], MEM_stage:mems|mem_alu_res[3], ;
;                                ;                           ; reg_file:rgf|registers[0][2], WB_stage:wbs|wb_data[2], MEM_stage:mems|mem_alu_res[2], ;
;                                ;                           ; reg_file:rgf|registers[0][1], WB_stage:wbs|wb_data[1], MEM_stage:mems|mem_alu_res[1], ;
;                                ;                           ; reg_file:rgf|registers[0][0], WB_stage:wbs|wb_data[0], EX_stage:exs|ex_store_data[0], ;
;                                ;                           ; ID_stage:ids|id_ex_store_data[0], EX_stage:exs|ex_store_data[1],                      ;
;                                ;                           ; ID_stage:ids|id_ex_store_data[1], EX_stage:exs|ex_store_data[2],                      ;
;                                ;                           ; ID_stage:ids|id_ex_store_data[2], EX_stage:exs|ex_store_data[3],                      ;
;                                ;                           ; ID_stage:ids|id_ex_store_data[3], EX_stage:exs|ex_store_data[4],                      ;
;                                ;                           ; ID_stage:ids|id_ex_store_data[4], EX_stage:exs|ex_store_data[5],                      ;
;                                ;                           ; ID_stage:ids|id_ex_store_data[5], MEM_stage:mems|mem_alu_res[0],                      ;
;                                ;                           ; MEM_stage:mems|mem_wb_mux, EX_stage:exs|ex_wb_mux, ID_stage:ids|id_ex_wb_mux,         ;
;                                ;                           ; WB_stage:wbs|wb_dest[2], MEM_stage:mems|mem_op_dest[2], EX_stage:exs|ex_op_dest[2],   ;
;                                ;                           ; ID_stage:ids|id_ex_op_dest[2], WB_stage:wbs|wb_dest[1],                               ;
;                                ;                           ; MEM_stage:mems|mem_op_dest[1], EX_stage:exs|ex_op_dest[1],                            ;
;                                ;                           ; ID_stage:ids|id_ex_op_dest[1], WB_stage:wbs|wb_dest[0],                               ;
;                                ;                           ; MEM_stage:mems|mem_op_dest[0], EX_stage:exs|ex_op_dest[0],                            ;
;                                ;                           ; ID_stage:ids|id_ex_op_dest[0], MEM_stage:mems|mem_wb_en, EX_stage:exs|ex_wb_en,       ;
;                                ;                           ; ID_stage:ids|id_ex_wb_en, ID_stage:ids|rs1_data_out[10]                               ;
; EX_stage:exs|ex_store_data[6]  ; Lost Fanouts              ; ID_stage:ids|id_ex_store_data[6]                                                      ;
; EX_stage:exs|ex_store_data[7]  ; Lost Fanouts              ; ID_stage:ids|id_ex_store_data[7]                                                      ;
; EX_stage:exs|ex_store_data[8]  ; Lost Fanouts              ; ID_stage:ids|id_ex_store_data[8]                                                      ;
; EX_stage:exs|ex_store_data[9]  ; Lost Fanouts              ; ID_stage:ids|id_ex_store_data[9]                                                      ;
; EX_stage:exs|ex_store_data[10] ; Lost Fanouts              ; ID_stage:ids|id_ex_store_data[10]                                                     ;
; EX_stage:exs|ex_store_data[11] ; Lost Fanouts              ; ID_stage:ids|id_ex_store_data[11]                                                     ;
; EX_stage:exs|ex_store_data[12] ; Lost Fanouts              ; ID_stage:ids|id_ex_store_data[12]                                                     ;
; EX_stage:exs|ex_store_data[13] ; Lost Fanouts              ; ID_stage:ids|id_ex_store_data[13]                                                     ;
; EX_stage:exs|ex_store_data[14] ; Lost Fanouts              ; ID_stage:ids|id_ex_store_data[14]                                                     ;
; EX_stage:exs|ex_store_data[15] ; Lost Fanouts              ; ID_stage:ids|id_ex_store_data[15]                                                     ;
; EX_stage:exs|ex_mem_write_en   ; Lost Fanouts              ; ID_stage:ids|id_ex_mem_write_en                                                       ;
+--------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1861  ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 923   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 887   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; Total number of inverted registers = 11                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mips|ID_stage:ids|rs2_data_out[3]                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |mips|ID_stage:ids|rs2_data_out[0]                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mips|ID_stage:ids|alu_cmd[0]                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |mips|EX_stage:exs|ALU:alu|Mux11                                                                                                                                          ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |mips|EX_stage:exs|ALU:alu|Mux0                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |mips|EX_stage:exs|ALU:alu|Mux8                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mips|EX_stage:exs|ALU:alu|Mux6                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |mips|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |mips|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:ids ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; NOP            ; 0     ; Signed Integer                   ;
; ADDI           ; 9     ; Signed Integer                   ;
; LD             ; 10    ; Signed Integer                   ;
; ST             ; 11    ; Signed Integer                   ;
; BZ             ; 12    ; Signed Integer                   ;
; ALU_CMD_ADD    ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 85                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 85                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 12580                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 49148                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                  ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_mips_auto_signaltap_0_1_3046,                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 277                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 85                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_mode                      ; COMBINATIONAL                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_enable_advanced_condition ; 0                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_inversion_mask_length     ; 256                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_advanced_condition_entity ; basic,1,                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_storage_qualifier_pipeline                  ; 1                                                                                                                                                                                                                                                                                     ; Untyped        ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSD:ssd_cmd"                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "in[3..3]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSD:ssd_op2"                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSD:ssd_op1"                                                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (4 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSD:ssd_alu"                                                                                                                              ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                    ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "in[3..1]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_stage:mems|memory:mem"                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (6 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SSD:ssd_IF"                                                                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in   ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_stage:ifs"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; pc[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 85                  ; 85               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:10     ;
; Top                            ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                      ;
+-----------------------------------+---------------+-----------+----------------+-------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                              ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection             ; Details                                                                                                                                                        ;
+-----------------------------------+---------------+-----------+----------------+-------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                      ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux15~5  ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux15~5  ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux15~5  ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux5~3   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux5~3   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux5~3   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux4~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux4~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux4~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux3~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux3~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux3~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux2~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux2~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux2~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux1~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux1~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux1~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux0~3   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux0~3   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux0~3   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux14~6  ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux14~6  ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux14~6  ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux13~6  ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux13~6  ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux13~6  ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux12    ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux12    ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux12    ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux11    ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux11    ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux11    ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux10~3  ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux10~3  ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux10~3  ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux9~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux9~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux9~0   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux8~2   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux8~2   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux8~2   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux7~4   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux7~4   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux7~4   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux6~2   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux6~2   ; N/A                                                                                                                                                            ;
; EX_stage:exs|alu_res[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; EX_stage:exs|ALU:alu|Mux6~2   ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs1_data_out[0]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs1_data_out[0]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs1_data_out[0]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs1_data_out[1]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs1_data_out[1]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs1_data_out[1]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs1_data_out[2]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs1_data_out[2]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs1_data_out[2]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_1[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[0]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[0]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[0]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[10]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[11]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[12]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[13]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[14]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[15]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[1]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[1]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[1]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[2]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[2]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[2]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[2]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[3]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[3]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[3]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[3]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[4]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[4]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[4]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[4]  ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[5]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[6]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[7]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[8]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; EX_stage:exs|rs_2[9]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|rs2_data_out[10] ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[3]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[3]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[3]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[4]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[4]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[4]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_offset_imm[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_taken         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|branch_taken     ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_taken         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|branch_taken     ; N/A                                                                                                                                                            ;
; ID_stage:ids|branch_taken         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_stage:ids|branch_taken     ; N/A                                                                                                                                                            ;
; ID_stage:ids|opcode[0]            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ID_stage:ids|opcode[0]            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ID_stage:ids|opcode[0]            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ID_stage:ids|opcode[1]            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ID_stage:ids|opcode[1]            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ID_stage:ids|opcode[1]            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ID_stage:ids|opcode[2]            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ID_stage:ids|opcode[2]            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ID_stage:ids|opcode[2]            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ID_stage:ids|opcode[3]            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ID_stage:ids|opcode[3]            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ID_stage:ids|opcode[3]            ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; IF_stage:ifs|clk                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                      ; N/A                                                                                                                                                            ;
; IF_stage:ifs|clk                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                      ; N/A                                                                                                                                                            ;
; IF_stage:ifs|clk                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                      ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[12]        ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[12]        ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[12]        ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[13]        ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[13]        ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[13]        ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[14]        ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[14]        ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[14]        ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[15]        ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[15]        ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[15]        ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[3]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[3]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[3]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[4]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[4]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[4]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[0]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[6]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[6]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[6]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[7]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[7]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[7]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[8]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[8]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|instr[8]         ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; IF_stage:ifs|instr[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                           ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[0]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[0]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[0]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[0]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[1]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[1]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[1]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[1]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[2]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[2]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[2]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[2]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[3]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[3]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[3]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[3]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[4]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[4]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[4]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[4]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[5]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[5]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[5]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[5]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[6]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[6]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[6]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[6]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[7]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[7]            ; N/A                                                                                                                                                            ;
; IF_stage:ifs|pc[7]                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; IF_stage:ifs|pc[7]            ; N/A                                                                                                                                                            ;
; SW[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                         ; N/A                                                                                                                                                            ;
; SW[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                         ; N/A                                                                                                                                                            ;
; SW[1]                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                         ; N/A                                                                                                                                                            ;
+-----------------------------------+---------------+-----------+----------------+-------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 04 15:48:29 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file wb.v
    Info (12023): Found entity 1: WB_stage
Info (12021): Found 1 design units, including 1 entities, in source file ssd.v
    Info (12023): Found entity 1: SSD
Info (12021): Found 1 design units, including 1 entities, in source file mem.v
    Info (12023): Found entity 1: MEM_stage
Info (12021): Found 1 design units, including 1 entities, in source file id.v
    Info (12023): Found entity 1: ID_stage
Info (12021): Found 1 design units, including 1 entities, in source file ex.v
    Info (12023): Found entity 1: EX_stage
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 1 design units, including 1 entities, in source file clk_selector.v
    Info (12023): Found entity 1: clk_selector
Info (12021): Found 1 design units, including 1 entities, in source file mips.v
    Info (12023): Found entity 1: mips
Info (12021): Found 1 design units, including 1 entities, in source file if.v
    Info (12023): Found entity 1: IF_stage
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: reg_file
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory
Warning (10236): Verilog HDL Implicit Net warning at mips.v(362): created implicit net for "alu_res"
Info (12127): Elaborating entity "mips" for the top level hierarchy
Warning (10034): Output port "LEDG" at mips.v(196) has no driver
Warning (10034): Output port "LEDR" at mips.v(197) has no driver
Warning (10034): Output port "DRAM_ADDR" at mips.v(206) has no driver
Warning (10034): Output port "FL_ADDR" at mips.v(219) has no driver
Warning (10034): Output port "SRAM_ADDR" at mips.v(226) has no driver
Warning (10034): Output port "OTG_ADDR" at mips.v(234) has no driver
Warning (10034): Output port "VGA_R" at mips.v(276) has no driver
Warning (10034): Output port "VGA_G" at mips.v(277) has no driver
Warning (10034): Output port "VGA_B" at mips.v(278) has no driver
Warning (10034): Output port "UART_TXD" at mips.v(199) has no driver
Warning (10034): Output port "DRAM_LDQM" at mips.v(207) has no driver
Warning (10034): Output port "DRAM_UDQM" at mips.v(208) has no driver
Warning (10034): Output port "DRAM_WE_N" at mips.v(209) has no driver
Warning (10034): Output port "DRAM_CAS_N" at mips.v(210) has no driver
Warning (10034): Output port "DRAM_RAS_N" at mips.v(211) has no driver
Warning (10034): Output port "DRAM_CS_N" at mips.v(212) has no driver
Warning (10034): Output port "DRAM_BA_0" at mips.v(213) has no driver
Warning (10034): Output port "DRAM_BA_1" at mips.v(214) has no driver
Warning (10034): Output port "DRAM_CLK" at mips.v(215) has no driver
Warning (10034): Output port "DRAM_CKE" at mips.v(216) has no driver
Warning (10034): Output port "FL_WE_N" at mips.v(220) has no driver
Warning (10034): Output port "FL_RST_N" at mips.v(221) has no driver
Warning (10034): Output port "FL_OE_N" at mips.v(222) has no driver
Warning (10034): Output port "FL_CE_N" at mips.v(223) has no driver
Warning (10034): Output port "SRAM_UB_N" at mips.v(227) has no driver
Warning (10034): Output port "SRAM_LB_N" at mips.v(228) has no driver
Warning (10034): Output port "SRAM_WE_N" at mips.v(229) has no driver
Warning (10034): Output port "SRAM_CE_N" at mips.v(230) has no driver
Warning (10034): Output port "SRAM_OE_N" at mips.v(231) has no driver
Warning (10034): Output port "OTG_CS_N" at mips.v(235) has no driver
Warning (10034): Output port "OTG_RD_N" at mips.v(236) has no driver
Warning (10034): Output port "OTG_WR_N" at mips.v(237) has no driver
Warning (10034): Output port "OTG_RST_N" at mips.v(238) has no driver
Warning (10034): Output port "OTG_FSPEED" at mips.v(239) has no driver
Warning (10034): Output port "OTG_LSPEED" at mips.v(240) has no driver
Warning (10034): Output port "OTG_DACK0_N" at mips.v(245) has no driver
Warning (10034): Output port "OTG_DACK1_N" at mips.v(246) has no driver
Warning (10034): Output port "LCD_ON" at mips.v(249) has no driver
Warning (10034): Output port "LCD_BLON" at mips.v(250) has no driver
Warning (10034): Output port "LCD_RW" at mips.v(251) has no driver
Warning (10034): Output port "LCD_EN" at mips.v(252) has no driver
Warning (10034): Output port "LCD_RS" at mips.v(253) has no driver
Warning (10034): Output port "SD_CLK" at mips.v(258) has no driver
Warning (10034): Output port "TDO" at mips.v(269) has no driver
Warning (10034): Output port "I2C_SCLK" at mips.v(261) has no driver
Warning (10034): Output port "VGA_CLK" at mips.v(271) has no driver
Warning (10034): Output port "VGA_HS" at mips.v(272) has no driver
Warning (10034): Output port "VGA_VS" at mips.v(273) has no driver
Warning (10034): Output port "VGA_BLANK" at mips.v(274) has no driver
Warning (10034): Output port "VGA_SYNC" at mips.v(275) has no driver
Warning (10034): Output port "ENET_CMD" at mips.v(281) has no driver
Warning (10034): Output port "ENET_CS_N" at mips.v(282) has no driver
Warning (10034): Output port "ENET_WR_N" at mips.v(283) has no driver
Warning (10034): Output port "ENET_RD_N" at mips.v(284) has no driver
Warning (10034): Output port "ENET_RST_N" at mips.v(285) has no driver
Warning (10034): Output port "ENET_CLK" at mips.v(287) has no driver
Warning (10034): Output port "AUD_DACDAT" at mips.v(292) has no driver
Warning (10034): Output port "AUD_XCK" at mips.v(294) has no driver
Warning (10034): Output port "TD_RESET" at mips.v(299) has no driver
Info (12128): Elaborating entity "IF_stage" for hierarchy "IF_stage:ifs"
Warning (10270): Verilog HDL Case Statement warning at IF.v(20): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at IF.v(19): inferring latch(es) for variable "instr", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "instr[0]" at IF.v(19)
Info (10041): Inferred latch for "instr[1]" at IF.v(19)
Info (10041): Inferred latch for "instr[2]" at IF.v(19)
Info (10041): Inferred latch for "instr[3]" at IF.v(19)
Info (10041): Inferred latch for "instr[4]" at IF.v(19)
Info (10041): Inferred latch for "instr[5]" at IF.v(19)
Info (10041): Inferred latch for "instr[6]" at IF.v(19)
Info (10041): Inferred latch for "instr[7]" at IF.v(19)
Info (10041): Inferred latch for "instr[8]" at IF.v(19)
Info (10041): Inferred latch for "instr[9]" at IF.v(19)
Info (10041): Inferred latch for "instr[10]" at IF.v(19)
Info (10041): Inferred latch for "instr[11]" at IF.v(19)
Info (10041): Inferred latch for "instr[12]" at IF.v(19)
Info (10041): Inferred latch for "instr[13]" at IF.v(19)
Info (10041): Inferred latch for "instr[14]" at IF.v(19)
Info (10041): Inferred latch for "instr[15]" at IF.v(19)
Info (12128): Elaborating entity "SSD" for hierarchy "SSD:ssd_IF"
Info (12128): Elaborating entity "ID_stage" for hierarchy "ID_stage:ids"
Warning (10230): Verilog HDL assignment warning at ID.v(39): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at ID.v(42): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "EX_stage" for hierarchy "EX_stage:exs"
Info (12128): Elaborating entity "ALU" for hierarchy "EX_stage:exs|ALU:alu"
Info (12128): Elaborating entity "MEM_stage" for hierarchy "MEM_stage:mems"
Info (12128): Elaborating entity "memory" for hierarchy "MEM_stage:mems|memory:mem"
Info (12128): Elaborating entity "WB_stage" for hierarchy "WB_stage:wbs"
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:rgf"
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_hbo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_hbo
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_mips_auto_signaltap_0_1_3046.v
    Info (12023): Found entity 1: sld_reserved_mips_auto_signaltap_0_1_3046
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qhk.tdf
    Info (12023): Found entity 1: cmpr_qhk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9gk.tdf
    Info (12023): Found entity 1: cmpr_9gk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7gk.tdf
    Info (12023): Found entity 1: cmpr_7gk
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bgk.tdf
    Info (12023): Found entity 1: cmpr_bgk
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aq14.tdf
    Info (12023): Found entity 1: altsyncram_aq14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7ci.tdf
    Info (12023): Found entity 1: cntr_7ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info (12023): Found entity 1: cmpr_bcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET_DATA[0]" has no driver
    Warning (13040): Bidir "ENET_DATA[1]" has no driver
    Warning (13040): Bidir "ENET_DATA[2]" has no driver
    Warning (13040): Bidir "ENET_DATA[3]" has no driver
    Warning (13040): Bidir "ENET_DATA[4]" has no driver
    Warning (13040): Bidir "ENET_DATA[5]" has no driver
    Warning (13040): Bidir "ENET_DATA[6]" has no driver
    Warning (13040): Bidir "ENET_DATA[7]" has no driver
    Warning (13040): Bidir "ENET_DATA[8]" has no driver
    Warning (13040): Bidir "ENET_DATA[9]" has no driver
    Warning (13040): Bidir "ENET_DATA[10]" has no driver
    Warning (13040): Bidir "ENET_DATA[11]" has no driver
    Warning (13040): Bidir "ENET_DATA[12]" has no driver
    Warning (13040): Bidir "ENET_DATA[13]" has no driver
    Warning (13040): Bidir "ENET_DATA[14]" has no driver
    Warning (13040): Bidir "ENET_DATA[15]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "GPIO_0[0]" has no driver
    Warning (13040): Bidir "GPIO_0[1]" has no driver
    Warning (13040): Bidir "GPIO_0[2]" has no driver
    Warning (13040): Bidir "GPIO_0[3]" has no driver
    Warning (13040): Bidir "GPIO_0[4]" has no driver
    Warning (13040): Bidir "GPIO_0[5]" has no driver
    Warning (13040): Bidir "GPIO_0[6]" has no driver
    Warning (13040): Bidir "GPIO_0[7]" has no driver
    Warning (13040): Bidir "GPIO_0[8]" has no driver
    Warning (13040): Bidir "GPIO_0[9]" has no driver
    Warning (13040): Bidir "GPIO_0[10]" has no driver
    Warning (13040): Bidir "GPIO_0[11]" has no driver
    Warning (13040): Bidir "GPIO_0[12]" has no driver
    Warning (13040): Bidir "GPIO_0[13]" has no driver
    Warning (13040): Bidir "GPIO_0[14]" has no driver
    Warning (13040): Bidir "GPIO_0[15]" has no driver
    Warning (13040): Bidir "GPIO_0[16]" has no driver
    Warning (13040): Bidir "GPIO_0[17]" has no driver
    Warning (13040): Bidir "GPIO_0[18]" has no driver
    Warning (13040): Bidir "GPIO_0[19]" has no driver
    Warning (13040): Bidir "GPIO_0[20]" has no driver
    Warning (13040): Bidir "GPIO_0[21]" has no driver
    Warning (13040): Bidir "GPIO_0[22]" has no driver
    Warning (13040): Bidir "GPIO_0[23]" has no driver
    Warning (13040): Bidir "GPIO_0[24]" has no driver
    Warning (13040): Bidir "GPIO_0[25]" has no driver
    Warning (13040): Bidir "GPIO_0[26]" has no driver
    Warning (13040): Bidir "GPIO_0[27]" has no driver
    Warning (13040): Bidir "GPIO_0[28]" has no driver
    Warning (13040): Bidir "GPIO_0[29]" has no driver
    Warning (13040): Bidir "GPIO_0[30]" has no driver
    Warning (13040): Bidir "GPIO_0[31]" has no driver
    Warning (13040): Bidir "GPIO_0[32]" has no driver
    Warning (13040): Bidir "GPIO_0[33]" has no driver
    Warning (13040): Bidir "GPIO_0[34]" has no driver
    Warning (13040): Bidir "GPIO_0[35]" has no driver
    Warning (13040): Bidir "GPIO_1[0]" has no driver
    Warning (13040): Bidir "GPIO_1[1]" has no driver
    Warning (13040): Bidir "GPIO_1[2]" has no driver
    Warning (13040): Bidir "GPIO_1[3]" has no driver
    Warning (13040): Bidir "GPIO_1[4]" has no driver
    Warning (13040): Bidir "GPIO_1[5]" has no driver
    Warning (13040): Bidir "GPIO_1[6]" has no driver
    Warning (13040): Bidir "GPIO_1[7]" has no driver
    Warning (13040): Bidir "GPIO_1[8]" has no driver
    Warning (13040): Bidir "GPIO_1[9]" has no driver
    Warning (13040): Bidir "GPIO_1[10]" has no driver
    Warning (13040): Bidir "GPIO_1[11]" has no driver
    Warning (13040): Bidir "GPIO_1[12]" has no driver
    Warning (13040): Bidir "GPIO_1[13]" has no driver
    Warning (13040): Bidir "GPIO_1[14]" has no driver
    Warning (13040): Bidir "GPIO_1[15]" has no driver
    Warning (13040): Bidir "GPIO_1[16]" has no driver
    Warning (13040): Bidir "GPIO_1[17]" has no driver
    Warning (13040): Bidir "GPIO_1[18]" has no driver
    Warning (13040): Bidir "GPIO_1[19]" has no driver
    Warning (13040): Bidir "GPIO_1[20]" has no driver
    Warning (13040): Bidir "GPIO_1[21]" has no driver
    Warning (13040): Bidir "GPIO_1[22]" has no driver
    Warning (13040): Bidir "GPIO_1[23]" has no driver
    Warning (13040): Bidir "GPIO_1[24]" has no driver
    Warning (13040): Bidir "GPIO_1[25]" has no driver
    Warning (13040): Bidir "GPIO_1[26]" has no driver
    Warning (13040): Bidir "GPIO_1[27]" has no driver
    Warning (13040): Bidir "GPIO_1[28]" has no driver
    Warning (13040): Bidir "GPIO_1[29]" has no driver
    Warning (13040): Bidir "GPIO_1[30]" has no driver
    Warning (13040): Bidir "GPIO_1[31]" has no driver
    Warning (13040): Bidir "GPIO_1[32]" has no driver
    Warning (13040): Bidir "GPIO_1[33]" has no driver
    Warning (13040): Bidir "GPIO_1[34]" has no driver
    Warning (13040): Bidir "GPIO_1[35]" has no driver
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "IF_stage:ifs|instr[5]" merged with LATCH primitive "IF_stage:ifs|instr[0]"
    Info (13026): Duplicate LATCH primitive "IF_stage:ifs|instr[2]" merged with LATCH primitive "IF_stage:ifs|instr[0]"
Warning (13012): Latch IF_stage:ifs|instr[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_stage:ifs|pc[2]
Warning (13012): Latch IF_stage:ifs|instr[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_stage:ifs|pc[5]
Warning (13012): Latch IF_stage:ifs|instr[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_stage:ifs|pc[4]
Warning (13012): Latch IF_stage:ifs|instr[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_stage:ifs|pc[4]
Warning (13012): Latch IF_stage:ifs|instr[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_stage:ifs|pc[4]
Warning (13012): Latch IF_stage:ifs|instr[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_stage:ifs|pc[1]
Warning (13012): Latch IF_stage:ifs|instr[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_stage:ifs|pc[4]
Warning (13012): Latch IF_stage:ifs|instr[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_stage:ifs|pc[4]
Warning (13012): Latch IF_stage:ifs|instr[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_stage:ifs|pc[4]
Warning (13012): Latch IF_stage:ifs|instr[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_stage:ifs|pc[4]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at VCC
    Warning (13410): Pin "HEX1[1]" is stuck at VCC
    Warning (13410): Pin "HEX1[2]" is stuck at VCC
    Warning (13410): Pin "HEX1[3]" is stuck at VCC
    Warning (13410): Pin "HEX1[4]" is stuck at VCC
    Warning (13410): Pin "HEX1[5]" is stuck at VCC
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at VCC
    Warning (13410): Pin "HEX5[1]" is stuck at VCC
    Warning (13410): Pin "HEX5[2]" is stuck at VCC
    Warning (13410): Pin "HEX5[3]" is stuck at VCC
    Warning (13410): Pin "HEX5[4]" is stuck at VCC
    Warning (13410): Pin "HEX5[5]" is stuck at VCC
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at VCC
    Warning (13410): Pin "HEX6[1]" is stuck at VCC
    Warning (13410): Pin "HEX6[2]" is stuck at VCC
    Warning (13410): Pin "HEX6[3]" is stuck at VCC
    Warning (13410): Pin "HEX6[4]" is stuck at VCC
    Warning (13410): Pin "HEX6[5]" is stuck at VCC
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_BLANK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
Info (17049): 84 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 244 of its 256 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 12 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 47 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "TD_CLK27"
Info (21057): Implemented 3180 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 52 input pins
    Info (21059): Implemented 218 output pins
    Info (21060): Implemented 157 bidirectional pins
    Info (21061): Implemented 2666 logic cells
    Info (21064): Implemented 86 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 485 warnings
    Info: Peak virtual memory: 599 megabytes
    Info: Processing ended: Tue Apr 04 15:48:49 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:19


