<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_47' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:14.546-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_46' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:14.467-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_45' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:14.393-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_44' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:14.315-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_43' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:14.243-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_42' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:14.174-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_41' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:14.105-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_40' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:14.038-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_39' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.963-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_38' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.890-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_37' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.819-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_36' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.724-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_35' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.649-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_34' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.580-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_33' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.518-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_32' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.456-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_31' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.397-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_30' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.343-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_29' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.288-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_28' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.235-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_27' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.168-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_26' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.116-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_25' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.070-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_24' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:13.018-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_23' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.975-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_22' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.920-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_21' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.867-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_20' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.826-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_19' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.783-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_18' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.760-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_17' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.703-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_16' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.659-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_15' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.623-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_14' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.608-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_13' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.547-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_12' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.516-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_11' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.487-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_10' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.454-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_9' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.425-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_8' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.394-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_7' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.363-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_6' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.339-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_5' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.319-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_4' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.303-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_3' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.293-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_2' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.284-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_1' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.274-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'DECMAT_ROM_0' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.211-0300" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Global array 'F_tbl' will not be exposed as RTL port." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-12T15:04:12.201-0300" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:10:48.342-0300" type="Warning"/>
        <logs message="WARNING: [Netlist 29-101] Netlist 'rs_erasure' is not ideal for floorplanning, since the cellview 'rs_erasure' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:10:22.404-0300" type="Warning"/>
        <logs message="WARNING: [Netlist 29-101] Netlist 'rs_erasure' is not ideal for floorplanning, since the cellview 'rs_erasure' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:10:13.974-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_3_reg_17828_pp0_iter3_reg_reg[1]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:10:08.983-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_3_reg_17828_reg[1]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:10:08.962-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_17803_reg[6]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:10:08.942-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_9_reg_17803_reg[7]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:10:08.922-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_2_reg_17925_pp0_iter6_reg_reg[5]) is unused and will be removed from module rs_erasure.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:42 ; elapsed = 00:04:54 . Memory (MB): peak = 1370.387 ; gain = 1110.977&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;ROM:&#xD;&#xA;+-------------------------+---------------------------------------------------+---------------+----------------+&#xD;&#xA;|Module Name              | RTL Object                                        | Depth x Width | Implemented As | &#xD;&#xA;+-------------------------+---------------------------------------------------+---------------+----------------+&#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_F_tbl_rom     | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure_DECMATbkb_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATcud_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATdEe_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATeOg_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATfYi_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATg8j_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMAThbi_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATibs_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATjbC_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATkbM_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATlbW_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATmb6_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATncg_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATocq_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATpcA_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATqcK_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATrcU_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATsc4_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATtde_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATudo_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATvdy_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATwdI_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATxdS_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATyd2_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATzec_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATAem_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATBew_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATCeG_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATDeQ_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATEe0_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATFfa_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATGfk_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATHfu_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATIfE_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATJfO_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATKfY_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATLf8_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATMgi_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATNgs_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATOgC_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATPgM_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATQgW_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATRg6_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATShg_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATThq_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATUhA_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATVhK_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure_DECMATWhU_rom | q0_reg                                            | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | p_0_out                                           | 64x9          | LUT            | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_1_U/rs_erasure_DECMATcud_rom_U/q0_reg  | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_2_U/rs_erasure_DECMATdEe_rom_U/q0_reg  | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_0_U/rs_erasure_DECMATbkb_rom_U/q0_reg  | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_7_U/rs_erasure_DECMATibs_rom_U/q0_reg  | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_8_U/rs_erasure_DECMATjbC_rom_U/q0_reg  | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_6_U/rs_erasure_DECMAThbi_rom_U/q0_reg  | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_4_U/rs_erasure_DECMATfYi_rom_U/q0_reg  | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_5_U/rs_erasure_DECMATg8j_rom_U/q0_reg  | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_3_U/rs_erasure_DECMATeOg_rom_U/q0_reg  | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_11_U/rs_erasure_DECMATmb6_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_10_U/rs_erasure_DECMATlbW_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_9_U/rs_erasure_DECMATkbM_rom_U/q0_reg  | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_13_U/rs_erasure_DECMATocq_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_14_U/rs_erasure_DECMATpcA_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_12_U/rs_erasure_DECMATncg_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_19_U/rs_erasure_DECMATudo_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_20_U/rs_erasure_DECMATvdy_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_18_U/rs_erasure_DECMATtde_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_16_U/rs_erasure_DECMATrcU_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_17_U/rs_erasure_DECMATsc4_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_15_U/rs_erasure_DECMATqcK_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_22_U/rs_erasure_DECMATxdS_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_23_U/rs_erasure_DECMATyd2_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_21_U/rs_erasure_DECMATwdI_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_25_U/rs_erasure_DECMATAem_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_26_U/rs_erasure_DECMATBew_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_24_U/rs_erasure_DECMATzec_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_31_U/rs_erasure_DECMATGfk_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_32_U/rs_erasure_DECMATHfu_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_30_U/rs_erasure_DECMATFfa_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_28_U/rs_erasure_DECMATDeQ_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_29_U/rs_erasure_DECMATEe0_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_27_U/rs_erasure_DECMATCeG_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_34_U/rs_erasure_DECMATJfO_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_35_U/rs_erasure_DECMATKfY_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_33_U/rs_erasure_DECMATIfE_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_37_U/rs_erasure_DECMATMgi_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_38_U/rs_erasure_DECMATNgs_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_36_U/rs_erasure_DECMATLf8_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_43_U/rs_erasure_DECMATShg_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_44_U/rs_erasure_DECMATThq_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_42_U/rs_erasure_DECMATRg6_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_40_U/rs_erasure_DECMATPgM_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_41_U/rs_erasure_DECMATQgW_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_39_U/rs_erasure_DECMATOgC_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_46_U/rs_erasure_DECMATVhK_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_47_U/rs_erasure_DECMATWhU_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;|rs_erasure               | DECMAT_ROM_45_U/rs_erasure_DECMATUhA_rom_U/q0_reg | 4096x8        | Block RAM      | &#xD;&#xA;+-------------------------+---------------------------------------------------+---------------+----------------+&#xD;&#xA;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:43.844-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_2_reg_17925_reg[5]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:13.930-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_1_reg_17915_reg[2]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:13.909-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_1_reg_17915_reg[5]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:13.888-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_reg_17857_reg[2]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:13.867-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_reg_17857_reg[5]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:13.845-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[2]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:13.826-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[5]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:13.806-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (padlen_reg_17028_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:13.786-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_reg_17813_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.423-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18513_pp0_iter34_reg_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.403-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18513_pp0_iter34_reg_reg[1]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.384-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18513_pp0_iter34_reg_reg[2]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.365-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18513_pp0_iter34_reg_reg[3]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.346-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18513_pp0_iter33_reg_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.326-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18513_pp0_iter33_reg_reg[1]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.306-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18513_pp0_iter33_reg_reg[2]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.287-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18513_pp0_iter33_reg_reg[3]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.268-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18513_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.248-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18513_reg[1]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.229-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18513_reg[2]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.210-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18513_reg[3]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.191-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_2_13_reg_18492_reg[2]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.172-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_2_13_reg_18492_reg[3]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.153-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_12_reg_18464_pp0_iter31_reg_reg[2]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.135-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_1_12_reg_18464_pp0_iter31_reg_reg[3]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.116-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_2_reg_17823_pp0_iter2_reg_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.096-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (p_reg_17813_pp0_iter2_reg_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.076-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[2]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.057-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[3]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.037-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[4]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:10.018-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[5]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.999-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[6]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.980-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[7]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.961-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_15_reg_18529_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.942-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q15_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.923-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_2_reg_17925_pp0_iter6_reg_reg[4]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.904-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_2_reg_17925_reg[4]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.885-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_pp0_iter4_reg_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.865-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_pp0_iter4_reg_reg[1]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.845-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_pp0_iter4_reg_reg[2]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.824-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_pp0_iter4_reg_reg[3]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.804-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_pp0_iter4_reg_reg[4]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.781-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_pp0_iter4_reg_reg[5]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.758-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_pp0_iter4_reg_reg[6]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.739-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_pp0_iter4_reg_reg[7]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.719-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_pp0_iter4_reg_reg[9]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.700-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_1_reg_17915_reg[4]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.679-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.660-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_reg[1]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.641-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_reg[2]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.614-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_reg[3]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.595-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_reg[4]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.576-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_reg[5]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.556-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_reg[6]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.536-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_reg[7]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.518-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17846_reg[9]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.500-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_reg_17857_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.480-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_reg_17857_reg[4]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.461-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.443-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[4]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.424-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_1_reg_17931_reg[7]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.406-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[7]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.382-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_2_reg_17963_reg[7]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.363-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[7]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.345-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_3_reg_17994_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.325-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.306-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_4_reg_18043_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.287-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_4_reg_18043_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.267-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.248-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.230-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_5_reg_18082_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.212-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q5_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.194-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_6_reg_18121_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.175-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.156-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_7_reg_18160_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.138-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.120-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_8_reg_18203_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.102-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_8_reg_18203_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.084-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.066-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.046-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_9_reg_18252_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.027-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:09.009-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_10_reg_18301_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.991-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.973-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_11_reg_18350_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.953-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.934-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_12_reg_18399_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.916-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_12_reg_18399_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.898-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.880-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.862-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_13_reg_18448_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.844-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q13_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.826-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_load_14_reg_18497_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.808-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[8]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.791-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module rs_erasure." projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.773-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_47_U/rs_erasure_DECMATWhU_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATWhU.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:09:08.751-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_46_U/rs_erasure_DECMATVhK_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATVhK.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.339-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_45_U/rs_erasure_DECMATUhA_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATUhA.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.322-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_44_U/rs_erasure_DECMATThq_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATThq.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.305-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_43_U/rs_erasure_DECMATShg_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATShg.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.287-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_42_U/rs_erasure_DECMATRg6_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATRg6.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.270-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_41_U/rs_erasure_DECMATQgW_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATQgW.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.252-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_40_U/rs_erasure_DECMATPgM_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATPgM.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.235-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_39_U/rs_erasure_DECMATOgC_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATOgC.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.218-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_38_U/rs_erasure_DECMATNgs_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATNgs.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.201-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_37_U/rs_erasure_DECMATMgi_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATMgi.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.184-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_36_U/rs_erasure_DECMATLf8_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATLf8.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.166-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_35_U/rs_erasure_DECMATKfY_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATKfY.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.149-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_34_U/rs_erasure_DECMATJfO_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATJfO.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.132-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_33_U/rs_erasure_DECMATIfE_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATIfE.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.115-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_32_U/rs_erasure_DECMATHfu_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATHfu.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.097-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_31_U/rs_erasure_DECMATGfk_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATGfk.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.080-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_30_U/rs_erasure_DECMATFfa_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATFfa.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.063-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_29_U/rs_erasure_DECMATEe0_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATEe0.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.046-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_28_U/rs_erasure_DECMATDeQ_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATDeQ.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.029-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_27_U/rs_erasure_DECMATCeG_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATCeG.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:54.012-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_26_U/rs_erasure_DECMATBew_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATBew.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.995-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_25_U/rs_erasure_DECMATAem_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATAem.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.978-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_24_U/rs_erasure_DECMATzec_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATzec.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.957-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_23_U/rs_erasure_DECMATyd2_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATyd2.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.939-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_22_U/rs_erasure_DECMATxdS_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATxdS.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.921-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_21_U/rs_erasure_DECMATwdI_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATwdI.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.903-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_20_U/rs_erasure_DECMATvdy_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATvdy.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.885-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_19_U/rs_erasure_DECMATudo_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATudo.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.867-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_18_U/rs_erasure_DECMATtde_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATtde.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.848-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_17_U/rs_erasure_DECMATsc4_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATsc4.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.830-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_16_U/rs_erasure_DECMATrcU_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATrcU.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.811-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_15_U/rs_erasure_DECMATqcK_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATqcK.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.792-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_14_U/rs_erasure_DECMATpcA_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATpcA.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.776-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_13_U/rs_erasure_DECMATocq_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATocq.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.760-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_12_U/rs_erasure_DECMATncg_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATncg.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.743-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_11_U/rs_erasure_DECMATmb6_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATmb6.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.725-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_10_U/rs_erasure_DECMATlbW_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATlbW.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.708-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_9_U/rs_erasure_DECMATkbM_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATkbM.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.691-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_8_U/rs_erasure_DECMATjbC_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATjbC.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.675-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_7_U/rs_erasure_DECMATibs_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATibs.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.659-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_6_U/rs_erasure_DECMAThbi_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMAThbi.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.643-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_5_U/rs_erasure_DECMATg8j_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATg8j.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.626-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_4_U/rs_erasure_DECMATfYi_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATfYi.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.610-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_3_U/rs_erasure_DECMATeOg_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATeOg.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.594-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_2_U/rs_erasure_DECMATdEe_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATdEe.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.578-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_1_U/rs_erasure_DECMATcud_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATcud.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.560-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element DECMAT_ROM_0_U/rs_erasure_DECMATbkb_rom_U/q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATbkb.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:53.543-0300" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:33.510-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter17_reg_reg' and it is trimmed from '16' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8473]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.393-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter18_reg_reg' and it is trimmed from '16' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8474]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.377-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter19_reg_reg' and it is trimmed from '16' to '7' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8475]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.360-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter20_reg_reg' and it is trimmed from '16' to '7' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8476]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.342-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter21_reg_reg' and it is trimmed from '16' to '6' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8477]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.326-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter22_reg_reg' and it is trimmed from '16' to '6' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8478]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.310-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter23_reg_reg' and it is trimmed from '16' to '5' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8479]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.294-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter24_reg_reg' and it is trimmed from '16' to '5' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8480]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.278-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter25_reg_reg' and it is trimmed from '16' to '4' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8481]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.262-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter26_reg_reg' and it is trimmed from '16' to '4' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8482]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.246-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter27_reg_reg' and it is trimmed from '16' to '3' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8483]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.230-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter28_reg_reg' and it is trimmed from '16' to '3' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8484]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.214-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter29_reg_reg' and it is trimmed from '16' to '2' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8485]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.198-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter30_reg_reg' and it is trimmed from '16' to '2' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8487]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.183-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter31_reg_reg' and it is trimmed from '16' to '1' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8488]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.167-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter32_reg_reg' and it is trimmed from '16' to '1' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8489]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.149-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter33_reg_reg' and it is trimmed from '16' to '1' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8490]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.134-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'survival_pattern_rea_reg_17010_pp0_iter34_reg_reg' and it is trimmed from '16' to '1' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8491]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.117-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_reg_17846_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8397]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.100-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_reg_17846_pp0_iter4_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8398]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.082-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_reg' and it is trimmed from '23' to '16' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9858]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.065-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter3_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9884]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.048-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter4_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9885]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.032-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter5_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9886]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:04.014-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter6_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9887]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.997-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter7_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9888]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.980-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter8_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9889]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.964-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter9_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9859]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.948-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter10_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9859]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.932-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter11_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9860]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.917-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter12_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9861]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.901-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter13_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9862]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.886-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter14_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9863]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.870-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter15_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9864]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.855-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter16_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9865]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.840-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter17_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9866]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.824-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter18_reg_reg' and it is trimmed from '23' to '8' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9867]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.809-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter19_reg_reg' and it is trimmed from '23' to '7' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9868]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.794-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter20_reg_reg' and it is trimmed from '23' to '7' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9869]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.779-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter21_reg_reg' and it is trimmed from '23' to '6' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9870]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.760-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter22_reg_reg' and it is trimmed from '23' to '6' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9871]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.745-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter23_reg_reg' and it is trimmed from '23' to '5' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9872]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.729-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter24_reg_reg' and it is trimmed from '23' to '5' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9873]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.715-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter25_reg_reg' and it is trimmed from '23' to '4' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9874]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.699-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter26_reg_reg' and it is trimmed from '23' to '4' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9875]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.684-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter27_reg_reg' and it is trimmed from '23' to '3' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9876]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.668-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter28_reg_reg' and it is trimmed from '23' to '3' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9877]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.653-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter29_reg_reg' and it is trimmed from '23' to '2' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9878]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.637-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter30_reg_reg' and it is trimmed from '23' to '2' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9879]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.622-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter31_reg_reg' and it is trimmed from '23' to '1' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9880]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.607-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter32_reg_reg' and it is trimmed from '23' to '1' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9881]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.591-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter33_reg_reg' and it is trimmed from '23' to '1' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9882]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.575-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_reg_17828_pp0_iter34_reg_reg' and it is trimmed from '23' to '1' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:9883]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.559-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_reg_17915_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:12557]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.544-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_reg_17925_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8393]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.529-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_reg_17925_pp0_iter6_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8394]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.513-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_1_reg_17947_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:12503]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.498-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_1_reg_17957_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8375]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.483-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_1_reg_17957_pp0_iter8_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8376]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.468-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_2_reg_17978_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:12509]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.453-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_2_reg_17988_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8377]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.438-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_2_reg_17988_pp0_iter10_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8378]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.422-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_3_reg_18016_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:12515]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.407-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_3_reg_18032_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8379]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.392-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_3_reg_18032_pp0_iter12_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8380]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.376-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_4_reg_18048_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:12521]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.353-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_4_reg_18071_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8381]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.337-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_4_reg_18071_pp0_iter14_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8382]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.320-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_5_reg_18087_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:12527]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.304-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_5_reg_18110_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8383]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.290-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_5_reg_18110_pp0_iter16_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8384]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.274-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_6_reg_18126_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:12533]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.259-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_6_reg_18149_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8385]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.244-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_6_reg_18149_pp0_iter18_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8386]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.230-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_7_reg_18165_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:12539]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.215-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_7_reg_18187_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8387]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.200-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_7_reg_18187_pp0_iter20_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8388]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.186-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_8_reg_18214_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:12545]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.172-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_8_reg_18236_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8389]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.158-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_8_reg_18236_pp0_iter22_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8390]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.144-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_9_reg_18263_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:12551]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.129-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_9_reg_18285_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8391]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.114-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_9_reg_18285_pp0_iter24_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8392]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.098-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_s_reg_18312_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:12563]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.082-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_s_reg_18334_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8395]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.067-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_s_reg_18334_pp0_iter26_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8396]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.053-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_10_reg_18361_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8342]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.039-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_10_reg_18383_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8367]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.024-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_10_reg_18383_pp0_iter28_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8368]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:03.010-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_11_reg_18410_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8348]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.994-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_11_reg_18432_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8369]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.980-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_11_reg_18432_pp0_iter30_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8370]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.967-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_12_reg_18459_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8354]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.954-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_12_reg_18481_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8371]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.940-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_12_reg_18481_pp0_iter32_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8372]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.926-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_13_reg_18508_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8360]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.910-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_13_reg_18523_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8373]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.896-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_13_reg_18523_pp0_iter34_reg_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8374]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.882-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_14_reg_18534_reg' and it is trimmed from '16' to '12' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:8366]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.868-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATWhU.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.854-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATVhK.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.840-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATUhA.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.826-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATThq.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.812-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATShg.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:06:02.797-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATRg6.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:58.070-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATQgW.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:58.052-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATPgM.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:58.038-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATOgC.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:58.025-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATNgs.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:58.011-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATMgi.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.997-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATLf8.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.983-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATKfY.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.969-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATJfO.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.955-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATIfE.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.940-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATHfu.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.925-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATGfk.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.912-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATFfa.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.898-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATEe0.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.885-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATDeQ.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.869-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATCeG.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.854-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATBew.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.840-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATAem.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.826-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATzec.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.812-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATyd2.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.796-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATxdS.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:57.783-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATwdI.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:53.060-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATvdy.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:53.046-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATudo.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:53.031-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATtde.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:53.017-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATsc4.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:53.003-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATrcU.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.990-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATqcK.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.975-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATpcA.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.962-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATocq.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.949-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATncg.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.936-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATmb6.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.922-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATlbW.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.909-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATkbM.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.895-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATjbC.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.881-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATibs.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.867-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMAThbi.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.853-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATg8j.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.839-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATfYi.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.824-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATeOg.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.811-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATdEe.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.797-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATcud.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.783-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure_DECMATbkb.v:33]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:52.769-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_F_tbl has unconnected port reset&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 773.785 ; gain = 514.375&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 773.785 ; gain = 514.375&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 773.785 ; gain = 514.375&#xD;&#xA;---------------------------------------------------------------------------------" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:27.705-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATbkb has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.334-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATcud has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.320-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATdEe has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.308-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATeOg has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.295-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATfYi has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.282-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATg8j has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.268-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMAThbi has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.255-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATibs has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.240-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATjbC has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.228-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATkbM has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.215-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATlbW has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.203-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATmb6 has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.189-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATncg has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.176-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATocq has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.163-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATpcA has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.150-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATqcK has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.136-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATrcU has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.122-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATsc4 has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.103-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATtde has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.088-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATudo has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.075-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATvdy has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.062-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATwdI has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.049-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATxdS has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.037-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATyd2 has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.025-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATzec has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.012-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATAem has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:13.001-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATBew has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.988-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATCeG has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.974-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATDeQ has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.961-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATEe0 has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.948-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATFfa has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.936-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATGfk has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.922-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATHfu has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.908-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATIfE has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.895-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATJfO has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.880-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATKfY has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.859-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATLf8 has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.846-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATMgi has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.833-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATNgs has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.815-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATOgC has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.796-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATPgM has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.782-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATQgW has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.766-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATRg6 has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.752-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATShg has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.736-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATThq has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.719-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATUhA has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.706-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATVhK has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.693-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design rs_erasure_DECMATWhU has unconnected port reset" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.680-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'codeidx_in_sig_reg' and it is trimmed from '8' to '2' bits. [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13420]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:12.667-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15459]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.738-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15457]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.716-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15455]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.702-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15453]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.690-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15451]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.676-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15449]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.663-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15447]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.612-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15445]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.599-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15443]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.586-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15441]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.572-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15439]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.559-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15437]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.545-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15435]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.532-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15433]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.519-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15431]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.503-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15429]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.489-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15427]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.475-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15425]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.460-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15423]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.448-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15421]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.432-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15419]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.417-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15417]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.404-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15415]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.390-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15413]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.376-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15411]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.359-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15409]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.345-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15407]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.331-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15405]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.317-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15403]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.303-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15401]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.288-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15399]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.266-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15397]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.253-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15395]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.236-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15393]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.220-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15391]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.206-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15389]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.192-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15387]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.179-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15385]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.162-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15383]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.147-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15381]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.129-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15379]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.116-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15377]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.102-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15375]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.085-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15373]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.071-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15371]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.057-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15369]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.043-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15367]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.028-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15365]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:03.013-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15363]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.995-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15361]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.978-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15359]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.960-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15357]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.946-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15355]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.931-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15353]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.916-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15351]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.899-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15349]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.871-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15347]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.857-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:15169]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.843-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13911]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.827-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13907]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.805-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13905]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.790-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13901]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.775-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13899]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.749-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13895]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.733-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13893]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.718-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13891]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.703-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13887]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.688-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13881]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.674-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13871]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.659-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13827]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.645-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13825]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.398-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13823]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.376-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13821]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.360-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13819]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.345-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13817]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.331-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13815]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.303-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13813]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.276-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13811]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.257-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13809]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.240-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13805]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.218-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13803]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.204-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13801]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.188-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13799]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.171-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13797]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.152-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13775]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.138-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13773]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.124-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13771]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.108-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13769]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.083-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13767]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.068-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13765]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.054-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13763]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.035-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13761]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:02.018-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13759]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:01.997-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13757]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:01.979-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13755]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:01.952-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13753]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:01.931-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13751]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:01.904-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13749]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:01.882-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13747]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:01.855-0300" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/Jorge/Documents/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/verilog/rs_erasure.v:13745]" projectName="ProjRSErasure" solutionName="SolutionX" date="2018-04-13T11:05:01.816-0300" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
