/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [21:0] celloutsig_0_23z;
  wire [34:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  reg [7:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [8:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [32:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_3z ? in_data[14] : celloutsig_0_3z;
  assign celloutsig_1_2z = celloutsig_1_0z[0] ? in_data[132] : celloutsig_1_1z[4];
  assign celloutsig_0_12z = in_data[78] ? celloutsig_0_6z : celloutsig_0_4z;
  assign celloutsig_0_30z = celloutsig_0_15z[10] ? celloutsig_0_16z : celloutsig_0_20z;
  assign celloutsig_0_0z = !(in_data[52] ? in_data[47] : in_data[29]);
  assign celloutsig_0_7z = ~(celloutsig_0_6z | celloutsig_0_5z[10]);
  assign celloutsig_1_10z = ~(celloutsig_1_1z[3] | celloutsig_1_1z[1]);
  assign celloutsig_0_1z = ~(in_data[10] | in_data[82]);
  assign celloutsig_0_69z = ! { celloutsig_0_25z[29], celloutsig_0_45z };
  assign celloutsig_1_18z = { celloutsig_1_5z[9:0], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_2z } < celloutsig_1_0z[15:2];
  assign celloutsig_0_22z = { in_data[35:27], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_6z } < { celloutsig_0_13z[10:2], celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_43z = celloutsig_0_32z & ~(celloutsig_0_11z);
  assign celloutsig_0_16z = celloutsig_0_13z[1] & ~(celloutsig_0_12z);
  assign celloutsig_0_34z = celloutsig_0_30z & ~(celloutsig_0_33z);
  assign celloutsig_0_41z = { celloutsig_0_21z, celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_35z } % { 1'h1, celloutsig_0_25z[30:23], celloutsig_0_3z };
  assign celloutsig_0_5z = in_data[37:27] % { 1'h1, in_data[27:21], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_5z % { 1'h1, celloutsig_0_5z[6:2], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_23z = { celloutsig_0_5z[10:4], celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_21z } % { 1'h1, in_data[64:45], celloutsig_0_4z };
  assign celloutsig_0_35z = { celloutsig_0_15z[5:4], celloutsig_0_0z, celloutsig_0_12z } % { 1'h1, celloutsig_0_29z[5:3] };
  assign celloutsig_0_25z = in_data[40:6] % { 1'h1, celloutsig_0_13z[5:0], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_2z = { in_data[29:28], celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, in_data[72:71], in_data[0] };
  assign celloutsig_0_13z = { celloutsig_0_5z[6:3], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z } * { in_data[24:17], celloutsig_0_9z };
  assign celloutsig_0_14z = celloutsig_0_9z[3:1] * { celloutsig_0_9z[1], celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_70z = | { celloutsig_0_41z[7:0], celloutsig_0_34z };
  assign celloutsig_1_4z = | { celloutsig_1_0z[11:7], celloutsig_1_3z };
  assign celloutsig_0_11z = | { celloutsig_0_2z[2:1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_32z = | celloutsig_0_15z[7:5];
  assign celloutsig_0_3z = | { celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_6z = | { celloutsig_0_5z[10:1], celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z[1] };
  assign celloutsig_1_6z = | celloutsig_1_5z[22:2];
  assign celloutsig_0_10z = | { celloutsig_0_5z[8:5], celloutsig_0_1z };
  assign celloutsig_0_28z = | celloutsig_0_18z;
  assign celloutsig_0_33z = | { celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_5z[10:1], celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_0z[7:0], celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_8z = ^ { celloutsig_0_2z[3:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_26z = ^ { celloutsig_0_5z[9:3], celloutsig_0_6z, celloutsig_0_21z };
  assign celloutsig_1_1z = in_data[178:173] << celloutsig_1_0z[14:9];
  assign celloutsig_1_12z = { in_data[160:149], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z } << { celloutsig_1_5z[25:10], celloutsig_1_9z };
  assign celloutsig_1_19z = celloutsig_1_12z[17:5] >> { in_data[191:180], celloutsig_1_18z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z } >> celloutsig_0_2z;
  assign celloutsig_0_19z = in_data[9:3] >> { celloutsig_0_15z[6:3], celloutsig_0_18z };
  assign celloutsig_0_45z = { celloutsig_0_5z[10:3], celloutsig_0_43z } >>> { celloutsig_0_19z[2], celloutsig_0_37z };
  assign celloutsig_1_9z = in_data[168:165] >>> in_data[118:115];
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_12z } >>> { celloutsig_0_13z[11], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_0z[15:1], celloutsig_1_3z, celloutsig_1_0z } - in_data[165:133];
  assign celloutsig_0_21z = { celloutsig_0_9z[1:0], celloutsig_0_3z } - celloutsig_0_19z[3:1];
  assign celloutsig_0_37z = { celloutsig_0_23z[21:16], celloutsig_0_28z, celloutsig_0_6z } ^ { celloutsig_0_25z[33:28], celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[189:173] ^ in_data[171:155];
  always_latch
    if (clkin_data[32]) celloutsig_0_29z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_29z = { celloutsig_0_5z[5:0], celloutsig_0_8z, celloutsig_0_20z };
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
