Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec  9 03:13:02 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vpong_timing_summary_routed.rpt -pb top_vpong_timing_summary_routed.pb -rpx top_vpong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vpong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    10          
TIMING-17  Critical Warning  Non-clocked sequential cell                                       114         
DPIR-1     Warning           Asynchronous driver check                                         40          
TIMING-18  Warning           Missing input or output delay                                     1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (259)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (1862)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_disp_div/clk_out_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: game_logic_inst/cnt_ball_movement_x/clk_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_uart_baudrate_generator/baud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (259)
--------------------------------------------------
 There are 259 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1862)
---------------------------------
 There are 1862 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.700        0.000                      0                 4008        0.070        0.000                      0                 4008        3.000        0.000                       0                  1872  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  CLK_100MHZ_CW    {0.000 5.000}      10.000          100.000         
  CLK_25MHZ_CW     {0.000 20.000}     40.000          25.000          
  CLK_50MHZ_CW     {0.000 10.000}     20.000          50.000          
  clkfbout_CW      {0.000 5.000}      10.000          100.000         
sys_clk_pin        {0.000 5.000}      10.000          100.000         
  CLK_100MHZ_CW_1  {0.000 5.000}      10.000          100.000         
  CLK_25MHZ_CW_1   {0.000 20.000}     40.000          25.000          
  CLK_50MHZ_CW_1   {0.000 10.000}     20.000          50.000          
  clkfbout_CW_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  CLK_100MHZ_CW          0.700        0.000                      0                 2892        0.180        0.000                      0                 2892        4.500        0.000                       0                  1759  
  CLK_25MHZ_CW          25.184        0.000                      0                  851        0.165        0.000                      0                  851       19.500        0.000                       0                    75  
  CLK_50MHZ_CW          17.687        0.000                      0                   46        0.204        0.000                      0                   46        9.500        0.000                       0                    34  
  clkfbout_CW                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                          3.000        0.000                       0                     1  
  CLK_100MHZ_CW_1        0.701        0.000                      0                 2892        0.180        0.000                      0                 2892        4.500        0.000                       0                  1759  
  CLK_25MHZ_CW_1        25.187        0.000                      0                  851        0.165        0.000                      0                  851       19.500        0.000                       0                    75  
  CLK_50MHZ_CW_1        17.689        0.000                      0                   46        0.204        0.000                      0                   46        9.500        0.000                       0                    34  
  clkfbout_CW_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_50MHZ_CW     CLK_100MHZ_CW          4.341        0.000                      0                   40        0.152        0.000                      0                   40  
CLK_100MHZ_CW_1  CLK_100MHZ_CW          0.700        0.000                      0                 2892        0.105        0.000                      0                 2892  
CLK_50MHZ_CW_1   CLK_100MHZ_CW          4.343        0.000                      0                   40        0.154        0.000                      0                   40  
CLK_25MHZ_CW_1   CLK_25MHZ_CW          25.184        0.000                      0                  851        0.070        0.000                      0                  851  
CLK_50MHZ_CW_1   CLK_50MHZ_CW          17.687        0.000                      0                   46        0.120        0.000                      0                   46  
CLK_100MHZ_CW    CLK_100MHZ_CW_1        0.700        0.000                      0                 2892        0.105        0.000                      0                 2892  
CLK_50MHZ_CW     CLK_100MHZ_CW_1        4.341        0.000                      0                   40        0.152        0.000                      0                   40  
CLK_50MHZ_CW_1   CLK_100MHZ_CW_1        4.343        0.000                      0                   40        0.154        0.000                      0                   40  
CLK_25MHZ_CW     CLK_25MHZ_CW_1        25.184        0.000                      0                  851        0.070        0.000                      0                  851  
CLK_50MHZ_CW     CLK_50MHZ_CW_1        17.687        0.000                      0                   46        0.120        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_100MHZ_CW      CLK_100MHZ_CW            1.151        0.000                      0                  181        0.269        0.000                      0                  181  
**async_default**  CLK_100MHZ_CW_1    CLK_100MHZ_CW            1.151        0.000                      0                  181        0.195        0.000                      0                  181  
**async_default**  CLK_100MHZ_CW      CLK_100MHZ_CW_1          1.151        0.000                      0                  181        0.195        0.000                      0                  181  
**async_default**  CLK_100MHZ_CW_1    CLK_100MHZ_CW_1          1.152        0.000                      0                  181        0.269        0.000                      0                  181  
**async_default**  CLK_100MHZ_CW      CLK_25MHZ_CW             7.003        0.000                      0                   22        0.287        0.000                      0                   22  
**async_default**  CLK_100MHZ_CW_1    CLK_25MHZ_CW             7.003        0.000                      0                   22        0.287        0.000                      0                   22  
**async_default**  CLK_100MHZ_CW      CLK_25MHZ_CW_1           7.007        0.000                      0                   22        0.291        0.000                      0                   22  
**async_default**  CLK_100MHZ_CW_1    CLK_25MHZ_CW_1           7.007        0.000                      0                   22        0.291        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           CLK_100MHZ_CW                     
(none)           CLK_100MHZ_CW_1                   
(none)           CLK_25MHZ_CW                      
(none)           CLK_25MHZ_CW_1                    
(none)           CLK_50MHZ_CW                      
(none)           CLK_50MHZ_CW_1                    
(none)           clkfbout_CW                       
(none)           clkfbout_CW_1                     
(none)                            CLK_100MHZ_CW    
(none)                            CLK_100MHZ_CW_1  
(none)                            CLK_50MHZ_CW     
(none)                            CLK_50MHZ_CW_1   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 4.359ns (50.659%)  route 4.246ns (49.341%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841     2.338 r  vram_wa/P[4]
                         net (fo=48, routed)          3.792     6.130    main_vga_vram_buffer/memory_block_reg_9_2_0[4]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 4.509ns (53.590%)  route 3.905ns (46.410%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841     2.338 f  vram_wa/P[18]
                         net (fo=16, routed)          1.074     3.412    background_graphics_renderer_inst/P[2]
    SLICE_X13Y69         LUT4 (Prop_lut4_I3_O)        0.150     3.562 r  background_graphics_renderer_inst/memory_block_reg_0_0_i_4/O
                         net (fo=6, routed)           2.377     5.939    main_vga_vram_buffer/memory_block_reg_1_2_0[0]
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.483     7.969    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
                         clock pessimism             -0.505     7.464    
                         clock uncertainty           -0.074     7.390    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.656    main_vga_vram_buffer/memory_block_reg_0_1
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 4.512ns (53.827%)  route 3.870ns (46.173%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 7.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     2.338 r  vram_wa/P[16]
                         net (fo=16, routed)          1.676     4.014    background_graphics_renderer_inst/P[0]
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.153     4.167 r  background_graphics_renderer_inst/memory_block_reg_2_0_i_3/O
                         net (fo=6, routed)           1.740     5.907    main_vga_vram_buffer/memory_block_reg_3_2_0[0]
    RAMB36_X2Y8          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.496     7.982    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y8          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/CLKARDCLK
                         clock pessimism             -0.505     7.477    
                         clock uncertainty           -0.074     7.403    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.735     6.668    main_vga_vram_buffer/memory_block_reg_2_2
  -------------------------------------------------------------------
                         required time                          6.668    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 4.359ns (50.743%)  route 4.231ns (49.257%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841     2.338 r  vram_wa/P[15]
                         net (fo=48, routed)          3.778     6.115    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.881    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 4.359ns (51.071%)  route 4.176ns (48.929%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841     2.338 r  vram_wa/P[5]
                         net (fo=48, routed)          3.722     6.060    main_vga_vram_buffer/memory_block_reg_9_2_0[5]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.493     7.979    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/CLKARDCLK
                         clock pessimism             -0.505     7.474    
                         clock uncertainty           -0.074     7.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.834    main_vga_vram_buffer/memory_block_reg_7_1
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 4.509ns (53.997%)  route 3.841ns (46.003%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     2.338 r  vram_wa/P[16]
                         net (fo=16, routed)          1.869     4.207    background_graphics_renderer_inst/P[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I2_O)        0.150     4.357 r  background_graphics_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           1.519     5.876    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.493     7.979    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/CLKARDCLK
                         clock pessimism             -0.505     7.474    
                         clock uncertainty           -0.074     7.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.666    main_vga_vram_buffer/memory_block_reg_7_1
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 4.359ns (51.110%)  route 4.170ns (48.890%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841     2.338 r  vram_wa/P[15]
                         net (fo=48, routed)          3.716     6.054    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.493     7.979    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/CLKARDCLK
                         clock pessimism             -0.505     7.474    
                         clock uncertainty           -0.074     7.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.885    main_vga_vram_buffer/memory_block_reg_7_1
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 4.509ns (54.333%)  route 3.790ns (45.667%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     2.338 r  vram_wa/P[16]
                         net (fo=16, routed)          1.869     4.207    background_graphics_renderer_inst/P[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I2_O)        0.150     4.357 r  background_graphics_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           1.467     5.824    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.662    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.662    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 4.359ns (51.662%)  route 4.078ns (48.338%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841     2.338 r  vram_wa/P[13]
                         net (fo=48, routed)          3.625     5.963    main_vga_vram_buffer/memory_block_reg_9_2_0[13]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 4.359ns (51.668%)  route 4.078ns (48.332%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      3.841     2.338 r  vram_wa/P[8]
                         net (fo=48, routed)          3.624     5.962    main_vga_vram_buffer/memory_block_reg_9_2_0[8]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  0.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X40Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/Q
                         net (fo=6, routed)           0.098    -0.329    btn_reset/genblk1[0].the_debouncer/counter_reg[15]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  btn_reset/genblk1[0].the_debouncer/counter[19]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    btn_reset/genblk1[0].the_debouncer/counter[19]_i_2_n_0
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[19]/C
                         clock pessimism             -0.218    -0.554    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091    -0.463    btn_reset/genblk1[0].the_debouncer/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X40Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/Q
                         net (fo=5, routed)           0.109    -0.318    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[1]
    SLICE_X41Y39         LUT4 (Prop_lut4_I2_O)        0.045    -0.273 r  btn_reset/genblk1[0].the_debouncer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    btn_reset/genblk1[0].the_debouncer/counter[2]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
                         clock pessimism             -0.218    -0.555    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.091    -0.464    btn_reset/genblk1[0].the_debouncer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 game_logic_inst/cnt_ball_movement_x/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.563    -0.566    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y44         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic_inst/cnt_ball_movement_x/counter_reg[16]/Q
                         net (fo=19, routed)          0.121    -0.304    game_logic_inst/cnt_ball_movement_x/counter_reg[16]
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  game_logic_inst/cnt_ball_movement_x/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.259    game_logic_inst/cnt_ball_movement_x/clk_out_i_1_n_0
    SLICE_X33Y44         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X33Y44         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/clk_out_reg/C
                         clock pessimism             -0.217    -0.553    
    SLICE_X33Y44         FDCE (Hold_fdce_C_D)         0.091    -0.462    game_logic_inst/cnt_ball_movement_x/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.677%)  route 0.161ns (46.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[6]/Q
                         net (fo=63, routed)          0.161    -0.268    graphics_renderer_inst/x[6]
    SLICE_X14Y64         LUT4 (Prop_lut4_I1_O)        0.045    -0.223 r  graphics_renderer_inst/gpu_px[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    graphics_renderer_inst/gpu_px[7]_i_1_n_0
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.828    -0.340    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[7]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X14Y64         FDCE (Hold_fdce_C_D)         0.120    -0.436    graphics_renderer_inst/gpu_px_reg[7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X39Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/Q
                         net (fo=3, routed)           0.122    -0.306    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[3]
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.261 r  btn_reset/genblk1[0].the_debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    btn_reset/genblk1[0].the_debouncer/counter[3]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.830    -0.339    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X39Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
                         clock pessimism             -0.230    -0.568    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092    -0.476    btn_reset/genblk1[0].the_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.064%)  route 0.165ns (46.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[6]/Q
                         net (fo=63, routed)          0.165    -0.264    graphics_renderer_inst/x[6]
    SLICE_X14Y64         LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  graphics_renderer_inst/gpu_px[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    graphics_renderer_inst/gpu_px[9]_i_1_n_0
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.828    -0.340    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[9]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X14Y64         FDCE (Hold_fdce_C_D)         0.121    -0.435    graphics_renderer_inst/gpu_px_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/Q
                         net (fo=7, routed)           0.128    -0.276    btn_reset/genblk1[0].the_debouncer/counter_reg[7]
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  btn_reset/genblk1[0].the_debouncer/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    btn_reset/genblk1[0].the_debouncer/counter[10]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X39Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.091    -0.463    btn_reset/genblk1[0].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.259%)  route 0.145ns (43.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/Q
                         net (fo=4, routed)           0.145    -0.282    btn_reset/genblk1[0].the_debouncer/counter_reg[18]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.237 r  btn_reset/genblk1[0].the_debouncer/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    btn_reset/genblk1[0].the_debouncer/counter[18]_i_1_n_0
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/C
                         clock pessimism             -0.231    -0.567    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092    -0.475    btn_reset/genblk1[0].the_debouncer/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.607%)  route 0.114ns (33.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.114    -0.326    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X37Y40         LUT5 (Prop_lut5_I4_O)        0.099    -0.227 r  btn_reset/genblk1[0].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    btn_reset/genblk1[0].the_debouncer/counter[5]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.092    -0.475    btn_reset/genblk1[0].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.413%)  route 0.115ns (33.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.115    -0.325    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.099    -0.226 r  btn_reset/genblk1[0].the_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    btn_reset/genblk1[0].the_debouncer/counter[4]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091    -0.476    btn_reset/genblk1[0].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100MHZ_CW
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7     main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3     main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5     main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15    main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13    main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11    main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16    main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14    main_vga_vram_buffer/memory_block_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12    main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17    main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y102   background_graphics_renderer_inst/pixel_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y102   background_graphics_renderer_inst/pixel_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y59    background_graphics_renderer_inst/pixel_on_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y59    background_graphics_renderer_inst/pixel_on_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y139   background_graphics_renderer_inst/rom_image_bitmap/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y139   background_graphics_renderer_inst/rom_image_bitmap/data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y102   background_graphics_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y102   background_graphics_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y59    background_graphics_renderer_inst/pixel_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y59    background_graphics_renderer_inst/pixel_on_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y139   background_graphics_renderer_inst/rom_image_bitmap/data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y139   background_graphics_renderer_inst/rom_image_bitmap/data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       25.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.184ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 4.297ns (30.182%)  route 9.940ns (69.818%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     2.694 r  vram_ra/P[8]
                         net (fo=48, routed)          9.091    11.785    main_vga_vram_buffer/P[8]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                 25.184    

Slack (MET) :             25.244ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        14.176ns  (logic 4.297ns (30.311%)  route 9.879ns (69.689%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     2.694 r  vram_ra/P[3]
                         net (fo=48, routed)          9.030    11.724    main_vga_vram_buffer/P[3]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                 25.244    

Slack (MET) :             25.297ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        14.124ns  (logic 4.297ns (30.423%)  route 9.827ns (69.577%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      3.841     2.694 r  vram_ra/P[4]
                         net (fo=48, routed)          8.978    11.671    main_vga_vram_buffer/P[4]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                 25.297    

Slack (MET) :             25.419ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        14.002ns  (logic 4.297ns (30.689%)  route 9.705ns (69.311%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841     2.694 r  vram_ra/P[7]
                         net (fo=48, routed)          8.856    11.549    main_vga_vram_buffer/P[7]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                 25.419    

Slack (MET) :             25.517ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 4.297ns (30.916%)  route 9.602ns (69.084%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     2.694 r  vram_ra/P[8]
                         net (fo=48, routed)          8.753    11.447    main_vga_vram_buffer/P[8]
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.643    38.129    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                         clock pessimism             -0.505    37.624    
                         clock uncertainty           -0.095    37.529    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.963    main_vga_vram_buffer/memory_block_reg_14_1
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                 25.517    

Slack (MET) :             25.557ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.864ns  (logic 4.297ns (30.994%)  route 9.567ns (69.006%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841     2.694 r  vram_ra/P[9]
                         net (fo=48, routed)          8.718    11.411    main_vga_vram_buffer/P[9]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                 25.557    

Slack (MET) :             25.577ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.838ns  (logic 4.297ns (31.051%)  route 9.541ns (68.949%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     2.694 r  vram_ra/P[3]
                         net (fo=48, routed)          8.692    11.386    main_vga_vram_buffer/P[3]
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.643    38.129    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                         clock pessimism             -0.505    37.624    
                         clock uncertainty           -0.095    37.529    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.963    main_vga_vram_buffer/memory_block_reg_14_1
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 25.577    

Slack (MET) :             25.609ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.812ns  (logic 4.297ns (31.111%)  route 9.515ns (68.889%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841     2.694 r  vram_ra/P[10]
                         net (fo=48, routed)          8.666    11.359    main_vga_vram_buffer/P[10]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 25.609    

Slack (MET) :             25.630ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.786ns  (logic 4.297ns (31.169%)  route 9.489ns (68.831%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      3.841     2.694 r  vram_ra/P[4]
                         net (fo=48, routed)          8.640    11.333    main_vga_vram_buffer/P[4]
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.643    38.129    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                         clock pessimism             -0.505    37.624    
                         clock uncertainty           -0.095    37.529    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.963    main_vga_vram_buffer/memory_block_reg_14_1
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                 25.630    

Slack (MET) :             25.726ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.694ns  (logic 4.297ns (31.378%)  route 9.397ns (68.622%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841     2.694 r  vram_ra/P[13]
                         net (fo=48, routed)          8.548    11.242    main_vga_vram_buffer/P[13]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                 25.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.113    -0.314    main_vga_sync/y[3]
    SLICE_X54Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.269 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.269    main_vga_sync/vsync_next
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X54Y34         FDCE (Hold_fdce_C_D)         0.121    -0.433    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.093%)  route 0.151ns (41.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.151    -0.251    main_vga_sync/x[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.206 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.206    main_vga_sync/hsync_next
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X54Y36         FDCE (Hold_fdce_C_D)         0.120    -0.411    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.149    -0.252    main_vga_sync/x[5]
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  main_vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    main_vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.229    -0.565    
    SLICE_X56Y36         FDCE (Hold_fdce_C_D)         0.121    -0.444    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.497%)  route 0.168ns (47.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.258    main_vga_sync/y[5]
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.045    -0.213 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.216    -0.552    
    SLICE_X55Y36         FDCE (Hold_fdce_C_D)         0.091    -0.461    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.393%)  route 0.162ns (43.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.162    -0.240    main_vga_sync/x[9]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  main_vga_sync/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    main_vga_sync/h_count_reg[9]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.229    -0.565    
    SLICE_X56Y36         FDCE (Hold_fdce_C_D)         0.121    -0.444    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.976%)  route 0.172ns (48.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.172    -0.255    main_vga_sync/y[3]
    SLICE_X55Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.210 r  main_vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    main_vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.216    -0.552    
    SLICE_X55Y35         FDCE (Hold_fdce_C_D)         0.092    -0.460    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.091%)  route 0.164ns (43.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.164    -0.238    main_vga_sync/x[9]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.193 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.229    -0.565    
    SLICE_X56Y36         FDCE (Hold_fdce_C_D)         0.120    -0.445    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.728%)  route 0.203ns (49.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.203    -0.198    main_vga_sync/x[1]
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.153 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.410    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.108%)  route 0.185ns (46.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.185    -0.219    main_vga_sync/x[4]
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.045    -0.174 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.231    -0.567    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.446    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  main_vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.186    -0.216    main_vga_sync/y[6]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.171 r  main_vga_sync/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    main_vga_sync/v_count_reg[7]_i_1_n_0
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.231    -0.566    
    SLICE_X54Y37         FDCE (Hold_fdce_C_D)         0.121    -0.445    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_CW
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7     main_vga_vram_buffer/memory_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3     main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5     main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15    main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y13    main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11    main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16    main_vga_vram_buffer/memory_block_reg_11_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y14    main_vga_vram_buffer/memory_block_reg_11_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12    main_vga_vram_buffer/memory_block_reg_11_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17    main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_50MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       17.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.687ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.153ns (51.568%)  route 1.083ns (48.432%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 17.915 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.546    -2.473    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.478    -1.995 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.484    -1.511    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X38Y65         LUT2 (Prop_lut2_I0_O)        0.320    -1.191 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.599    -0.592    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.355    -0.237 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    17.915    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.412    17.503    
                         clock uncertainty           -0.084    17.419    
    SLICE_X37Y65         FDRE (Setup_fdre_C_D)        0.031    17.450    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.450    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                 17.687    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.084    17.438    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.025    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.084    17.438    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.025    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.084    17.438    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.025    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.084    17.438    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.025    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.934%)  route 0.153ns (45.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.153    -0.279    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.213    -0.558    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.121    -0.437    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.934%)  route 0.153ns (45.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.153    -0.279    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.234 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.213    -0.558    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.121    -0.437    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.069    -0.381    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.282 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.227    -0.578    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.091    -0.487    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.719%)  route 0.136ns (42.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.553    -0.576    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.136    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.254    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X35Y80         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.818    -0.350    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y80         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.213    -0.563    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.091    -0.472    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.098%)  route 0.085ns (39.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=8, routed)           0.085    -0.359    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]_0
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                         clock pessimism             -0.228    -0.572    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)        -0.007    -0.579    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.358%)  route 0.183ns (49.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.183    -0.248    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.203    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.213    -0.558    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.120    -0.438    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.176%)  route 0.144ns (40.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.144    -0.264    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.213    -0.558    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.092    -0.466    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.058%)  route 0.138ns (51.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/Q
                         net (fo=9, routed)           0.138    -0.306    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]_0
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                         clock pessimism             -0.228    -0.572    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.019    -0.553    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.553    -0.576    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.170    -0.265    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.220 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.220    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.819    -0.349    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.227    -0.576    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.092    -0.484    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.553    -0.576    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X35Y81         LUT3 (Prop_lut3_I1_O)        0.045    -0.211 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[2]
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.819    -0.349    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.227    -0.576    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.092    -0.484    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50MHZ_CW
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4   clock_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CW
  To Clock:  clkfbout_CW

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CW
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 4.359ns (50.659%)  route 4.246ns (49.341%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841     2.338 r  vram_wa/P[4]
                         net (fo=48, routed)          3.792     6.130    main_vga_vram_buffer/memory_block_reg_9_2_0[4]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 4.509ns (53.590%)  route 3.905ns (46.410%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841     2.338 f  vram_wa/P[18]
                         net (fo=16, routed)          1.074     3.412    background_graphics_renderer_inst/P[2]
    SLICE_X13Y69         LUT4 (Prop_lut4_I3_O)        0.150     3.562 r  background_graphics_renderer_inst/memory_block_reg_0_0_i_4/O
                         net (fo=6, routed)           2.377     5.939    main_vga_vram_buffer/memory_block_reg_1_2_0[0]
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.483     7.969    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
                         clock pessimism             -0.505     7.464    
                         clock uncertainty           -0.074     7.390    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.656    main_vga_vram_buffer/memory_block_reg_0_1
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 4.512ns (53.827%)  route 3.870ns (46.173%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 7.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     2.338 r  vram_wa/P[16]
                         net (fo=16, routed)          1.676     4.014    background_graphics_renderer_inst/P[0]
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.153     4.167 r  background_graphics_renderer_inst/memory_block_reg_2_0_i_3/O
                         net (fo=6, routed)           1.740     5.907    main_vga_vram_buffer/memory_block_reg_3_2_0[0]
    RAMB36_X2Y8          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.496     7.982    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y8          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/CLKARDCLK
                         clock pessimism             -0.505     7.477    
                         clock uncertainty           -0.074     7.403    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.735     6.668    main_vga_vram_buffer/memory_block_reg_2_2
  -------------------------------------------------------------------
                         required time                          6.668    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 4.359ns (50.743%)  route 4.231ns (49.257%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841     2.338 r  vram_wa/P[15]
                         net (fo=48, routed)          3.778     6.115    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.881    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 4.359ns (51.071%)  route 4.176ns (48.929%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841     2.338 r  vram_wa/P[5]
                         net (fo=48, routed)          3.722     6.060    main_vga_vram_buffer/memory_block_reg_9_2_0[5]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.493     7.979    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/CLKARDCLK
                         clock pessimism             -0.505     7.474    
                         clock uncertainty           -0.074     7.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.834    main_vga_vram_buffer/memory_block_reg_7_1
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 4.509ns (53.997%)  route 3.841ns (46.003%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     2.338 r  vram_wa/P[16]
                         net (fo=16, routed)          1.869     4.207    background_graphics_renderer_inst/P[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I2_O)        0.150     4.357 r  background_graphics_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           1.519     5.876    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.493     7.979    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/CLKARDCLK
                         clock pessimism             -0.505     7.474    
                         clock uncertainty           -0.074     7.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.666    main_vga_vram_buffer/memory_block_reg_7_1
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 4.359ns (51.110%)  route 4.170ns (48.890%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841     2.338 r  vram_wa/P[15]
                         net (fo=48, routed)          3.716     6.054    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.493     7.979    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/CLKARDCLK
                         clock pessimism             -0.505     7.474    
                         clock uncertainty           -0.074     7.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.885    main_vga_vram_buffer/memory_block_reg_7_1
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 4.509ns (54.333%)  route 3.790ns (45.667%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     2.338 r  vram_wa/P[16]
                         net (fo=16, routed)          1.869     4.207    background_graphics_renderer_inst/P[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I2_O)        0.150     4.357 r  background_graphics_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           1.467     5.824    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.662    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.662    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 4.359ns (51.662%)  route 4.078ns (48.338%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841     2.338 r  vram_wa/P[13]
                         net (fo=48, routed)          3.625     5.963    main_vga_vram_buffer/memory_block_reg_9_2_0[13]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 4.359ns (51.668%)  route 4.078ns (48.332%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      3.841     2.338 r  vram_wa/P[8]
                         net (fo=48, routed)          3.624     5.962    main_vga_vram_buffer/memory_block_reg_9_2_0[8]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  0.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X40Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/Q
                         net (fo=6, routed)           0.098    -0.329    btn_reset/genblk1[0].the_debouncer/counter_reg[15]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  btn_reset/genblk1[0].the_debouncer/counter[19]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    btn_reset/genblk1[0].the_debouncer/counter[19]_i_2_n_0
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[19]/C
                         clock pessimism             -0.218    -0.554    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091    -0.463    btn_reset/genblk1[0].the_debouncer/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X40Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/Q
                         net (fo=5, routed)           0.109    -0.318    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[1]
    SLICE_X41Y39         LUT4 (Prop_lut4_I2_O)        0.045    -0.273 r  btn_reset/genblk1[0].the_debouncer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    btn_reset/genblk1[0].the_debouncer/counter[2]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
                         clock pessimism             -0.218    -0.555    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.091    -0.464    btn_reset/genblk1[0].the_debouncer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 game_logic_inst/cnt_ball_movement_x/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.563    -0.566    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y44         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic_inst/cnt_ball_movement_x/counter_reg[16]/Q
                         net (fo=19, routed)          0.121    -0.304    game_logic_inst/cnt_ball_movement_x/counter_reg[16]
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  game_logic_inst/cnt_ball_movement_x/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.259    game_logic_inst/cnt_ball_movement_x/clk_out_i_1_n_0
    SLICE_X33Y44         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X33Y44         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/clk_out_reg/C
                         clock pessimism             -0.217    -0.553    
    SLICE_X33Y44         FDCE (Hold_fdce_C_D)         0.091    -0.462    game_logic_inst/cnt_ball_movement_x/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.677%)  route 0.161ns (46.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[6]/Q
                         net (fo=63, routed)          0.161    -0.268    graphics_renderer_inst/x[6]
    SLICE_X14Y64         LUT4 (Prop_lut4_I1_O)        0.045    -0.223 r  graphics_renderer_inst/gpu_px[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    graphics_renderer_inst/gpu_px[7]_i_1_n_0
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.828    -0.340    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[7]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X14Y64         FDCE (Hold_fdce_C_D)         0.120    -0.436    graphics_renderer_inst/gpu_px_reg[7]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X39Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/Q
                         net (fo=3, routed)           0.122    -0.306    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[3]
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.261 r  btn_reset/genblk1[0].the_debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    btn_reset/genblk1[0].the_debouncer/counter[3]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.830    -0.339    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X39Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
                         clock pessimism             -0.230    -0.568    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092    -0.476    btn_reset/genblk1[0].the_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.064%)  route 0.165ns (46.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[6]/Q
                         net (fo=63, routed)          0.165    -0.264    graphics_renderer_inst/x[6]
    SLICE_X14Y64         LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  graphics_renderer_inst/gpu_px[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    graphics_renderer_inst/gpu_px[9]_i_1_n_0
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.828    -0.340    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[9]/C
                         clock pessimism             -0.216    -0.556    
    SLICE_X14Y64         FDCE (Hold_fdce_C_D)         0.121    -0.435    graphics_renderer_inst/gpu_px_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/Q
                         net (fo=7, routed)           0.128    -0.276    btn_reset/genblk1[0].the_debouncer/counter_reg[7]
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  btn_reset/genblk1[0].the_debouncer/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    btn_reset/genblk1[0].the_debouncer/counter[10]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X39Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.091    -0.463    btn_reset/genblk1[0].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.259%)  route 0.145ns (43.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/Q
                         net (fo=4, routed)           0.145    -0.282    btn_reset/genblk1[0].the_debouncer/counter_reg[18]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.237 r  btn_reset/genblk1[0].the_debouncer/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    btn_reset/genblk1[0].the_debouncer/counter[18]_i_1_n_0
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/C
                         clock pessimism             -0.231    -0.567    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092    -0.475    btn_reset/genblk1[0].the_debouncer/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.607%)  route 0.114ns (33.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.114    -0.326    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X37Y40         LUT5 (Prop_lut5_I4_O)        0.099    -0.227 r  btn_reset/genblk1[0].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    btn_reset/genblk1[0].the_debouncer/counter[5]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.092    -0.475    btn_reset/genblk1[0].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.413%)  route 0.115ns (33.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.115    -0.325    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.099    -0.226 r  btn_reset/genblk1[0].the_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    btn_reset/genblk1[0].the_debouncer/counter[4]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091    -0.476    btn_reset/genblk1[0].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100MHZ_CW_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7     main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3     main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5     main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y15    main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13    main_vga_vram_buffer/memory_block_reg_10_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11    main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16    main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14    main_vga_vram_buffer/memory_block_reg_11_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12    main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17    main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y102   background_graphics_renderer_inst/pixel_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y102   background_graphics_renderer_inst/pixel_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y59    background_graphics_renderer_inst/pixel_on_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y59    background_graphics_renderer_inst/pixel_on_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y139   background_graphics_renderer_inst/rom_image_bitmap/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y139   background_graphics_renderer_inst/rom_image_bitmap/data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y102   background_graphics_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y102   background_graphics_renderer_inst/pixel_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y102   background_graphics_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y59    background_graphics_renderer_inst/pixel_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y59    background_graphics_renderer_inst/pixel_on_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y139   background_graphics_renderer_inst/rom_image_bitmap/data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y139   background_graphics_renderer_inst/rom_image_bitmap/data_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW_1
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       25.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.187ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 4.297ns (30.182%)  route 9.940ns (69.818%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     2.694 r  vram_ra/P[8]
                         net (fo=48, routed)          9.091    11.785    main_vga_vram_buffer/P[8]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.091    37.538    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.972    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                 25.187    

Slack (MET) :             25.248ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        14.176ns  (logic 4.297ns (30.311%)  route 9.879ns (69.689%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     2.694 r  vram_ra/P[3]
                         net (fo=48, routed)          9.030    11.724    main_vga_vram_buffer/P[3]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.091    37.538    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.972    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                 25.248    

Slack (MET) :             25.300ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        14.124ns  (logic 4.297ns (30.423%)  route 9.827ns (69.577%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      3.841     2.694 r  vram_ra/P[4]
                         net (fo=48, routed)          8.978    11.671    main_vga_vram_buffer/P[4]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.091    37.538    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.972    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                 25.300    

Slack (MET) :             25.422ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        14.002ns  (logic 4.297ns (30.689%)  route 9.705ns (69.311%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841     2.694 r  vram_ra/P[7]
                         net (fo=48, routed)          8.856    11.549    main_vga_vram_buffer/P[7]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.091    37.538    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.972    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                 25.422    

Slack (MET) :             25.520ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 4.297ns (30.916%)  route 9.602ns (69.084%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     2.694 r  vram_ra/P[8]
                         net (fo=48, routed)          8.753    11.447    main_vga_vram_buffer/P[8]
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.643    38.129    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                         clock pessimism             -0.505    37.624    
                         clock uncertainty           -0.091    37.533    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.967    main_vga_vram_buffer/memory_block_reg_14_1
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                 25.520    

Slack (MET) :             25.560ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.864ns  (logic 4.297ns (30.994%)  route 9.567ns (69.006%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841     2.694 r  vram_ra/P[9]
                         net (fo=48, routed)          8.718    11.411    main_vga_vram_buffer/P[9]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.091    37.538    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.972    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                 25.560    

Slack (MET) :             25.581ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.838ns  (logic 4.297ns (31.051%)  route 9.541ns (68.949%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     2.694 r  vram_ra/P[3]
                         net (fo=48, routed)          8.692    11.386    main_vga_vram_buffer/P[3]
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.643    38.129    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                         clock pessimism             -0.505    37.624    
                         clock uncertainty           -0.091    37.533    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.967    main_vga_vram_buffer/memory_block_reg_14_1
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 25.581    

Slack (MET) :             25.612ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.812ns  (logic 4.297ns (31.111%)  route 9.515ns (68.889%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841     2.694 r  vram_ra/P[10]
                         net (fo=48, routed)          8.666    11.359    main_vga_vram_buffer/P[10]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.091    37.538    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.972    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 25.612    

Slack (MET) :             25.633ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.786ns  (logic 4.297ns (31.169%)  route 9.489ns (68.831%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      3.841     2.694 r  vram_ra/P[4]
                         net (fo=48, routed)          8.640    11.333    main_vga_vram_buffer/P[4]
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.643    38.129    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                         clock pessimism             -0.505    37.624    
                         clock uncertainty           -0.091    37.533    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.967    main_vga_vram_buffer/memory_block_reg_14_1
  -------------------------------------------------------------------
                         required time                         36.967    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                 25.633    

Slack (MET) :             25.730ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.694ns  (logic 4.297ns (31.378%)  route 9.397ns (68.622%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841     2.694 r  vram_ra/P[13]
                         net (fo=48, routed)          8.548    11.242    main_vga_vram_buffer/P[13]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.091    37.538    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.972    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.972    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                 25.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.113    -0.314    main_vga_sync/y[3]
    SLICE_X54Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.269 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.269    main_vga_sync/vsync_next
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.217    -0.554    
    SLICE_X54Y34         FDCE (Hold_fdce_C_D)         0.121    -0.433    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.093%)  route 0.151ns (41.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.151    -0.251    main_vga_sync/x[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.206 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.206    main_vga_sync/hsync_next
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X54Y36         FDCE (Hold_fdce_C_D)         0.120    -0.411    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.149    -0.252    main_vga_sync/x[5]
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  main_vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    main_vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.229    -0.565    
    SLICE_X56Y36         FDCE (Hold_fdce_C_D)         0.121    -0.444    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.497%)  route 0.168ns (47.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.258    main_vga_sync/y[5]
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.045    -0.213 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.216    -0.552    
    SLICE_X55Y36         FDCE (Hold_fdce_C_D)         0.091    -0.461    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.393%)  route 0.162ns (43.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.162    -0.240    main_vga_sync/x[9]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  main_vga_sync/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    main_vga_sync/h_count_reg[9]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.229    -0.565    
    SLICE_X56Y36         FDCE (Hold_fdce_C_D)         0.121    -0.444    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.976%)  route 0.172ns (48.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.172    -0.255    main_vga_sync/y[3]
    SLICE_X55Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.210 r  main_vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    main_vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.216    -0.552    
    SLICE_X55Y35         FDCE (Hold_fdce_C_D)         0.092    -0.460    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.091%)  route 0.164ns (43.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.164    -0.238    main_vga_sync/x[9]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.193 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.229    -0.565    
    SLICE_X56Y36         FDCE (Hold_fdce_C_D)         0.120    -0.445    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.728%)  route 0.203ns (49.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.203    -0.198    main_vga_sync/x[1]
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.153 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.195    -0.531    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.410    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.108%)  route 0.185ns (46.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.185    -0.219    main_vga_sync/x[4]
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.045    -0.174 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.231    -0.567    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.446    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  main_vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.186    -0.216    main_vga_sync/y[6]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.171 r  main_vga_sync/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    main_vga_sync/v_count_reg[7]_i_1_n_0
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.231    -0.566    
    SLICE_X54Y37         FDCE (Hold_fdce_C_D)         0.121    -0.445    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25MHZ_CW_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7     main_vga_vram_buffer/memory_block_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y3     main_vga_vram_buffer/memory_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y5     main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y15    main_vga_vram_buffer/memory_block_reg_10_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y13    main_vga_vram_buffer/memory_block_reg_10_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11    main_vga_vram_buffer/memory_block_reg_10_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16    main_vga_vram_buffer/memory_block_reg_11_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y14    main_vga_vram_buffer/memory_block_reg_11_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12    main_vga_vram_buffer/memory_block_reg_11_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17    main_vga_vram_buffer/memory_block_reg_12_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y35    main_vga_sync/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y35    main_vga_sync/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_50MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       17.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.689ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.153ns (51.568%)  route 1.083ns (48.432%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 17.915 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.546    -2.473    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.478    -1.995 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.484    -1.511    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X38Y65         LUT2 (Prop_lut2_I0_O)        0.320    -1.191 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.599    -0.592    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.355    -0.237 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    17.915    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.412    17.503    
                         clock uncertainty           -0.082    17.421    
    SLICE_X37Y65         FDRE (Setup_fdre_C_D)        0.031    17.452    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.452    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                 17.689    

Slack (MET) :             17.724ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.082    17.440    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.027    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.027    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.724    

Slack (MET) :             17.724ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.082    17.440    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.027    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.027    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.724    

Slack (MET) :             17.724ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.082    17.440    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.027    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.027    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.724    

Slack (MET) :             17.724ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.082    17.440    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.027    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.027    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.724    

Slack (MET) :             17.781ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.082    17.423    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.218    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.218    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.781    

Slack (MET) :             17.781ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.082    17.423    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.218    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]
  -------------------------------------------------------------------
                         required time                         17.218    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.781    

Slack (MET) :             17.781ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.082    17.423    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.218    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]
  -------------------------------------------------------------------
                         required time                         17.218    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.781    

Slack (MET) :             17.781ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.082    17.423    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.218    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]
  -------------------------------------------------------------------
                         required time                         17.218    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.781    

Slack (MET) :             17.781ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.082    17.423    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.218    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]
  -------------------------------------------------------------------
                         required time                         17.218    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.934%)  route 0.153ns (45.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.153    -0.279    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.213    -0.558    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.121    -0.437    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.934%)  route 0.153ns (45.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.153    -0.279    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.234 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.213    -0.558    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.121    -0.437    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.069    -0.381    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.282 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.227    -0.578    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.091    -0.487    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.719%)  route 0.136ns (42.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.553    -0.576    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.136    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.254    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X35Y80         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.818    -0.350    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y80         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.213    -0.563    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.091    -0.472    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.098%)  route 0.085ns (39.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=8, routed)           0.085    -0.359    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]_0
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                         clock pessimism             -0.228    -0.572    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)        -0.007    -0.579    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.358%)  route 0.183ns (49.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.183    -0.248    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.203    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.213    -0.558    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.120    -0.438    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.176%)  route 0.144ns (40.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.144    -0.264    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.213    -0.558    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.092    -0.466    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.058%)  route 0.138ns (51.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/Q
                         net (fo=9, routed)           0.138    -0.306    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]_0
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                         clock pessimism             -0.228    -0.572    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.019    -0.553    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.553    -0.576    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.170    -0.265    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.220 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.220    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.819    -0.349    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.227    -0.576    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.092    -0.484    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.553    -0.576    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X35Y81         LUT3 (Prop_lut3_I1_O)        0.045    -0.211 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[2]
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.819    -0.349    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.227    -0.576    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.092    -0.484    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50MHZ_CW_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4   clock_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X44Y64    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y65    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CW_1
  To Clock:  clkfbout_CW_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CW_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clock_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        4.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.088ns (20.595%)  route 4.195ns (79.405%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.966     2.690    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.814 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     2.814    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.029     7.155    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.088ns (20.465%)  route 4.228ns (79.535%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.999     2.723    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.847 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     2.847    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.204     7.125    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.077     7.202    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -2.847    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.088ns (20.962%)  route 4.102ns (79.038%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.873     2.597    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_1/O
                         net (fo=1, routed)           0.000     2.721    ps2_usb_keyboard/ps2_usb_keyboard_n_14
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.031     7.157    ps2_usb_keyboard/key_status_reg[29]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.088ns (21.204%)  route 4.043ns (78.796%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.814     2.538    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.662 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     2.662    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.029     7.155    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.088ns (21.258%)  route 4.030ns (78.742%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.801     2.525    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     2.649 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[35]_i_1/O
                         net (fo=1, routed)           0.000     2.649    ps2_usb_keyboard/ps2_usb_keyboard_n_13
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.031     7.157    ps2_usb_keyboard/key_status_reg[35]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.088ns (21.279%)  route 4.025ns (78.721%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.796     2.520    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.644 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     2.644    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X43Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X43Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.204     7.125    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.029     7.154    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.428ns (28.162%)  route 3.643ns (71.838%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=9, routed)           2.113     0.062    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.323     0.385 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3/O
                         net (fo=3, routed)           0.863     1.249    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I3_O)        0.354     1.603 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=1, routed)           0.666     2.269    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.332     2.601 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     2.601    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.031     7.157    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.088ns (21.725%)  route 3.920ns (78.275%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.691     2.415    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.539 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     2.539    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.031     7.157    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.964ns (20.336%)  route 3.776ns (79.664%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.547     2.271    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.204     7.125    
    SLICE_X44Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.920    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.964ns (20.336%)  route 3.776ns (79.664%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.547     2.271    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.204     7.125    
    SLICE_X44Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.920    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                  4.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.275%)  route 0.591ns (80.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.591     0.160    ps2_usb_keyboard/ps2_usb_keyboard_n_21
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.059     0.008    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.187ns (26.378%)  route 0.522ns (73.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.284    -0.148    ps2_usb_keyboard/ps2_usb_keyboard/Q[5]
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.046    -0.102 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[5]_hold_fix/O
                         net (fo=1, routed)           0.238     0.137    ps2_usb_keyboard/Q[5]_hold_fix_1_alias
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.204    -0.052    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.000    -0.052    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.097%)  route 0.619ns (76.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=9, routed)           0.619     0.188    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.233 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     0.233    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.091     0.040    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.920%)  route 0.646ns (82.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/Q
                         net (fo=3, routed)           0.646     0.215    ps2_usb_keyboard/ps2_usb_keyboard_n_22
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.070     0.019    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.050%)  route 0.640ns (81.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=4, routed)           0.640     0.209    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.057     0.006    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.662%)  route 0.657ns (82.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=9, routed)           0.657     0.226    ps2_usb_keyboard/ps2_usb_keyboard_n_4
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.204    -0.052    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.066     0.014    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.187ns (24.262%)  route 0.584ns (75.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=4, routed)           0.303    -0.127    ps2_usb_keyboard/ps2_usb_keyboard/Q[6]
    SLICE_X36Y64         LUT1 (Prop_lut1_I0_O)        0.046    -0.081 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[6]_hold_fix/O
                         net (fo=1, routed)           0.281     0.199    ps2_usb_keyboard/Q[6]_hold_fix_1_alias
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.010    -0.041    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.399%)  route 0.669ns (82.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=8, routed)           0.669     0.238    ps2_usb_keyboard/ps2_usb_keyboard_n_3
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.204    -0.052    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.046    -0.006    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.146%)  route 0.732ns (83.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.732     0.302    ps2_usb_keyboard/ps2_usb_keyboard_n_24
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.204    -0.052    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.075     0.023    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.231ns (25.100%)  route 0.689ns (74.900%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.302    -0.128    ps2_usb_keyboard/ps2_usb_keyboard/Q[3]
    SLICE_X45Y64         LUT4 (Prop_lut4_I3_O)        0.045    -0.083 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=8, routed)           0.387     0.304    ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.349 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     0.349    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.204    -0.052    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.120     0.068    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 4.359ns (50.659%)  route 4.246ns (49.341%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841     2.338 r  vram_wa/P[4]
                         net (fo=48, routed)          3.792     6.130    main_vga_vram_buffer/memory_block_reg_9_2_0[4]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 4.509ns (53.590%)  route 3.905ns (46.410%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841     2.338 f  vram_wa/P[18]
                         net (fo=16, routed)          1.074     3.412    background_graphics_renderer_inst/P[2]
    SLICE_X13Y69         LUT4 (Prop_lut4_I3_O)        0.150     3.562 r  background_graphics_renderer_inst/memory_block_reg_0_0_i_4/O
                         net (fo=6, routed)           2.377     5.939    main_vga_vram_buffer/memory_block_reg_1_2_0[0]
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.483     7.969    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
                         clock pessimism             -0.505     7.464    
                         clock uncertainty           -0.074     7.390    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.656    main_vga_vram_buffer/memory_block_reg_0_1
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 4.512ns (53.827%)  route 3.870ns (46.173%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 7.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     2.338 r  vram_wa/P[16]
                         net (fo=16, routed)          1.676     4.014    background_graphics_renderer_inst/P[0]
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.153     4.167 r  background_graphics_renderer_inst/memory_block_reg_2_0_i_3/O
                         net (fo=6, routed)           1.740     5.907    main_vga_vram_buffer/memory_block_reg_3_2_0[0]
    RAMB36_X2Y8          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.496     7.982    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y8          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/CLKARDCLK
                         clock pessimism             -0.505     7.477    
                         clock uncertainty           -0.074     7.403    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.735     6.668    main_vga_vram_buffer/memory_block_reg_2_2
  -------------------------------------------------------------------
                         required time                          6.668    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 4.359ns (50.743%)  route 4.231ns (49.257%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841     2.338 r  vram_wa/P[15]
                         net (fo=48, routed)          3.778     6.115    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.881    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 4.359ns (51.071%)  route 4.176ns (48.929%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841     2.338 r  vram_wa/P[5]
                         net (fo=48, routed)          3.722     6.060    main_vga_vram_buffer/memory_block_reg_9_2_0[5]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.493     7.979    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/CLKARDCLK
                         clock pessimism             -0.505     7.474    
                         clock uncertainty           -0.074     7.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.834    main_vga_vram_buffer/memory_block_reg_7_1
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 4.509ns (53.997%)  route 3.841ns (46.003%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     2.338 r  vram_wa/P[16]
                         net (fo=16, routed)          1.869     4.207    background_graphics_renderer_inst/P[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I2_O)        0.150     4.357 r  background_graphics_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           1.519     5.876    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.493     7.979    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/CLKARDCLK
                         clock pessimism             -0.505     7.474    
                         clock uncertainty           -0.074     7.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.666    main_vga_vram_buffer/memory_block_reg_7_1
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 4.359ns (51.110%)  route 4.170ns (48.890%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841     2.338 r  vram_wa/P[15]
                         net (fo=48, routed)          3.716     6.054    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.493     7.979    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/CLKARDCLK
                         clock pessimism             -0.505     7.474    
                         clock uncertainty           -0.074     7.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.885    main_vga_vram_buffer/memory_block_reg_7_1
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 4.509ns (54.333%)  route 3.790ns (45.667%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     2.338 r  vram_wa/P[16]
                         net (fo=16, routed)          1.869     4.207    background_graphics_renderer_inst/P[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I2_O)        0.150     4.357 r  background_graphics_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           1.467     5.824    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.662    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.662    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 4.359ns (51.662%)  route 4.078ns (48.338%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841     2.338 r  vram_wa/P[13]
                         net (fo=48, routed)          3.625     5.963    main_vga_vram_buffer/memory_block_reg_9_2_0[13]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 4.359ns (51.668%)  route 4.078ns (48.332%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      3.841     2.338 r  vram_wa/P[8]
                         net (fo=48, routed)          3.624     5.962    main_vga_vram_buffer/memory_block_reg_9_2_0[8]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  0.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X40Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/Q
                         net (fo=6, routed)           0.098    -0.329    btn_reset/genblk1[0].the_debouncer/counter_reg[15]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  btn_reset/genblk1[0].the_debouncer/counter[19]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    btn_reset/genblk1[0].the_debouncer/counter[19]_i_2_n_0
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[19]/C
                         clock pessimism             -0.218    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091    -0.389    btn_reset/genblk1[0].the_debouncer/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X40Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/Q
                         net (fo=5, routed)           0.109    -0.318    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[1]
    SLICE_X41Y39         LUT4 (Prop_lut4_I2_O)        0.045    -0.273 r  btn_reset/genblk1[0].the_debouncer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    btn_reset/genblk1[0].the_debouncer/counter[2]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
                         clock pessimism             -0.218    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.091    -0.390    btn_reset/genblk1[0].the_debouncer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 game_logic_inst/cnt_ball_movement_x/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.563    -0.566    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y44         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic_inst/cnt_ball_movement_x/counter_reg[16]/Q
                         net (fo=19, routed)          0.121    -0.304    game_logic_inst/cnt_ball_movement_x/counter_reg[16]
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  game_logic_inst/cnt_ball_movement_x/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.259    game_logic_inst/cnt_ball_movement_x/clk_out_i_1_n_0
    SLICE_X33Y44         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X33Y44         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/clk_out_reg/C
                         clock pessimism             -0.217    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X33Y44         FDCE (Hold_fdce_C_D)         0.091    -0.388    game_logic_inst/cnt_ball_movement_x/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.677%)  route 0.161ns (46.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[6]/Q
                         net (fo=63, routed)          0.161    -0.268    graphics_renderer_inst/x[6]
    SLICE_X14Y64         LUT4 (Prop_lut4_I1_O)        0.045    -0.223 r  graphics_renderer_inst/gpu_px[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    graphics_renderer_inst/gpu_px[7]_i_1_n_0
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.828    -0.340    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[7]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X14Y64         FDCE (Hold_fdce_C_D)         0.120    -0.362    graphics_renderer_inst/gpu_px_reg[7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X39Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/Q
                         net (fo=3, routed)           0.122    -0.306    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[3]
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.261 r  btn_reset/genblk1[0].the_debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    btn_reset/genblk1[0].the_debouncer/counter[3]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.830    -0.339    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X39Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
                         clock pessimism             -0.230    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092    -0.402    btn_reset/genblk1[0].the_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.064%)  route 0.165ns (46.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[6]/Q
                         net (fo=63, routed)          0.165    -0.264    graphics_renderer_inst/x[6]
    SLICE_X14Y64         LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  graphics_renderer_inst/gpu_px[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    graphics_renderer_inst/gpu_px[9]_i_1_n_0
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.828    -0.340    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[9]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X14Y64         FDCE (Hold_fdce_C_D)         0.121    -0.361    graphics_renderer_inst/gpu_px_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/Q
                         net (fo=7, routed)           0.128    -0.276    btn_reset/genblk1[0].the_debouncer/counter_reg[7]
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  btn_reset/genblk1[0].the_debouncer/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    btn_reset/genblk1[0].the_debouncer/counter[10]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X39Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.091    -0.389    btn_reset/genblk1[0].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.259%)  route 0.145ns (43.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/Q
                         net (fo=4, routed)           0.145    -0.282    btn_reset/genblk1[0].the_debouncer/counter_reg[18]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.237 r  btn_reset/genblk1[0].the_debouncer/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    btn_reset/genblk1[0].the_debouncer/counter[18]_i_1_n_0
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/C
                         clock pessimism             -0.231    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092    -0.401    btn_reset/genblk1[0].the_debouncer/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.607%)  route 0.114ns (33.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.114    -0.326    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X37Y40         LUT5 (Prop_lut5_I4_O)        0.099    -0.227 r  btn_reset/genblk1[0].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    btn_reset/genblk1[0].the_debouncer/counter[5]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.092    -0.401    btn_reset/genblk1[0].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.413%)  route 0.115ns (33.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.115    -0.325    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.099    -0.226 r  btn_reset/genblk1[0].the_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    btn_reset/genblk1[0].the_debouncer/counter[4]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091    -0.402    btn_reset/genblk1[0].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        4.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.088ns (20.595%)  route 4.195ns (79.405%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.966     2.690    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.814 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     2.814    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.029     7.157    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.088ns (20.465%)  route 4.228ns (79.535%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.999     2.723    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.847 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     2.847    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.202     7.127    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.077     7.204    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -2.847    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.088ns (20.962%)  route 4.102ns (79.038%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.873     2.597    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_1/O
                         net (fo=1, routed)           0.000     2.721    ps2_usb_keyboard/ps2_usb_keyboard_n_14
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[29]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.088ns (21.204%)  route 4.043ns (78.796%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.814     2.538    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.662 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     2.662    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.029     7.157    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.088ns (21.258%)  route 4.030ns (78.742%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.801     2.525    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     2.649 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[35]_i_1/O
                         net (fo=1, routed)           0.000     2.649    ps2_usb_keyboard/ps2_usb_keyboard_n_13
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[35]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.088ns (21.279%)  route 4.025ns (78.721%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.796     2.520    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.644 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     2.644    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X43Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X43Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.202     7.127    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.029     7.156    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.156    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.428ns (28.162%)  route 3.643ns (71.838%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=9, routed)           2.113     0.062    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.323     0.385 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3/O
                         net (fo=3, routed)           0.863     1.249    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I3_O)        0.354     1.603 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=1, routed)           0.666     2.269    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.332     2.601 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     2.601    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.088ns (21.725%)  route 3.920ns (78.275%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.691     2.415    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.539 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     2.539    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.964ns (20.336%)  route 3.776ns (79.664%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.547     2.271    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.202     7.127    
    SLICE_X44Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.922    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.964ns (20.336%)  route 3.776ns (79.664%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.547     2.271    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.202     7.127    
    SLICE_X44Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.922    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                  4.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.275%)  route 0.591ns (80.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.591     0.160    ps2_usb_keyboard/ps2_usb_keyboard_n_21
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.059     0.006    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.187ns (26.378%)  route 0.522ns (73.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.284    -0.148    ps2_usb_keyboard/ps2_usb_keyboard/Q[5]
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.046    -0.102 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[5]_hold_fix/O
                         net (fo=1, routed)           0.238     0.137    ps2_usb_keyboard/Q[5]_hold_fix_1_alias
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.000    -0.054    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.097%)  route 0.619ns (76.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=9, routed)           0.619     0.188    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.233 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     0.233    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.091     0.038    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.920%)  route 0.646ns (82.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/Q
                         net (fo=3, routed)           0.646     0.215    ps2_usb_keyboard/ps2_usb_keyboard_n_22
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.070     0.017    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.050%)  route 0.640ns (81.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=4, routed)           0.640     0.209    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.057     0.004    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.662%)  route 0.657ns (82.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=9, routed)           0.657     0.226    ps2_usb_keyboard/ps2_usb_keyboard_n_4
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.066     0.012    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.187ns (24.262%)  route 0.584ns (75.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=4, routed)           0.303    -0.127    ps2_usb_keyboard/ps2_usb_keyboard/Q[6]
    SLICE_X36Y64         LUT1 (Prop_lut1_I0_O)        0.046    -0.081 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[6]_hold_fix/O
                         net (fo=1, routed)           0.281     0.199    ps2_usb_keyboard/Q[6]_hold_fix_1_alias
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.010    -0.043    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.399%)  route 0.669ns (82.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=8, routed)           0.669     0.238    ps2_usb_keyboard/ps2_usb_keyboard_n_3
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.046    -0.008    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.146%)  route 0.732ns (83.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.732     0.302    ps2_usb_keyboard/ps2_usb_keyboard_n_24
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.075     0.021    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.231ns (25.100%)  route 0.689ns (74.900%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.302    -0.128    ps2_usb_keyboard/ps2_usb_keyboard/Q[3]
    SLICE_X45Y64         LUT4 (Prop_lut4_I3_O)        0.045    -0.083 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=8, routed)           0.387     0.304    ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.349 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     0.349    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.120     0.066    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW_1
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       25.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.184ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 4.297ns (30.182%)  route 9.940ns (69.818%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     2.694 r  vram_ra/P[8]
                         net (fo=48, routed)          9.091    11.785    main_vga_vram_buffer/P[8]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                 25.184    

Slack (MET) :             25.244ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        14.176ns  (logic 4.297ns (30.311%)  route 9.879ns (69.689%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     2.694 r  vram_ra/P[3]
                         net (fo=48, routed)          9.030    11.724    main_vga_vram_buffer/P[3]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                 25.244    

Slack (MET) :             25.297ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        14.124ns  (logic 4.297ns (30.423%)  route 9.827ns (69.577%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      3.841     2.694 r  vram_ra/P[4]
                         net (fo=48, routed)          8.978    11.671    main_vga_vram_buffer/P[4]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                 25.297    

Slack (MET) :             25.419ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        14.002ns  (logic 4.297ns (30.689%)  route 9.705ns (69.311%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841     2.694 r  vram_ra/P[7]
                         net (fo=48, routed)          8.856    11.549    main_vga_vram_buffer/P[7]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                 25.419    

Slack (MET) :             25.517ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 4.297ns (30.916%)  route 9.602ns (69.084%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     2.694 r  vram_ra/P[8]
                         net (fo=48, routed)          8.753    11.447    main_vga_vram_buffer/P[8]
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.643    38.129    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                         clock pessimism             -0.505    37.624    
                         clock uncertainty           -0.095    37.529    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.963    main_vga_vram_buffer/memory_block_reg_14_1
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                 25.517    

Slack (MET) :             25.557ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.864ns  (logic 4.297ns (30.994%)  route 9.567ns (69.006%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841     2.694 r  vram_ra/P[9]
                         net (fo=48, routed)          8.718    11.411    main_vga_vram_buffer/P[9]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                 25.557    

Slack (MET) :             25.577ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.838ns  (logic 4.297ns (31.051%)  route 9.541ns (68.949%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     2.694 r  vram_ra/P[3]
                         net (fo=48, routed)          8.692    11.386    main_vga_vram_buffer/P[3]
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.643    38.129    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                         clock pessimism             -0.505    37.624    
                         clock uncertainty           -0.095    37.529    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.963    main_vga_vram_buffer/memory_block_reg_14_1
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 25.577    

Slack (MET) :             25.609ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.812ns  (logic 4.297ns (31.111%)  route 9.515ns (68.889%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841     2.694 r  vram_ra/P[10]
                         net (fo=48, routed)          8.666    11.359    main_vga_vram_buffer/P[10]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 25.609    

Slack (MET) :             25.630ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.786ns  (logic 4.297ns (31.169%)  route 9.489ns (68.831%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      3.841     2.694 r  vram_ra/P[4]
                         net (fo=48, routed)          8.640    11.333    main_vga_vram_buffer/P[4]
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.643    38.129    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                         clock pessimism             -0.505    37.624    
                         clock uncertainty           -0.095    37.529    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.963    main_vga_vram_buffer/memory_block_reg_14_1
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                 25.630    

Slack (MET) :             25.726ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        13.694ns  (logic 4.297ns (31.378%)  route 9.397ns (68.622%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841     2.694 r  vram_ra/P[13]
                         net (fo=48, routed)          8.548    11.242    main_vga_vram_buffer/P[13]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                 25.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.113    -0.314    main_vga_sync/y[3]
    SLICE_X54Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.269 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.269    main_vga_sync/vsync_next
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.095    -0.460    
    SLICE_X54Y34         FDCE (Hold_fdce_C_D)         0.121    -0.339    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.093%)  route 0.151ns (41.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.151    -0.251    main_vga_sync/x[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.206 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.206    main_vga_sync/hsync_next
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.095    -0.437    
    SLICE_X54Y36         FDCE (Hold_fdce_C_D)         0.120    -0.317    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.149    -0.252    main_vga_sync/x[5]
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  main_vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    main_vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.229    -0.565    
                         clock uncertainty            0.095    -0.471    
    SLICE_X56Y36         FDCE (Hold_fdce_C_D)         0.121    -0.350    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.497%)  route 0.168ns (47.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.258    main_vga_sync/y[5]
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.045    -0.213 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.216    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X55Y36         FDCE (Hold_fdce_C_D)         0.091    -0.367    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.393%)  route 0.162ns (43.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.162    -0.240    main_vga_sync/x[9]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  main_vga_sync/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    main_vga_sync/h_count_reg[9]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.229    -0.565    
                         clock uncertainty            0.095    -0.471    
    SLICE_X56Y36         FDCE (Hold_fdce_C_D)         0.121    -0.350    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.976%)  route 0.172ns (48.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.172    -0.255    main_vga_sync/y[3]
    SLICE_X55Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.210 r  main_vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    main_vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.216    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X55Y35         FDCE (Hold_fdce_C_D)         0.092    -0.366    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.091%)  route 0.164ns (43.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.164    -0.238    main_vga_sync/x[9]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.193 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.229    -0.565    
                         clock uncertainty            0.095    -0.471    
    SLICE_X56Y36         FDCE (Hold_fdce_C_D)         0.120    -0.351    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.728%)  route 0.203ns (49.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.203    -0.198    main_vga_sync/x[1]
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.153 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.095    -0.437    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.316    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.108%)  route 0.185ns (46.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.185    -0.219    main_vga_sync/x[4]
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.045    -0.174 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.231    -0.567    
                         clock uncertainty            0.095    -0.473    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.352    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_25MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  main_vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.186    -0.216    main_vga_sync/y[6]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.171 r  main_vga_sync/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    main_vga_sync/v_count_reg[7]_i_1_n_0
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.231    -0.566    
                         clock uncertainty            0.095    -0.472    
    SLICE_X54Y37         FDCE (Hold_fdce_C_D)         0.121    -0.351    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_50MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack       17.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.687ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.153ns (51.568%)  route 1.083ns (48.432%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 17.915 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.546    -2.473    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.478    -1.995 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.484    -1.511    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X38Y65         LUT2 (Prop_lut2_I0_O)        0.320    -1.191 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.599    -0.592    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.355    -0.237 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    17.915    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.412    17.503    
                         clock uncertainty           -0.084    17.419    
    SLICE_X37Y65         FDRE (Setup_fdre_C_D)        0.031    17.450    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.450    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                 17.687    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.084    17.438    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.025    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.084    17.438    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.025    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.084    17.438    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.025    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.084    17.438    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.025    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW rise@20.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.934%)  route 0.153ns (45.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.153    -0.279    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.213    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.121    -0.354    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.934%)  route 0.153ns (45.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.153    -0.279    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.234 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.213    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.121    -0.354    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.069    -0.381    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.282 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.227    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.091    -0.404    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.719%)  route 0.136ns (42.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.553    -0.576    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.136    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.254    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X35Y80         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.818    -0.350    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y80         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.084    -0.480    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.091    -0.389    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.098%)  route 0.085ns (39.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=8, routed)           0.085    -0.359    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]_0
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                         clock pessimism             -0.228    -0.572    
                         clock uncertainty            0.084    -0.489    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)        -0.007    -0.496    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.358%)  route 0.183ns (49.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.183    -0.248    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.203    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.213    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.120    -0.355    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.176%)  route 0.144ns (40.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.144    -0.264    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.213    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.092    -0.383    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.058%)  route 0.138ns (51.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/Q
                         net (fo=9, routed)           0.138    -0.306    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]_0
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                         clock pessimism             -0.228    -0.572    
                         clock uncertainty            0.084    -0.489    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.019    -0.470    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.553    -0.576    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.170    -0.265    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.220 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.220    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.819    -0.349    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.227    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.092    -0.401    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.553    -0.576    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X35Y81         LUT3 (Prop_lut3_I1_O)        0.045    -0.211 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[2]
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.819    -0.349    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.227    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.092    -0.401    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 4.359ns (50.659%)  route 4.246ns (49.341%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[4])
                                                      3.841     2.338 r  vram_wa/P[4]
                         net (fo=48, routed)          3.792     6.130    main_vga_vram_buffer/memory_block_reg_9_2_0[4]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_0_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 4.509ns (53.590%)  route 3.905ns (46.410%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      3.841     2.338 f  vram_wa/P[18]
                         net (fo=16, routed)          1.074     3.412    background_graphics_renderer_inst/P[2]
    SLICE_X13Y69         LUT4 (Prop_lut4_I3_O)        0.150     3.562 r  background_graphics_renderer_inst/memory_block_reg_0_0_i_4/O
                         net (fo=6, routed)           2.377     5.939    main_vga_vram_buffer/memory_block_reg_1_2_0[0]
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.483     7.969    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X0Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_0_1/CLKARDCLK
                         clock pessimism             -0.505     7.464    
                         clock uncertainty           -0.074     7.390    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.656    main_vga_vram_buffer/memory_block_reg_0_1
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 4.512ns (53.827%)  route 3.870ns (46.173%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 7.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     2.338 r  vram_wa/P[16]
                         net (fo=16, routed)          1.676     4.014    background_graphics_renderer_inst/P[0]
    SLICE_X36Y64         LUT4 (Prop_lut4_I3_O)        0.153     4.167 r  background_graphics_renderer_inst/memory_block_reg_2_0_i_3/O
                         net (fo=6, routed)           1.740     5.907    main_vga_vram_buffer/memory_block_reg_3_2_0[0]
    RAMB36_X2Y8          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.496     7.982    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y8          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/CLKARDCLK
                         clock pessimism             -0.505     7.477    
                         clock uncertainty           -0.074     7.403    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.735     6.668    main_vga_vram_buffer/memory_block_reg_2_2
  -------------------------------------------------------------------
                         required time                          6.668    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 4.359ns (50.743%)  route 4.231ns (49.257%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841     2.338 r  vram_wa/P[15]
                         net (fo=48, routed)          3.778     6.115    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.881    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -6.115    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 4.359ns (51.071%)  route 4.176ns (48.929%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[5])
                                                      3.841     2.338 r  vram_wa/P[5]
                         net (fo=48, routed)          3.722     6.060    main_vga_vram_buffer/memory_block_reg_9_2_0[5]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.493     7.979    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/CLKARDCLK
                         clock pessimism             -0.505     7.474    
                         clock uncertainty           -0.074     7.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     6.834    main_vga_vram_buffer/memory_block_reg_7_1
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 4.509ns (53.997%)  route 3.841ns (46.003%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     2.338 r  vram_wa/P[16]
                         net (fo=16, routed)          1.869     4.207    background_graphics_renderer_inst/P[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I2_O)        0.150     4.357 r  background_graphics_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           1.519     5.876    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.493     7.979    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/CLKARDCLK
                         clock pessimism             -0.505     7.474    
                         clock uncertainty           -0.074     7.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.666    main_vga_vram_buffer/memory_block_reg_7_1
  -------------------------------------------------------------------
                         required time                          6.666    
                         arrival time                          -5.876    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.529ns  (logic 4.359ns (51.110%)  route 4.170ns (48.890%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[15])
                                                      3.841     2.338 r  vram_wa/P[15]
                         net (fo=48, routed)          3.716     6.054    main_vga_vram_buffer/memory_block_reg_9_2_0[15]
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.493     7.979    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_1/CLKARDCLK
                         clock pessimism             -0.505     7.474    
                         clock uncertainty           -0.074     7.400    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.885    main_vga_vram_buffer/memory_block_reg_7_1
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.299ns  (logic 4.509ns (54.333%)  route 3.790ns (45.667%))
  Logic Levels:           2  (DSP48E1=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[16])
                                                      3.841     2.338 r  vram_wa/P[16]
                         net (fo=16, routed)          1.869     4.207    background_graphics_renderer_inst/P[0]
    SLICE_X32Y52         LUT4 (Prop_lut4_I2_O)        0.150     4.357 r  background_graphics_renderer_inst/memory_block_reg_6_0_i_3/O
                         net (fo=6, routed)           1.467     5.824    main_vga_vram_buffer/memory_block_reg_7_2_0[0]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734     6.662    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.662    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 4.359ns (51.662%)  route 4.078ns (48.338%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[13])
                                                      3.841     2.338 r  vram_wa/P[13]
                         net (fo=48, routed)          3.625     5.963    main_vga_vram_buffer/memory_block_reg_9_2_0[13]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 graphics_renderer_inst/gpu_py_reg[2]_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.437ns  (logic 4.359ns (51.668%)  route 4.078ns (48.332%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 7.975 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.475ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.544    -2.475    graphics_renderer_inst/CLK_100MHZ
    SLICE_X12Y70         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y70         FDCE (Prop_fdce_C_Q)         0.518    -1.957 r  graphics_renderer_inst/gpu_py_reg[2]_replica/Q
                         net (fo=115, routed)         0.454    -1.503    y[2]_repN_alias
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[2]_P[8])
                                                      3.841     2.338 r  vram_wa/P[8]
                         net (fo=48, routed)          3.624     5.962    main_vga_vram_buffer/memory_block_reg_9_2_0[8]
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.489     7.975    main_vga_vram_buffer/CLK_100MHZ
    RAMB36_X2Y6          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_1/CLKARDCLK
                         clock pessimism             -0.505     7.470    
                         clock uncertainty           -0.074     7.396    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     6.830    main_vga_vram_buffer/memory_block_reg_6_1
  -------------------------------------------------------------------
                         required time                          6.830    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                  0.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X40Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset/genblk1[0].the_debouncer/counter_reg[15]/Q
                         net (fo=6, routed)           0.098    -0.329    btn_reset/genblk1[0].the_debouncer/counter_reg[15]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.045    -0.284 r  btn_reset/genblk1[0].the_debouncer/counter[19]_i_2/O
                         net (fo=1, routed)           0.000    -0.284    btn_reset/genblk1[0].the_debouncer/counter[19]_i_2_n_0
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[19]/C
                         clock pessimism             -0.218    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.091    -0.389    btn_reset/genblk1[0].the_debouncer/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X40Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/counter_reg[1]/Q
                         net (fo=5, routed)           0.109    -0.318    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[1]
    SLICE_X41Y39         LUT4 (Prop_lut4_I2_O)        0.045    -0.273 r  btn_reset/genblk1[0].the_debouncer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    btn_reset/genblk1[0].the_debouncer/counter[2]_i_1_n_0
    SLICE_X41Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[2]/C
                         clock pessimism             -0.218    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.091    -0.390    btn_reset/genblk1[0].the_debouncer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 game_logic_inst/cnt_ball_movement_x/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.563    -0.566    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y44         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  game_logic_inst/cnt_ball_movement_x/counter_reg[16]/Q
                         net (fo=19, routed)          0.121    -0.304    game_logic_inst/cnt_ball_movement_x/counter_reg[16]
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.259 r  game_logic_inst/cnt_ball_movement_x/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.259    game_logic_inst/cnt_ball_movement_x/clk_out_i_1_n_0
    SLICE_X33Y44         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X33Y44         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/clk_out_reg/C
                         clock pessimism             -0.217    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X33Y44         FDCE (Hold_fdce_C_D)         0.091    -0.388    game_logic_inst/cnt_ball_movement_x/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.677%)  route 0.161ns (46.323%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[6]/Q
                         net (fo=63, routed)          0.161    -0.268    graphics_renderer_inst/x[6]
    SLICE_X14Y64         LUT4 (Prop_lut4_I1_O)        0.045    -0.223 r  graphics_renderer_inst/gpu_px[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    graphics_renderer_inst/gpu_px[7]_i_1_n_0
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.828    -0.340    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[7]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X14Y64         FDCE (Hold_fdce_C_D)         0.120    -0.362    graphics_renderer_inst/gpu_px_reg[7]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.561    -0.568    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X39Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/Q
                         net (fo=3, routed)           0.122    -0.306    btn_reset/genblk1[0].the_debouncer/counter_reg_n_0_[3]
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.261 r  btn_reset/genblk1[0].the_debouncer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    btn_reset/genblk1[0].the_debouncer/counter[3]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.830    -0.339    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X39Y39         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[3]/C
                         clock pessimism             -0.230    -0.568    
                         clock uncertainty            0.074    -0.494    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092    -0.402    btn_reset/genblk1[0].the_debouncer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 graphics_renderer_inst/gpu_px_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_px_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.064%)  route 0.165ns (46.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.560    -0.569    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  graphics_renderer_inst/gpu_px_reg[6]/Q
                         net (fo=63, routed)          0.165    -0.264    graphics_renderer_inst/x[6]
    SLICE_X14Y64         LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  graphics_renderer_inst/gpu_px[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    graphics_renderer_inst/gpu_px[9]_i_1_n_0
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.828    -0.340    graphics_renderer_inst/CLK_100MHZ
    SLICE_X14Y64         FDCE                                         r  graphics_renderer_inst/gpu_px_reg[9]/C
                         clock pessimism             -0.216    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X14Y64         FDCE (Hold_fdce_C_D)         0.121    -0.361    graphics_renderer_inst/gpu_px_reg[9]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  btn_reset/genblk1[0].the_debouncer/counter_reg[7]/Q
                         net (fo=7, routed)           0.128    -0.276    btn_reset/genblk1[0].the_debouncer/counter_reg[7]
    SLICE_X39Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  btn_reset/genblk1[0].the_debouncer/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    btn_reset/genblk1[0].the_debouncer/counter[10]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X39Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[10]/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.091    -0.389    btn_reset/genblk1[0].the_debouncer/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.259%)  route 0.145ns (43.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/Q
                         net (fo=4, routed)           0.145    -0.282    btn_reset/genblk1[0].the_debouncer/counter_reg[18]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.237 r  btn_reset/genblk1[0].the_debouncer/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    btn_reset/genblk1[0].the_debouncer/counter[18]_i_1_n_0
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X41Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[18]/C
                         clock pessimism             -0.231    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092    -0.401    btn_reset/genblk1[0].the_debouncer/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.607%)  route 0.114ns (33.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.114    -0.326    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X37Y40         LUT5 (Prop_lut5_I4_O)        0.099    -0.227 r  btn_reset/genblk1[0].the_debouncer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    btn_reset/genblk1[0].the_debouncer/counter[5]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[5]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.092    -0.401    btn_reset/genblk1[0].the_debouncer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.413%)  route 0.115ns (33.588%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.128    -0.439 r  btn_reset/genblk1[0].the_debouncer/btn_stable_reg[0]/Q
                         net (fo=13, routed)          0.115    -0.325    btn_reset/genblk1[0].the_debouncer/btn_stable
    SLICE_X37Y40         LUT4 (Prop_lut4_I3_O)        0.099    -0.226 r  btn_reset/genblk1[0].the_debouncer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    btn_reset/genblk1[0].the_debouncer/counter[4]_i_1_n_0
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X37Y40         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/counter_reg[4]/C
                         clock pessimism             -0.230    -0.567    
                         clock uncertainty            0.074    -0.493    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091    -0.402    btn_reset/genblk1[0].the_debouncer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.176    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        4.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.088ns (20.595%)  route 4.195ns (79.405%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.966     2.690    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.814 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     2.814    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.029     7.155    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.088ns (20.465%)  route 4.228ns (79.535%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.999     2.723    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.847 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     2.847    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.204     7.125    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.077     7.202    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                          7.202    
                         arrival time                          -2.847    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.088ns (20.962%)  route 4.102ns (79.038%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.873     2.597    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_1/O
                         net (fo=1, routed)           0.000     2.721    ps2_usb_keyboard/ps2_usb_keyboard_n_14
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.031     7.157    ps2_usb_keyboard/key_status_reg[29]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.088ns (21.204%)  route 4.043ns (78.796%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.814     2.538    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.662 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     2.662    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.029     7.155    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.155    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.088ns (21.258%)  route 4.030ns (78.742%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.801     2.525    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     2.649 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[35]_i_1/O
                         net (fo=1, routed)           0.000     2.649    ps2_usb_keyboard/ps2_usb_keyboard_n_13
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.031     7.157    ps2_usb_keyboard/key_status_reg[35]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.088ns (21.279%)  route 4.025ns (78.721%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.796     2.520    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.644 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     2.644    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X43Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X43Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.204     7.125    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.029     7.154    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.154    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.428ns (28.162%)  route 3.643ns (71.838%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=9, routed)           2.113     0.062    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.323     0.385 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3/O
                         net (fo=3, routed)           0.863     1.249    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I3_O)        0.354     1.603 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=1, routed)           0.666     2.269    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.332     2.601 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     2.601    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.031     7.157    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.088ns (21.725%)  route 3.920ns (78.275%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.691     2.415    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.539 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     2.539    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.204     7.126    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.031     7.157    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.964ns (20.336%)  route 3.776ns (79.664%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.547     2.271    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.204     7.125    
    SLICE_X44Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.920    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                  4.648    

Slack (MET) :             4.648ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.964ns (20.336%)  route 3.776ns (79.664%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.547     2.271    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.204     7.125    
    SLICE_X44Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.920    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          6.920    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                  4.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.275%)  route 0.591ns (80.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.591     0.160    ps2_usb_keyboard/ps2_usb_keyboard_n_21
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.059     0.008    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.187ns (26.378%)  route 0.522ns (73.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.284    -0.148    ps2_usb_keyboard/ps2_usb_keyboard/Q[5]
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.046    -0.102 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[5]_hold_fix/O
                         net (fo=1, routed)           0.238     0.137    ps2_usb_keyboard/Q[5]_hold_fix_1_alias
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.204    -0.052    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.000    -0.052    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          0.052    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.097%)  route 0.619ns (76.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=9, routed)           0.619     0.188    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.233 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     0.233    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.091     0.040    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.920%)  route 0.646ns (82.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/Q
                         net (fo=3, routed)           0.646     0.215    ps2_usb_keyboard/ps2_usb_keyboard_n_22
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.070     0.019    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.050%)  route 0.640ns (81.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=4, routed)           0.640     0.209    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.057     0.006    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.662%)  route 0.657ns (82.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=9, routed)           0.657     0.226    ps2_usb_keyboard/ps2_usb_keyboard_n_4
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.204    -0.052    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.066     0.014    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.187ns (24.262%)  route 0.584ns (75.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=4, routed)           0.303    -0.127    ps2_usb_keyboard/ps2_usb_keyboard/Q[6]
    SLICE_X36Y64         LUT1 (Prop_lut1_I0_O)        0.046    -0.081 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[6]_hold_fix/O
                         net (fo=1, routed)           0.281     0.199    ps2_usb_keyboard/Q[6]_hold_fix_1_alias
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.204    -0.051    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.010    -0.041    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.399%)  route 0.669ns (82.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=8, routed)           0.669     0.238    ps2_usb_keyboard/ps2_usb_keyboard_n_3
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.204    -0.052    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.046    -0.006    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.146%)  route 0.732ns (83.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.732     0.302    ps2_usb_keyboard/ps2_usb_keyboard_n_24
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.204    -0.052    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.075     0.023    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.231ns (25.100%)  route 0.689ns (74.900%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.302    -0.128    ps2_usb_keyboard/ps2_usb_keyboard/Q[3]
    SLICE_X45Y64         LUT4 (Prop_lut4_I3_O)        0.045    -0.083 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=8, routed)           0.387     0.304    ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.349 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     0.349    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.204    -0.052    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.120     0.068    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW_1
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        4.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 1.088ns (20.595%)  route 4.195ns (79.405%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.966     2.690    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.814 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     2.814    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.029     7.157    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -2.814    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 1.088ns (20.465%)  route 4.228ns (79.535%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.999     2.723    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I1_O)        0.124     2.847 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     2.847    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.202     7.127    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)        0.077     7.204    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                          7.204    
                         arrival time                          -2.847    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 1.088ns (20.962%)  route 4.102ns (79.038%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.873     2.597    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I1_O)        0.124     2.721 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[29]_i_1/O
                         net (fo=1, routed)           0.000     2.721    ps2_usb_keyboard/ps2_usb_keyboard_n_14
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[29]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 1.088ns (21.204%)  route 4.043ns (78.796%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.814     2.538    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.662 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[27]_i_1/O
                         net (fo=1, routed)           0.000     2.662    ps2_usb_keyboard/ps2_usb_keyboard_n_16
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[27]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.029     7.157    ps2_usb_keyboard/key_status_reg[27]
  -------------------------------------------------------------------
                         required time                          7.157    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                  4.495    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.088ns (21.258%)  route 4.030ns (78.742%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.801     2.525    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.124     2.649 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[35]_i_1/O
                         net (fo=1, routed)           0.000     2.649    ps2_usb_keyboard/ps2_usb_keyboard_n_13
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[35]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.088ns (21.279%)  route 4.025ns (78.721%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.796     2.520    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.644 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_1/O
                         net (fo=1, routed)           0.000     2.644    ps2_usb_keyboard/ps2_usb_keyboard_n_8
    SLICE_X43Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X43Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[75]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.202     7.127    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.029     7.156    ps2_usb_keyboard/key_status_reg[75]
  -------------------------------------------------------------------
                         required time                          7.156    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  4.512    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 1.428ns (28.162%)  route 3.643ns (71.838%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.470ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.549    -2.470    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.051 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/Q
                         net (fo=9, routed)           2.113     0.062    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]_0
    SLICE_X43Y64         LUT4 (Prop_lut4_I0_O)        0.323     0.385 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3/O
                         net (fo=3, routed)           0.863     1.249    ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_3_n_0
    SLICE_X43Y64         LUT5 (Prop_lut5_I3_O)        0.354     1.603 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2/O
                         net (fo=1, routed)           0.666     2.269    ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_2_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I2_O)        0.332     2.601 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[66]_i_1/O
                         net (fo=1, routed)           0.000     2.601    ps2_usb_keyboard/ps2_usb_keyboard_n_11
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[66]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[66]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 1.088ns (21.725%)  route 3.920ns (78.275%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.691     2.415    ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.124     2.539 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]_i_1/O
                         net (fo=1, routed)           0.000     2.539    ps2_usb_keyboard/ps2_usb_keyboard_n_10
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433     7.919    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
                         clock pessimism             -0.590     7.329    
                         clock uncertainty           -0.202     7.128    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)        0.031     7.159    ps2_usb_keyboard/key_status_reg[67]
  -------------------------------------------------------------------
                         required time                          7.159    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.964ns (20.336%)  route 3.776ns (79.664%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.547     2.271    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.202     7.127    
    SLICE_X44Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.922    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                  4.650    

Slack (MET) :             4.650ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.964ns (20.336%)  route 3.776ns (79.664%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    -2.469    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[9]/Q
                         net (fo=3, routed)           1.751    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/Q[1]
    SLICE_X45Y65         LUT4 (Prop_lut4_I2_O)        0.297    -0.002 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8/O
                         net (fo=1, routed)           0.665     0.664    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_8_n_0
    SLICE_X45Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.788 f  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3/O
                         net (fo=1, routed)           0.812     1.600    ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_3_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/keycodev[15]_i_1/O
                         net (fo=24, routed)          0.547     2.271    ps2_usb_keyboard/ps2_usb_keyboard_n_9
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432     7.918    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism             -0.590     7.328    
                         clock uncertainty           -0.202     7.127    
    SLICE_X44Y65         FDRE (Setup_fdre_C_CE)      -0.205     6.922    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                          6.922    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                  4.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.275%)  route 0.591ns (80.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.591     0.160    ps2_usb_keyboard/ps2_usb_keyboard_n_21
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[11]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.059     0.006    ps2_usb_keyboard/keycodev_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.187ns (26.378%)  route 0.522ns (73.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/Q
                         net (fo=3, routed)           0.284    -0.148    ps2_usb_keyboard/ps2_usb_keyboard/Q[5]
    SLICE_X34Y65         LUT1 (Prop_lut1_I0_O)        0.046    -0.102 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[5]_hold_fix/O
                         net (fo=1, routed)           0.238     0.137    ps2_usb_keyboard/Q[5]_hold_fix_1_alias
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[13]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.000    -0.054    ps2_usb_keyboard/keycodev_reg[13]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.097%)  route 0.619ns (76.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/Q
                         net (fo=9, routed)           0.619     0.188    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.233 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[28]_i_1/O
                         net (fo=1, routed)           0.000     0.233    ps2_usb_keyboard/ps2_usb_keyboard_n_15
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[28]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.091     0.038    ps2_usb_keyboard/key_status_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.233    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.920%)  route 0.646ns (82.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/Q
                         net (fo=3, routed)           0.646     0.215    ps2_usb_keyboard/ps2_usb_keyboard_n_22
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[10]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.070     0.017    ps2_usb_keyboard/keycodev_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.050%)  route 0.640ns (81.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[12]/Q
                         net (fo=4, routed)           0.640     0.209    ps2_usb_keyboard/ps2_usb_keyboard_n_20
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[12]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.057     0.004    ps2_usb_keyboard/keycodev_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.141ns (17.662%)  route 0.657ns (82.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/Q
                         net (fo=9, routed)           0.657     0.226    ps2_usb_keyboard/ps2_usb_keyboard_n_4
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[4]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.066     0.012    ps2_usb_keyboard/keycodev_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.187ns (24.262%)  route 0.584ns (75.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.342ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[14]/Q
                         net (fo=4, routed)           0.303    -0.127    ps2_usb_keyboard/ps2_usb_keyboard/Q[6]
    SLICE_X36Y64         LUT1 (Prop_lut1_I0_O)        0.046    -0.081 r  ps2_usb_keyboard/ps2_usb_keyboard/Q[6]_hold_fix/O
                         net (fo=1, routed)           0.281     0.199    ps2_usb_keyboard/Q[6]_hold_fix_1_alias
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.342    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y64         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[14]/C
                         clock pessimism              0.087    -0.255    
                         clock uncertainty            0.202    -0.053    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.010    -0.043    ps2_usb_keyboard/keycodev_reg[14]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.399%)  route 0.669ns (82.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/Q
                         net (fo=8, routed)           0.669     0.238    ps2_usb_keyboard/ps2_usb_keyboard_n_3
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[3]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X44Y65         FDRE (Hold_fdre_C_D)         0.046    -0.008    ps2_usb_keyboard/keycodev_reg[3]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/keycodev_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.141ns (16.146%)  route 0.732ns (83.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[8]/Q
                         net (fo=3, routed)           0.732     0.302    ps2_usb_keyboard/ps2_usb_keyboard_n_24
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y65         FDRE                                         r  ps2_usb_keyboard/keycodev_reg[8]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X45Y65         FDRE (Hold_fdre_C_D)         0.075     0.021    ps2_usb_keyboard/keycodev_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/key_status_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.231ns (25.100%)  route 0.689ns (74.900%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.558    -0.571    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X44Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[11]/Q
                         net (fo=4, routed)           0.302    -0.128    ps2_usb_keyboard/ps2_usb_keyboard/Q[3]
    SLICE_X45Y64         LUT4 (Prop_lut4_I3_O)        0.045    -0.083 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[75]_i_2/O
                         net (fo=8, routed)           0.387     0.304    ps2_usb_keyboard/ps2_usb_keyboard/key_status[67]
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.349 r  ps2_usb_keyboard/ps2_usb_keyboard/key_status[59]_i_1/O
                         net (fo=1, routed)           0.000     0.349    ps2_usb_keyboard/ps2_usb_keyboard_n_12
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.826    -0.343    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
                         clock pessimism              0.087    -0.256    
                         clock uncertainty            0.202    -0.054    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.120     0.066    ps2_usb_keyboard/key_status_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25MHZ_CW
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       25.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.184ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        14.237ns  (logic 4.297ns (30.182%)  route 9.940ns (69.818%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     2.694 r  vram_ra/P[8]
                         net (fo=48, routed)          9.091    11.785    main_vga_vram_buffer/P[8]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                 25.184    

Slack (MET) :             25.244ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        14.176ns  (logic 4.297ns (30.311%)  route 9.879ns (69.689%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     2.694 r  vram_ra/P[3]
                         net (fo=48, routed)          9.030    11.724    main_vga_vram_buffer/P[3]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                 25.244    

Slack (MET) :             25.297ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        14.124ns  (logic 4.297ns (30.423%)  route 9.827ns (69.577%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      3.841     2.694 r  vram_ra/P[4]
                         net (fo=48, routed)          8.978    11.671    main_vga_vram_buffer/P[4]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                 25.297    

Slack (MET) :             25.419ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        14.002ns  (logic 4.297ns (30.689%)  route 9.705ns (69.311%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      3.841     2.694 r  vram_ra/P[7]
                         net (fo=48, routed)          8.856    11.549    main_vga_vram_buffer/P[7]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.549    
  -------------------------------------------------------------------
                         slack                                 25.419    

Slack (MET) :             25.517ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.899ns  (logic 4.297ns (30.916%)  route 9.602ns (69.084%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[8])
                                                      3.841     2.694 r  vram_ra/P[8]
                         net (fo=48, routed)          8.753    11.447    main_vga_vram_buffer/P[8]
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.643    38.129    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                         clock pessimism             -0.505    37.624    
                         clock uncertainty           -0.095    37.529    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    36.963    main_vga_vram_buffer/memory_block_reg_14_1
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                         -11.447    
  -------------------------------------------------------------------
                         slack                                 25.517    

Slack (MET) :             25.557ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.864ns  (logic 4.297ns (30.994%)  route 9.567ns (69.006%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[9])
                                                      3.841     2.694 r  vram_ra/P[9]
                         net (fo=48, routed)          8.718    11.411    main_vga_vram_buffer/P[9]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.411    
  -------------------------------------------------------------------
                         slack                                 25.557    

Slack (MET) :             25.577ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.838ns  (logic 4.297ns (31.051%)  route 9.541ns (68.949%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      3.841     2.694 r  vram_ra/P[3]
                         net (fo=48, routed)          8.692    11.386    main_vga_vram_buffer/P[3]
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.643    38.129    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                         clock pessimism             -0.505    37.624    
                         clock uncertainty           -0.095    37.529    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    36.963    main_vga_vram_buffer/memory_block_reg_14_1
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                 25.577    

Slack (MET) :             25.609ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.812ns  (logic 4.297ns (31.111%)  route 9.515ns (68.889%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      3.841     2.694 r  vram_ra/P[10]
                         net (fo=48, routed)          8.666    11.359    main_vga_vram_buffer/P[10]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.359    
  -------------------------------------------------------------------
                         slack                                 25.609    

Slack (MET) :             25.630ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.786ns  (logic 4.297ns (31.169%)  route 9.489ns (68.831%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.871ns = ( 38.129 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      3.841     2.694 r  vram_ra/P[4]
                         net (fo=48, routed)          8.640    11.333    main_vga_vram_buffer/P[4]
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.643    38.129    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                         clock pessimism             -0.505    37.624    
                         clock uncertainty           -0.095    37.529    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    36.963    main_vga_vram_buffer/memory_block_reg_14_1
  -------------------------------------------------------------------
                         required time                         36.963    
                         arrival time                         -11.333    
  -------------------------------------------------------------------
                         slack                                 25.630    

Slack (MET) :             25.726ns  (required time - arrival time)
  Source:                 main_vga_sync/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        13.694ns  (logic 4.297ns (31.378%)  route 9.397ns (68.622%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns = ( 38.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.566    -2.453    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.997 r  main_vga_sync/v_count_reg_reg[8]/Q
                         net (fo=5, routed)           0.849    -1.147    main_vga_sync_n_12
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[8]_P[13])
                                                      3.841     2.694 r  vram_ra/P[13]
                         net (fo=48, routed)          8.548    11.242    main_vga_vram_buffer/P[13]
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.648    38.134    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y26         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_15_1/CLKBWRCLK
                         clock pessimism             -0.505    37.629    
                         clock uncertainty           -0.095    37.534    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    36.968    main_vga_vram_buffer/memory_block_reg_15_1
  -------------------------------------------------------------------
                         required time                         36.968    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                 25.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.426 f  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.113    -0.314    main_vga_sync/y[3]
    SLICE_X54Y34         LUT5 (Prop_lut5_I3_O)        0.045    -0.269 r  main_vga_sync/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.269    main_vga_sync/vsync_next
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism             -0.217    -0.554    
                         clock uncertainty            0.095    -0.460    
    SLICE_X54Y34         FDCE (Hold_fdce_C_D)         0.121    -0.339    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.093%)  route 0.151ns (41.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.151    -0.251    main_vga_sync/x[9]
    SLICE_X54Y36         LUT6 (Prop_lut6_I4_O)        0.045    -0.206 r  main_vga_sync/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.206    main_vga_sync/hsync_next
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.095    -0.437    
    SLICE_X54Y36         FDCE (Hold_fdce_C_D)         0.120    -0.317    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.149    -0.252    main_vga_sync/x[5]
    SLICE_X56Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.207 r  main_vga_sync/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    main_vga_sync/h_count_reg[5]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.229    -0.565    
                         clock uncertainty            0.095    -0.471    
    SLICE_X56Y36         FDCE (Hold_fdce_C_D)         0.121    -0.350    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.497%)  route 0.168ns (47.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.258    main_vga_sync/y[5]
    SLICE_X55Y36         LUT5 (Prop_lut5_I1_O)        0.045    -0.213 r  main_vga_sync/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    main_vga_sync/v_count_reg[8]_i_1_n_0
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.216    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X55Y36         FDCE (Hold_fdce_C_D)         0.091    -0.367    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.393%)  route 0.162ns (43.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.162    -0.240    main_vga_sync/x[9]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  main_vga_sync/h_count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    main_vga_sync/h_count_reg[9]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.229    -0.565    
                         clock uncertainty            0.095    -0.471    
    SLICE_X56Y36         FDCE (Hold_fdce_C_D)         0.121    -0.350    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.976%)  route 0.172ns (48.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=9, routed)           0.172    -0.255    main_vga_sync/y[3]
    SLICE_X55Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.210 r  main_vga_sync/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    main_vga_sync/v_count_reg[5]_i_1_n_0
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism             -0.216    -0.552    
                         clock uncertainty            0.095    -0.458    
    SLICE_X55Y35         FDCE (Hold_fdce_C_D)         0.092    -0.366    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.091%)  route 0.164ns (43.909%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.401 f  main_vga_sync/h_count_reg_reg[9]/Q
                         net (fo=7, routed)           0.164    -0.238    main_vga_sync/x[9]
    SLICE_X56Y36         LUT6 (Prop_lut6_I0_O)        0.045    -0.193 r  main_vga_sync/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    main_vga_sync/h_count_reg[8]_i_1_n_0
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.229    -0.565    
                         clock uncertainty            0.095    -0.471    
    SLICE_X56Y36         FDCE (Hold_fdce_C_D)         0.120    -0.351    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.728%)  route 0.203ns (49.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_sync/CLK_25MHZ
    SLICE_X56Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  main_vga_sync/h_count_reg_reg[1]/Q
                         net (fo=6, routed)           0.203    -0.198    main_vga_sync/x[1]
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.045    -0.153 r  main_vga_sync/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    main_vga_sync/h_count_reg[3]_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.195    -0.531    
                         clock uncertainty            0.095    -0.437    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.316    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 main_vga_sync/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.108%)  route 0.185ns (46.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/h_count_reg_reg[4]/Q
                         net (fo=4, routed)           0.185    -0.219    main_vga_sync/x[4]
    SLICE_X54Y35         LUT5 (Prop_lut5_I4_O)        0.045    -0.174 r  main_vga_sync/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    main_vga_sync/h_count_reg[4]_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.231    -0.567    
                         clock uncertainty            0.095    -0.473    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121    -0.352    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_25MHZ_CW rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.563    -0.566    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.402 r  main_vga_sync/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.186    -0.216    main_vga_sync/y[6]
    SLICE_X54Y37         LUT4 (Prop_lut4_I1_O)        0.045    -0.171 r  main_vga_sync/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.171    main_vga_sync/v_count_reg[7]_i_1_n_0
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.833    -0.336    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.231    -0.566    
                         clock uncertainty            0.095    -0.472    
    SLICE_X54Y37         FDCE (Hold_fdce_C_D)         0.121    -0.351    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ_CW
  To Clock:  CLK_50MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack       17.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.687ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.153ns (51.568%)  route 1.083ns (48.432%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 17.915 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.546    -2.473    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.478    -1.995 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv_reg/Q
                         net (fo=3, routed)           0.484    -1.511    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/Iv
    SLICE_X38Y65         LUT2 (Prop_lut2_I0_O)        0.320    -1.191 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.599    -0.592    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.355    -0.237 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    17.915    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.412    17.503    
                         clock uncertainty           -0.084    17.419    
    SLICE_X37Y65         FDRE (Setup_fdre_C_D)        0.031    17.450    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         17.450    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                 17.687    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.084    17.438    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.025    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.084    17.438    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.025    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.084    17.438    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.025    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.722ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.608ns (34.139%)  route 1.173ns (65.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 17.910 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.541    -2.478    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.456    -2.022 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.838    -1.184    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y80         LUT5 (Prop_lut5_I4_O)        0.152    -1.032 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2/O
                         net (fo=4, routed)           0.335    -0.697    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_2_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    17.910    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.388    17.522    
                         clock uncertainty           -0.084    17.438    
    SLICE_X35Y81         FDRE (Setup_fdre_C_CE)      -0.413    17.025    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                         17.025    
                         arrival time                           0.697    
  -------------------------------------------------------------------
                         slack                                 17.722    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    

Slack (MET) :             17.779ns  (required time - arrival time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ_CW_1 rise@20.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.642ns (33.624%)  route 1.267ns (66.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 17.918 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.472ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.547    -2.472    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.954 f  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/Q
                         net (fo=1, routed)           0.521    -1.433    ps2_usb_keyboard/ps2_usb_keyboard/pflag
    SLICE_X42Y65         LUT2 (Prop_lut2_I1_O)        0.124    -1.309 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.746    -0.563    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    14.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    16.396    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    16.487 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.432    17.918    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C
                         clock pessimism             -0.413    17.505    
                         clock uncertainty           -0.084    17.421    
    SLICE_X43Y64         FDRE (Setup_fdre_C_CE)      -0.205    17.216    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                 17.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.934%)  route 0.153ns (45.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.153    -0.279    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.045    -0.234 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C
                         clock pessimism             -0.213    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.121    -0.354    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.934%)  route 0.153ns (45.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/Q
                         net (fo=6, routed)           0.153    -0.279    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]
    SLICE_X38Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.234 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                         clock pessimism             -0.213    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.121    -0.354    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.551    -0.578    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.450 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg/Q
                         net (fo=2, routed)           0.069    -0.381    ps2_usb_keyboard/ps2_usb_keyboard/db_data/Iv_reg_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I2_O)        0.099    -0.282 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0/O
                         net (fo=1, routed)           0.000    -0.282    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_i_1__0_n_0
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                         clock pessimism             -0.227    -0.578    
                         clock uncertainty            0.084    -0.495    
    SLICE_X35Y79         FDRE (Hold_fdre_C_D)         0.091    -0.404    ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.719%)  route 0.136ns (42.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.553    -0.576    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/Q
                         net (fo=5, routed)           0.136    -0.299    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
    SLICE_X35Y80         LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.254    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[4]_i_1__2_n_0
    SLICE_X35Y80         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.818    -0.350    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y80         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]/C
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.084    -0.480    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.091    -0.389    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.098%)  route 0.085ns (39.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/Q
                         net (fo=8, routed)           0.085    -0.359    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]_0
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]/C
                         clock pessimism             -0.228    -0.572    
                         clock uncertainty            0.084    -0.489    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)        -0.007    -0.496    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.358%)  route 0.183ns (49.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/Q
                         net (fo=6, routed)           0.183    -0.248    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.203 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000    -0.203    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C
                         clock pessimism             -0.213    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X38Y65         FDRE (Hold_fdre_C_D)         0.120    -0.355    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.176%)  route 0.144ns (40.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/Q
                         net (fo=6, routed)           0.144    -0.264    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.219 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.823    -0.345    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C
                         clock pessimism             -0.213    -0.558    
                         clock uncertainty            0.084    -0.475    
    SLICE_X37Y65         FDRE (Hold_fdre_C_D)         0.092    -0.383    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.058%)  route 0.138ns (51.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.557    -0.572    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.128    -0.444 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/Q
                         net (fo=9, routed)           0.138    -0.306    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]_0
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]/C
                         clock pessimism             -0.228    -0.572    
                         clock uncertainty            0.084    -0.489    
    SLICE_X43Y65         FDRE (Hold_fdre_C_D)         0.019    -0.470    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.553    -0.576    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/Q
                         net (fo=4, routed)           0.170    -0.265    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
    SLICE_X35Y81         LUT4 (Prop_lut4_I3_O)        0.045    -0.220 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.220    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[3]
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.819    -0.349    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C
                         clock pessimism             -0.227    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.092    -0.401    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ_CW_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ_CW_1 rise@0.000ns - CLK_50MHZ_CW rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.553    -0.576    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/Q
                         net (fo=7, routed)           0.180    -0.256    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]
    SLICE_X35Y81         LUT3 (Prop_lut3_I1_O)        0.045    -0.211 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.211    ps2_usb_keyboard/ps2_usb_keyboard/db_data/p_0_in__0[2]
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.819    -0.349    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C
                         clock pessimism             -0.227    -0.576    
                         clock uncertainty            0.084    -0.493    
    SLICE_X35Y81         FDRE (Hold_fdre_C_D)         0.092    -0.401    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        1.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_19/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 0.518ns (6.159%)  route 7.892ns (93.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 8.092 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.892     5.955    graphics_renderer_inst/reset
    SLICE_X22Y132        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.605     8.092    graphics_renderer_inst/CLK_100MHZ
    SLICE_X22Y132        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_19/C
                         clock pessimism             -0.505     7.586    
                         clock uncertainty           -0.074     7.512    
    SLICE_X22Y132        FDCE (Recov_fdce_C_CLR)     -0.405     7.107    graphics_renderer_inst/gpu_py_reg[1]_replica_19
  -------------------------------------------------------------------
                         required time                          7.107    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_14/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 0.518ns (6.195%)  route 7.843ns (93.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.843     5.907    graphics_renderer_inst/reset
    SLICE_X15Y132        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.607     8.094    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y132        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_14/C
                         clock pessimism             -0.505     7.588    
                         clock uncertainty           -0.074     7.514    
    SLICE_X15Y132        FDCE (Recov_fdce_C_CLR)     -0.405     7.109    graphics_renderer_inst/gpu_py_reg[2]_replica_14
  -------------------------------------------------------------------
                         required time                          7.109    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_8/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 0.518ns (6.348%)  route 7.641ns (93.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.641     5.705    graphics_renderer_inst/reset
    SLICE_X9Y134         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X9Y134         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_8/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.516    
    SLICE_X9Y134         FDCE (Recov_fdce_C_CLR)     -0.405     7.111    graphics_renderer_inst/gpu_py_reg[2]_replica_8
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_4/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.518ns (6.361%)  route 7.626ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.626     5.689    graphics_renderer_inst/reset
    SLICE_X15Y135        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.610     8.097    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y135        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_4/C
                         clock pessimism             -0.505     7.591    
                         clock uncertainty           -0.074     7.517    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.405     7.112    graphics_renderer_inst/gpu_py_reg[2]_replica_4
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_2/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.518ns (6.361%)  route 7.626ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.626     5.689    graphics_renderer_inst/reset
    SLICE_X15Y135        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.610     8.097    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y135        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_2/C
                         clock pessimism             -0.505     7.591    
                         clock uncertainty           -0.074     7.517    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.405     7.112    graphics_renderer_inst/gpu_py_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]_replica_2/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.518ns (6.361%)  route 7.626ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.626     5.689    graphics_renderer_inst/reset
    SLICE_X15Y135        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.610     8.097    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y135        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]_replica_2/C
                         clock pessimism             -0.505     7.591    
                         clock uncertainty           -0.074     7.517    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.405     7.112    graphics_renderer_inst/gpu_py_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_2/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 0.518ns (6.371%)  route 7.612ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.612     5.676    graphics_renderer_inst/reset
    SLICE_X22Y133        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.606     8.093    graphics_renderer_inst/CLK_100MHZ
    SLICE_X22Y133        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_2/C
                         clock pessimism             -0.505     7.587    
                         clock uncertainty           -0.074     7.513    
    SLICE_X22Y133        FDCE (Recov_fdce_C_CLR)     -0.405     7.108    graphics_renderer_inst/gpu_py_reg[2]_replica_2
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]_replica_24/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.518ns (6.389%)  route 7.589ns (93.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 8.079 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.589     5.653    graphics_renderer_inst/reset
    SLICE_X31Y124        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]_replica_24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.592     8.079    graphics_renderer_inst/CLK_100MHZ
    SLICE_X31Y124        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]_replica_24/C
                         clock pessimism             -0.505     7.573    
                         clock uncertainty           -0.074     7.499    
    SLICE_X31Y124        FDCE (Recov_fdce_C_CLR)     -0.405     7.094    graphics_renderer_inst/gpu_py_reg[4]_replica_24
  -------------------------------------------------------------------
                         required time                          7.094    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 0.518ns (6.410%)  route 7.564ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 8.095 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.564     5.627    graphics_renderer_inst/reset
    SLICE_X15Y133        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.608     8.095    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y133        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_12/C
                         clock pessimism             -0.505     7.589    
                         clock uncertainty           -0.074     7.515    
    SLICE_X15Y133        FDCE (Recov_fdce_C_CLR)     -0.405     7.110    graphics_renderer_inst/gpu_py_reg[3]_replica_12
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_7/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 0.518ns (6.348%)  route 7.641ns (93.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.641     5.705    graphics_renderer_inst/reset
    SLICE_X8Y134         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X8Y134         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_7/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.516    
    SLICE_X8Y134         FDCE (Recov_fdce_C_CLR)     -0.319     7.197    graphics_renderer_inst/gpu_py_reg[3]_replica_7
  -------------------------------------------------------------------
                         required time                          7.197    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    game_logic_inst/cnt_ball_movement_x/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    game_logic_inst/cnt_ball_movement_x/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    game_logic_inst/cnt_ball_movement_x/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[12]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[12]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    game_logic_inst/cnt_ball_movement_x/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[13]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[13]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    game_logic_inst/cnt_ball_movement_x/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[14]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[14]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    game_logic_inst/cnt_ball_movement_x/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[15]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[15]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    game_logic_inst/cnt_ball_movement_x/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.075%)  route 0.332ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.332    -0.072    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.075%)  route 0.332ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.332    -0.072    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        1.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_19/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 0.518ns (6.159%)  route 7.892ns (93.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 8.092 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.892     5.955    graphics_renderer_inst/reset
    SLICE_X22Y132        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.605     8.092    graphics_renderer_inst/CLK_100MHZ
    SLICE_X22Y132        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_19/C
                         clock pessimism             -0.505     7.586    
                         clock uncertainty           -0.074     7.512    
    SLICE_X22Y132        FDCE (Recov_fdce_C_CLR)     -0.405     7.107    graphics_renderer_inst/gpu_py_reg[1]_replica_19
  -------------------------------------------------------------------
                         required time                          7.107    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_14/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 0.518ns (6.195%)  route 7.843ns (93.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.843     5.907    graphics_renderer_inst/reset
    SLICE_X15Y132        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.607     8.094    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y132        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_14/C
                         clock pessimism             -0.505     7.588    
                         clock uncertainty           -0.074     7.514    
    SLICE_X15Y132        FDCE (Recov_fdce_C_CLR)     -0.405     7.109    graphics_renderer_inst/gpu_py_reg[2]_replica_14
  -------------------------------------------------------------------
                         required time                          7.109    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_8/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 0.518ns (6.348%)  route 7.641ns (93.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.641     5.705    graphics_renderer_inst/reset
    SLICE_X9Y134         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X9Y134         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_8/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.516    
    SLICE_X9Y134         FDCE (Recov_fdce_C_CLR)     -0.405     7.111    graphics_renderer_inst/gpu_py_reg[2]_replica_8
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_4/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.518ns (6.361%)  route 7.626ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.626     5.689    graphics_renderer_inst/reset
    SLICE_X15Y135        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.610     8.097    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y135        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_4/C
                         clock pessimism             -0.505     7.591    
                         clock uncertainty           -0.074     7.517    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.405     7.112    graphics_renderer_inst/gpu_py_reg[2]_replica_4
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_2/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.518ns (6.361%)  route 7.626ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.626     5.689    graphics_renderer_inst/reset
    SLICE_X15Y135        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.610     8.097    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y135        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_2/C
                         clock pessimism             -0.505     7.591    
                         clock uncertainty           -0.074     7.517    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.405     7.112    graphics_renderer_inst/gpu_py_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]_replica_2/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.518ns (6.361%)  route 7.626ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.626     5.689    graphics_renderer_inst/reset
    SLICE_X15Y135        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.610     8.097    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y135        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]_replica_2/C
                         clock pessimism             -0.505     7.591    
                         clock uncertainty           -0.074     7.517    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.405     7.112    graphics_renderer_inst/gpu_py_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_2/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 0.518ns (6.371%)  route 7.612ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.612     5.676    graphics_renderer_inst/reset
    SLICE_X22Y133        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.606     8.093    graphics_renderer_inst/CLK_100MHZ
    SLICE_X22Y133        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_2/C
                         clock pessimism             -0.505     7.587    
                         clock uncertainty           -0.074     7.513    
    SLICE_X22Y133        FDCE (Recov_fdce_C_CLR)     -0.405     7.108    graphics_renderer_inst/gpu_py_reg[2]_replica_2
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]_replica_24/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.518ns (6.389%)  route 7.589ns (93.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 8.079 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.589     5.653    graphics_renderer_inst/reset
    SLICE_X31Y124        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]_replica_24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.592     8.079    graphics_renderer_inst/CLK_100MHZ
    SLICE_X31Y124        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]_replica_24/C
                         clock pessimism             -0.505     7.573    
                         clock uncertainty           -0.074     7.499    
    SLICE_X31Y124        FDCE (Recov_fdce_C_CLR)     -0.405     7.094    graphics_renderer_inst/gpu_py_reg[4]_replica_24
  -------------------------------------------------------------------
                         required time                          7.094    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 0.518ns (6.410%)  route 7.564ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 8.095 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.564     5.627    graphics_renderer_inst/reset
    SLICE_X15Y133        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.608     8.095    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y133        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_12/C
                         clock pessimism             -0.505     7.589    
                         clock uncertainty           -0.074     7.515    
    SLICE_X15Y133        FDCE (Recov_fdce_C_CLR)     -0.405     7.110    graphics_renderer_inst/gpu_py_reg[3]_replica_12
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_7/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 0.518ns (6.348%)  route 7.641ns (93.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.641     5.705    graphics_renderer_inst/reset
    SLICE_X8Y134         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X8Y134         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_7/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.516    
    SLICE_X8Y134         FDCE (Recov_fdce_C_CLR)     -0.319     7.197    graphics_renderer_inst/gpu_py_reg[3]_replica_7
  -------------------------------------------------------------------
                         required time                          7.197    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    game_logic_inst/cnt_ball_movement_x/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    game_logic_inst/cnt_ball_movement_x/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    game_logic_inst/cnt_ball_movement_x/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[12]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[12]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.074    -0.228    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.320    game_logic_inst/cnt_ball_movement_x/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[13]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[13]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.074    -0.228    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.320    game_logic_inst/cnt_ball_movement_x/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[14]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[14]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.074    -0.228    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.320    game_logic_inst/cnt_ball_movement_x/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[15]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[15]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.074    -0.228    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.320    game_logic_inst/cnt_ball_movement_x/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.075%)  route 0.332ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.332    -0.072    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.075%)  route 0.332ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.332    -0.072    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        1.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_19/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 0.518ns (6.159%)  route 7.892ns (93.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 8.092 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.892     5.955    graphics_renderer_inst/reset
    SLICE_X22Y132        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.605     8.092    graphics_renderer_inst/CLK_100MHZ
    SLICE_X22Y132        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_19/C
                         clock pessimism             -0.505     7.586    
                         clock uncertainty           -0.074     7.512    
    SLICE_X22Y132        FDCE (Recov_fdce_C_CLR)     -0.405     7.107    graphics_renderer_inst/gpu_py_reg[1]_replica_19
  -------------------------------------------------------------------
                         required time                          7.107    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_14/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 0.518ns (6.195%)  route 7.843ns (93.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.843     5.907    graphics_renderer_inst/reset
    SLICE_X15Y132        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.607     8.094    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y132        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_14/C
                         clock pessimism             -0.505     7.588    
                         clock uncertainty           -0.074     7.514    
    SLICE_X15Y132        FDCE (Recov_fdce_C_CLR)     -0.405     7.109    graphics_renderer_inst/gpu_py_reg[2]_replica_14
  -------------------------------------------------------------------
                         required time                          7.109    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_8/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 0.518ns (6.348%)  route 7.641ns (93.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.641     5.705    graphics_renderer_inst/reset
    SLICE_X9Y134         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X9Y134         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_8/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.516    
    SLICE_X9Y134         FDCE (Recov_fdce_C_CLR)     -0.405     7.111    graphics_renderer_inst/gpu_py_reg[2]_replica_8
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_4/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.518ns (6.361%)  route 7.626ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.626     5.689    graphics_renderer_inst/reset
    SLICE_X15Y135        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.610     8.097    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y135        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_4/C
                         clock pessimism             -0.505     7.591    
                         clock uncertainty           -0.074     7.517    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.405     7.112    graphics_renderer_inst/gpu_py_reg[2]_replica_4
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_2/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.518ns (6.361%)  route 7.626ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.626     5.689    graphics_renderer_inst/reset
    SLICE_X15Y135        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.610     8.097    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y135        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_2/C
                         clock pessimism             -0.505     7.591    
                         clock uncertainty           -0.074     7.517    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.405     7.112    graphics_renderer_inst/gpu_py_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]_replica_2/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.518ns (6.361%)  route 7.626ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.626     5.689    graphics_renderer_inst/reset
    SLICE_X15Y135        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.610     8.097    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y135        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]_replica_2/C
                         clock pessimism             -0.505     7.591    
                         clock uncertainty           -0.074     7.517    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.405     7.112    graphics_renderer_inst/gpu_py_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_2/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 0.518ns (6.371%)  route 7.612ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.612     5.676    graphics_renderer_inst/reset
    SLICE_X22Y133        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.606     8.093    graphics_renderer_inst/CLK_100MHZ
    SLICE_X22Y133        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_2/C
                         clock pessimism             -0.505     7.587    
                         clock uncertainty           -0.074     7.513    
    SLICE_X22Y133        FDCE (Recov_fdce_C_CLR)     -0.405     7.108    graphics_renderer_inst/gpu_py_reg[2]_replica_2
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.441ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]_replica_24/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.518ns (6.389%)  route 7.589ns (93.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 8.079 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.589     5.653    graphics_renderer_inst/reset
    SLICE_X31Y124        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]_replica_24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.592     8.079    graphics_renderer_inst/CLK_100MHZ
    SLICE_X31Y124        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]_replica_24/C
                         clock pessimism             -0.505     7.573    
                         clock uncertainty           -0.074     7.499    
    SLICE_X31Y124        FDCE (Recov_fdce_C_CLR)     -0.405     7.094    graphics_renderer_inst/gpu_py_reg[4]_replica_24
  -------------------------------------------------------------------
                         required time                          7.094    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 0.518ns (6.410%)  route 7.564ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 8.095 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.564     5.627    graphics_renderer_inst/reset
    SLICE_X15Y133        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.608     8.095    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y133        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_12/C
                         clock pessimism             -0.505     7.589    
                         clock uncertainty           -0.074     7.515    
    SLICE_X15Y133        FDCE (Recov_fdce_C_CLR)     -0.405     7.110    graphics_renderer_inst/gpu_py_reg[3]_replica_12
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_7/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 0.518ns (6.348%)  route 7.641ns (93.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.641     5.705    graphics_renderer_inst/reset
    SLICE_X8Y134         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X8Y134         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_7/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.516    
    SLICE_X8Y134         FDCE (Recov_fdce_C_CLR)     -0.319     7.197    graphics_renderer_inst/gpu_py_reg[3]_replica_7
  -------------------------------------------------------------------
                         required time                          7.197    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    game_logic_inst/cnt_ball_movement_x/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    game_logic_inst/cnt_ball_movement_x/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    game_logic_inst/cnt_ball_movement_x/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[12]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[12]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.074    -0.228    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.320    game_logic_inst/cnt_ball_movement_x/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[13]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[13]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.074    -0.228    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.320    game_logic_inst/cnt_ball_movement_x/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[14]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[14]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.074    -0.228    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.320    game_logic_inst/cnt_ball_movement_x/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[15]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[15]/C
                         clock pessimism              0.034    -0.302    
                         clock uncertainty            0.074    -0.228    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.320    game_logic_inst/cnt_ball_movement_x/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.075%)  route 0.332ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.332    -0.072    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.075%)  route 0.332ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.332    -0.072    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism              0.034    -0.303    
                         clock uncertainty            0.074    -0.229    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.321    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_100MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[1]_replica_19/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 0.518ns (6.159%)  route 7.892ns (93.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 8.092 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.892     5.955    graphics_renderer_inst/reset
    SLICE_X22Y132        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[1]_replica_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.605     8.092    graphics_renderer_inst/CLK_100MHZ
    SLICE_X22Y132        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[1]_replica_19/C
                         clock pessimism             -0.505     7.586    
                         clock uncertainty           -0.074     7.513    
    SLICE_X22Y132        FDCE (Recov_fdce_C_CLR)     -0.405     7.108    graphics_renderer_inst/gpu_py_reg[1]_replica_19
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.203ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_14/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 0.518ns (6.195%)  route 7.843ns (93.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 8.094 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.843     5.907    graphics_renderer_inst/reset
    SLICE_X15Y132        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.607     8.094    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y132        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_14/C
                         clock pessimism             -0.505     7.588    
                         clock uncertainty           -0.074     7.515    
    SLICE_X15Y132        FDCE (Recov_fdce_C_CLR)     -0.405     7.110    graphics_renderer_inst/gpu_py_reg[2]_replica_14
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_8/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 0.518ns (6.348%)  route 7.641ns (93.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.641     5.705    graphics_renderer_inst/reset
    SLICE_X9Y134         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X9Y134         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_8/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.517    
    SLICE_X9Y134         FDCE (Recov_fdce_C_CLR)     -0.405     7.112    graphics_renderer_inst/gpu_py_reg[2]_replica_8
  -------------------------------------------------------------------
                         required time                          7.112    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_4/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.518ns (6.361%)  route 7.626ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.626     5.689    graphics_renderer_inst/reset
    SLICE_X15Y135        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.610     8.097    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y135        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_4/C
                         clock pessimism             -0.505     7.591    
                         clock uncertainty           -0.074     7.518    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.405     7.113    graphics_renderer_inst/gpu_py_reg[2]_replica_4
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_2/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.518ns (6.361%)  route 7.626ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.626     5.689    graphics_renderer_inst/reset
    SLICE_X15Y135        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.610     8.097    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y135        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_2/C
                         clock pessimism             -0.505     7.591    
                         clock uncertainty           -0.074     7.518    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.405     7.113    graphics_renderer_inst/gpu_py_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]_replica_2/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 0.518ns (6.361%)  route 7.626ns (93.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.626     5.689    graphics_renderer_inst/reset
    SLICE_X15Y135        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.610     8.097    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y135        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]_replica_2/C
                         clock pessimism             -0.505     7.591    
                         clock uncertainty           -0.074     7.518    
    SLICE_X15Y135        FDCE (Recov_fdce_C_CLR)     -0.405     7.113    graphics_renderer_inst/gpu_py_reg[4]_replica_2
  -------------------------------------------------------------------
                         required time                          7.113    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[2]_replica_2/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.130ns  (logic 0.518ns (6.371%)  route 7.612ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 8.093 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.612     5.676    graphics_renderer_inst/reset
    SLICE_X22Y133        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[2]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.606     8.093    graphics_renderer_inst/CLK_100MHZ
    SLICE_X22Y133        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[2]_replica_2/C
                         clock pessimism             -0.505     7.587    
                         clock uncertainty           -0.074     7.514    
    SLICE_X22Y133        FDCE (Recov_fdce_C_CLR)     -0.405     7.109    graphics_renderer_inst/gpu_py_reg[2]_replica_2
  -------------------------------------------------------------------
                         required time                          7.109    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[4]_replica_24/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.107ns  (logic 0.518ns (6.389%)  route 7.589ns (93.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.921ns = ( 8.079 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.589     5.653    graphics_renderer_inst/reset
    SLICE_X31Y124        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[4]_replica_24/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.592     8.079    graphics_renderer_inst/CLK_100MHZ
    SLICE_X31Y124        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[4]_replica_24/C
                         clock pessimism             -0.505     7.573    
                         clock uncertainty           -0.074     7.500    
    SLICE_X31Y124        FDCE (Recov_fdce_C_CLR)     -0.405     7.095    graphics_renderer_inst/gpu_py_reg[4]_replica_24
  -------------------------------------------------------------------
                         required time                          7.095    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.484ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 0.518ns (6.410%)  route 7.564ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns = ( 8.095 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.564     5.627    graphics_renderer_inst/reset
    SLICE_X15Y133        FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.608     8.095    graphics_renderer_inst/CLK_100MHZ
    SLICE_X15Y133        FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_12/C
                         clock pessimism             -0.505     7.589    
                         clock uncertainty           -0.074     7.516    
    SLICE_X15Y133        FDCE (Recov_fdce_C_CLR)     -0.405     7.111    graphics_renderer_inst/gpu_py_reg[3]_replica_12
  -------------------------------------------------------------------
                         required time                          7.111    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                  1.484    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_renderer_inst/gpu_py_reg[3]_replica_7/CLR
                            (recovery check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100MHZ_CW_1 rise@10.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 0.518ns (6.348%)  route 7.641ns (93.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.455ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         7.641     5.705    graphics_renderer_inst/reset
    SLICE_X8Y134         FDCE                                         f  graphics_renderer_inst/gpu_py_reg[3]_replica_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.609     8.096    graphics_renderer_inst/CLK_100MHZ
    SLICE_X8Y134         FDCE                                         r  graphics_renderer_inst/gpu_py_reg[3]_replica_7/C
                         clock pessimism             -0.505     7.590    
                         clock uncertainty           -0.074     7.517    
    SLICE_X8Y134         FDCE (Recov_fdce_C_CLR)     -0.319     7.198    graphics_renderer_inst/gpu_py_reg[3]_replica_7
  -------------------------------------------------------------------
                         required time                          7.198    
                         arrival time                          -5.705    
  -------------------------------------------------------------------
                         slack                                  1.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[4]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    game_logic_inst/cnt_ball_movement_x/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[5]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    game_logic_inst/cnt_ball_movement_x/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[6]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    game_logic_inst/cnt_ball_movement_x/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.151%)  route 0.277ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.277    -0.126    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y41         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y41         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[7]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X32Y41         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    game_logic_inst/cnt_ball_movement_x/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[12]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[12]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    game_logic_inst/cnt_ball_movement_x/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[13]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[13]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    game_logic_inst/cnt_ball_movement_x/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[14]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[14]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    game_logic_inst/cnt_ball_movement_x/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[15]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.164ns (33.364%)  route 0.328ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.328    -0.076    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y43         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y43         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[15]/C
                         clock pessimism              0.034    -0.302    
    SLICE_X32Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.394    game_logic_inst/cnt_ball_movement_x/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.075%)  route 0.332ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.332    -0.072    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[0]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    game_logic_inst/cnt_ball_movement_x/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
                            (removal check against rising-edge clock CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.075%)  route 0.332ns (66.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.332    -0.072    game_logic_inst/cnt_ball_movement_x/reset
    SLICE_X32Y40         FDCE                                         f  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    game_logic_inst/cnt_ball_movement_x/CLK_100MHZ
    SLICE_X32Y40         FDCE                                         r  game_logic_inst/cnt_ball_movement_x/counter_reg[1]/C
                         clock pessimism              0.034    -0.303    
    SLICE_X32Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.395    game_logic_inst/cnt_ball_movement_x/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        7.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.890%)  route 1.745ns (77.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.745    29.808    main_vga_sync/reset
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X56Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.890%)  route 1.745ns (77.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.745    29.808    main_vga_sync/reset
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X56Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.890%)  route 1.745ns (77.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.745    29.808    main_vga_sync/reset
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X56Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.381%)  route 1.607ns (75.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.607    29.670    main_vga_sync/reset
    SLICE_X56Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X56Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.670    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.381%)  route 1.607ns (75.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.607    29.670    main_vga_sync/reset
    SLICE_X56Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X56Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.670    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.108ns  (logic 0.518ns (24.568%)  route 1.590ns (75.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.590    29.654    main_vga_sync/reset
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.654    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.108ns  (logic 0.518ns (24.568%)  route 1.590ns (75.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.590    29.654    main_vga_sync/reset
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.654    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        1.970ns  (logic 0.518ns (26.294%)  route 1.452ns (73.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.452    29.515    main_vga_sync/reset
    SLICE_X55Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X55Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.725    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.725    
                         arrival time                         -29.515    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.764%)  route 1.417ns (73.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 37.933 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.417    29.481    main_vga_sync/reset
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.446    37.933    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.343    
                         clock uncertainty           -0.215    37.129    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.724    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                         -29.481    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.764%)  route 1.417ns (73.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 37.933 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.417    29.481    main_vga_sync/reset
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.446    37.933    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.343    
                         clock uncertainty           -0.215    37.129    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.724    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                         -29.481    
  -------------------------------------------------------------------
                         slack                                  7.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.102    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.102    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.102    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X55Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.128    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_25MHZ_CW

Setup :            0  Failing Endpoints,  Worst Slack        7.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.890%)  route 1.745ns (77.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.745    29.808    main_vga_sync/reset
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X56Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.890%)  route 1.745ns (77.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.745    29.808    main_vga_sync/reset
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X56Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.890%)  route 1.745ns (77.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.745    29.808    main_vga_sync/reset
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X56Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.381%)  route 1.607ns (75.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.607    29.670    main_vga_sync/reset
    SLICE_X56Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X56Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.670    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.381%)  route 1.607ns (75.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.607    29.670    main_vga_sync/reset
    SLICE_X56Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X56Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.670    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.108ns  (logic 0.518ns (24.568%)  route 1.590ns (75.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.590    29.654    main_vga_sync/reset
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.654    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.158ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.108ns  (logic 0.518ns (24.568%)  route 1.590ns (75.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.590    29.654    main_vga_sync/reset
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.215    37.131    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.319    36.812    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.812    
                         arrival time                         -29.654    
  -------------------------------------------------------------------
                         slack                                  7.158    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        1.970ns  (logic 0.518ns (26.294%)  route 1.452ns (73.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.452    29.515    main_vga_sync/reset
    SLICE_X55Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.215    37.130    
    SLICE_X55Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.725    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.725    
                         arrival time                         -29.515    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.764%)  route 1.417ns (73.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 37.933 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.417    29.481    main_vga_sync/reset
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.446    37.933    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.343    
                         clock uncertainty           -0.215    37.129    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.724    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                         -29.481    
  -------------------------------------------------------------------
                         slack                                  7.243    

Slack (MET) :             7.243ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.764%)  route 1.417ns (73.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 37.933 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.417    29.481    main_vga_sync/reset
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.446    37.933    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.343    
                         clock uncertainty           -0.215    37.129    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.724    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.724    
                         arrival time                         -29.481    
  -------------------------------------------------------------------
                         slack                                  7.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.102    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.102    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.102    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.215    -0.035    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.127    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.103    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.215    -0.036    
    SLICE_X55Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.128    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        7.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.890%)  route 1.745ns (77.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.745    29.808    main_vga_sync/reset
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X56Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.890%)  route 1.745ns (77.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.745    29.808    main_vga_sync/reset
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X56Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.890%)  route 1.745ns (77.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.745    29.808    main_vga_sync/reset
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X56Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.381%)  route 1.607ns (75.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.607    29.670    main_vga_sync/reset
    SLICE_X56Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X56Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.670    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.381%)  route 1.607ns (75.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.607    29.670    main_vga_sync/reset
    SLICE_X56Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X56Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.670    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.108ns  (logic 0.518ns (24.568%)  route 1.590ns (75.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.590    29.654    main_vga_sync/reset
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.654    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        2.108ns  (logic 0.518ns (24.568%)  route 1.590ns (75.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.590    29.654    main_vga_sync/reset
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.654    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        1.970ns  (logic 0.518ns (26.294%)  route 1.452ns (73.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.452    29.515    main_vga_sync/reset
    SLICE_X55Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X55Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.728    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -29.515    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.764%)  route 1.417ns (73.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 37.933 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.417    29.481    main_vga_sync/reset
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.446    37.933    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.343    
                         clock uncertainty           -0.211    37.132    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.727    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                         -29.481    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW rise@30.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.764%)  route 1.417ns (73.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 37.933 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.417    29.481    main_vga_sync/reset
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.446    37.933    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.343    
                         clock uncertainty           -0.211    37.132    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.727    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                         -29.481    
  -------------------------------------------------------------------
                         slack                                  7.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.106    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.106    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.106    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.131    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.131    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.131    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.107    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.107    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.107    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X55Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.132    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_100MHZ_CW_1
  To Clock:  CLK_25MHZ_CW_1

Setup :            0  Failing Endpoints,  Worst Slack        7.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.890%)  route 1.745ns (77.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.745    29.808    main_vga_sync/reset
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X56Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.890%)  route 1.745ns (77.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.745    29.808    main_vga_sync/reset
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X56Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.263ns  (logic 0.518ns (22.890%)  route 1.745ns (77.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.745    29.808    main_vga_sync/reset
    SLICE_X56Y36         FDCE                                         f  main_vga_sync/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y36         FDCE                                         r  main_vga_sync/h_count_reg_reg[9]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X56Y36         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.808    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.381%)  route 1.607ns (75.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.607    29.670    main_vga_sync/reset
    SLICE_X56Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X56Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.670    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.145ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.125ns  (logic 0.518ns (24.381%)  route 1.607ns (75.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.607    29.670    main_vga_sync/reset
    SLICE_X56Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X56Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X56Y35         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.670    
  -------------------------------------------------------------------
                         slack                                  7.145    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.108ns  (logic 0.518ns (24.568%)  route 1.590ns (75.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.590    29.654    main_vga_sync/reset
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.654    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        2.108ns  (logic 0.518ns (24.568%)  route 1.590ns (75.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 37.935 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.590    29.654    main_vga_sync/reset
    SLICE_X54Y37         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.448    37.935    main_vga_sync/CLK_25MHZ
    SLICE_X54Y37         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism             -0.590    37.345    
                         clock uncertainty           -0.211    37.134    
    SLICE_X54Y37         FDCE (Recov_fdce_C_CLR)     -0.319    36.815    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.815    
                         arrival time                         -29.654    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        1.970ns  (logic 0.518ns (26.294%)  route 1.452ns (73.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 37.934 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.452    29.515    main_vga_sync/reset
    SLICE_X55Y36         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.447    37.934    main_vga_sync/CLK_25MHZ
    SLICE_X55Y36         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism             -0.590    37.344    
                         clock uncertainty           -0.211    37.133    
    SLICE_X55Y36         FDCE (Recov_fdce_C_CLR)     -0.405    36.728    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -29.515    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.764%)  route 1.417ns (73.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 37.933 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.417    29.481    main_vga_sync/reset
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.446    37.933    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism             -0.590    37.343    
                         clock uncertainty           -0.211    37.132    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.727    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                         -29.481    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_25MHZ_CW_1 rise@40.000ns - CLK_100MHZ_CW_1 rise@30.000ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.764%)  route 1.417ns (73.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 37.933 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.455ns = ( 27.545 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    24.230 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    25.885    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    27.545    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    28.063 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         1.417    29.481    main_vga_sync/reset
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -7.750    34.819 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.576    36.396    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.446    37.933    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.590    37.343    
                         clock uncertainty           -0.211    37.132    
    SLICE_X55Y34         FDCE (Recov_fdce_C_CLR)     -0.405    36.727    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.727    
                         arrival time                         -29.481    
  -------------------------------------------------------------------
                         slack                                  7.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.106    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.106    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X54Y35         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X54Y35         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X54Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.106    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.131    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.131    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.164ns (21.799%)  route 0.588ns (78.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.588     0.185    main_vga_sync/reset
    SLICE_X55Y35         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.832    -0.337    main_vga_sync/CLK_25MHZ
    SLICE_X55Y35         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.087    -0.250    
                         clock uncertainty            0.211    -0.039    
    SLICE_X55Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.131    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.107    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.107    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/vsync_reg_reg/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X54Y34         FDCE                                         f  main_vga_sync/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X54Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.107    main_vga_sync/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.107    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25MHZ_CW_1 rise@0.000ns - CLK_100MHZ_CW_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.854%)  route 0.622ns (79.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.562    -0.567    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.403 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         0.622     0.219    main_vga_sync/reset
    SLICE_X55Y34         FDCE                                         f  main_vga_sync/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.831    -0.338    main_vga_sync/CLK_25MHZ
    SLICE_X55Y34         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.211    -0.040    
    SLICE_X55Y34         FDCE (Remov_fdce_C_CLR)     -0.092    -0.132    main_vga_sync/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.351    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 1.386ns (19.122%)  route 5.862ns (80.878%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[1]/C
    SLICE_X52Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/pad1_py_reg[1]/Q
                         net (fo=12, routed)          1.346     1.864    game_logic_inst/pad1_py_reg_n_0_[1]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.124     1.988 r  game_logic_inst/ball_px[9]_i_80/O
                         net (fo=1, routed)           0.680     2.668    game_logic_inst/ball_px[9]_i_80_n_0
    SLICE_X52Y59         LUT5 (Prop_lut5_I4_O)        0.124     2.792 f  game_logic_inst/ball_px[9]_i_66/O
                         net (fo=1, routed)           0.731     3.523    game_logic_inst/ball_px[9]_i_66_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.647 f  game_logic_inst/ball_px[9]_i_39/O
                         net (fo=1, routed)           0.810     4.457    game_logic_inst/ball_px[9]_i_39_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I1_O)        0.124     4.581 f  game_logic_inst/ball_px[9]_i_21/O
                         net (fo=1, routed)           0.433     5.014    game_logic_inst/ball_px[9]_i_21_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.138 r  game_logic_inst/ball_px[9]_i_9/O
                         net (fo=1, routed)           0.667     5.805    game_logic_inst/ball_px[9]_i_9_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.929 r  game_logic_inst/ball_px[9]_i_3/O
                         net (fo=10, routed)          1.196     7.124    game_logic_inst/ball_px[9]_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.248 r  game_logic_inst/ball_px[9]_i_1/O
                         net (fo=1, routed)           0.000     7.248    game_logic_inst/ball_px[9]_i_1_n_0
    SLICE_X43Y59         FDCE                                         r  game_logic_inst/ball_px_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.125ns  (logic 1.386ns (19.453%)  route 5.739ns (80.547%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[1]/C
    SLICE_X52Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/pad1_py_reg[1]/Q
                         net (fo=12, routed)          1.346     1.864    game_logic_inst/pad1_py_reg_n_0_[1]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.124     1.988 r  game_logic_inst/ball_px[9]_i_80/O
                         net (fo=1, routed)           0.680     2.668    game_logic_inst/ball_px[9]_i_80_n_0
    SLICE_X52Y59         LUT5 (Prop_lut5_I4_O)        0.124     2.792 f  game_logic_inst/ball_px[9]_i_66/O
                         net (fo=1, routed)           0.731     3.523    game_logic_inst/ball_px[9]_i_66_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.647 f  game_logic_inst/ball_px[9]_i_39/O
                         net (fo=1, routed)           0.810     4.457    game_logic_inst/ball_px[9]_i_39_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I1_O)        0.124     4.581 f  game_logic_inst/ball_px[9]_i_21/O
                         net (fo=1, routed)           0.433     5.014    game_logic_inst/ball_px[9]_i_21_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.138 r  game_logic_inst/ball_px[9]_i_9/O
                         net (fo=1, routed)           0.667     5.805    game_logic_inst/ball_px[9]_i_9_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.929 r  game_logic_inst/ball_px[9]_i_3/O
                         net (fo=10, routed)          1.072     7.001    game_logic_inst/ball_px[9]_i_3_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.125 r  game_logic_inst/ball_px[3]_i_1/O
                         net (fo=1, routed)           0.000     7.125    game_logic_inst/ball_px[3]_i_1_n_0
    SLICE_X44Y59         FDPE                                         r  game_logic_inst/ball_px_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 1.386ns (19.495%)  route 5.723ns (80.505%))
  Logic Levels:           8  (FDCE=1 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[1]/C
    SLICE_X52Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/pad1_py_reg[1]/Q
                         net (fo=12, routed)          1.346     1.864    game_logic_inst/pad1_py_reg_n_0_[1]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.124     1.988 r  game_logic_inst/ball_px[9]_i_80/O
                         net (fo=1, routed)           0.680     2.668    game_logic_inst/ball_px[9]_i_80_n_0
    SLICE_X52Y59         LUT5 (Prop_lut5_I4_O)        0.124     2.792 f  game_logic_inst/ball_px[9]_i_66/O
                         net (fo=1, routed)           0.731     3.523    game_logic_inst/ball_px[9]_i_66_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.647 f  game_logic_inst/ball_px[9]_i_39/O
                         net (fo=1, routed)           0.810     4.457    game_logic_inst/ball_px[9]_i_39_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I1_O)        0.124     4.581 f  game_logic_inst/ball_px[9]_i_21/O
                         net (fo=1, routed)           0.433     5.014    game_logic_inst/ball_px[9]_i_21_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.138 r  game_logic_inst/ball_px[9]_i_9/O
                         net (fo=1, routed)           0.667     5.805    game_logic_inst/ball_px[9]_i_9_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.929 r  game_logic_inst/ball_px[9]_i_3/O
                         net (fo=10, routed)          1.057     6.985    game_logic_inst/ball_px[9]_i_3_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I0_O)        0.124     7.109 r  game_logic_inst/ball_px[1]_i_1/O
                         net (fo=1, routed)           0.000     7.109    game_logic_inst/ball_px[1]_i_1_n_0
    SLICE_X43Y61         FDCE                                         r  game_logic_inst/ball_px_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.094ns  (logic 1.386ns (19.539%)  route 5.708ns (80.461%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[1]/C
    SLICE_X52Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/pad1_py_reg[1]/Q
                         net (fo=12, routed)          1.346     1.864    game_logic_inst/pad1_py_reg_n_0_[1]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.124     1.988 r  game_logic_inst/ball_px[9]_i_80/O
                         net (fo=1, routed)           0.680     2.668    game_logic_inst/ball_px[9]_i_80_n_0
    SLICE_X52Y59         LUT5 (Prop_lut5_I4_O)        0.124     2.792 f  game_logic_inst/ball_px[9]_i_66/O
                         net (fo=1, routed)           0.731     3.523    game_logic_inst/ball_px[9]_i_66_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.647 f  game_logic_inst/ball_px[9]_i_39/O
                         net (fo=1, routed)           0.810     4.457    game_logic_inst/ball_px[9]_i_39_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I1_O)        0.124     4.581 f  game_logic_inst/ball_px[9]_i_21/O
                         net (fo=1, routed)           0.433     5.014    game_logic_inst/ball_px[9]_i_21_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.138 r  game_logic_inst/ball_px[9]_i_9/O
                         net (fo=1, routed)           0.667     5.805    game_logic_inst/ball_px[9]_i_9_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.929 r  game_logic_inst/ball_px[9]_i_3/O
                         net (fo=10, routed)          1.041     6.970    game_logic_inst/ball_px[9]_i_3_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.094 r  game_logic_inst/ball_px[8]_i_1/O
                         net (fo=1, routed)           0.000     7.094    game_logic_inst/ball_px[8]_i_1_n_0
    SLICE_X44Y59         FDPE                                         r  game_logic_inst/ball_px_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 4.381ns (61.939%)  route 2.692ns (38.060%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  main_display/q_reg[0]/Q
                         net (fo=6, routed)           0.827     1.345    main_display/q_reg_n_0_[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.153     1.498 r  main_display/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.363    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     7.073 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.073    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.048ns  (logic 1.386ns (19.666%)  route 5.662ns (80.334%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[1]/C
    SLICE_X52Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/pad1_py_reg[1]/Q
                         net (fo=12, routed)          1.346     1.864    game_logic_inst/pad1_py_reg_n_0_[1]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.124     1.988 r  game_logic_inst/ball_px[9]_i_80/O
                         net (fo=1, routed)           0.680     2.668    game_logic_inst/ball_px[9]_i_80_n_0
    SLICE_X52Y59         LUT5 (Prop_lut5_I4_O)        0.124     2.792 f  game_logic_inst/ball_px[9]_i_66/O
                         net (fo=1, routed)           0.731     3.523    game_logic_inst/ball_px[9]_i_66_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.647 f  game_logic_inst/ball_px[9]_i_39/O
                         net (fo=1, routed)           0.810     4.457    game_logic_inst/ball_px[9]_i_39_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I1_O)        0.124     4.581 f  game_logic_inst/ball_px[9]_i_21/O
                         net (fo=1, routed)           0.433     5.014    game_logic_inst/ball_px[9]_i_21_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.138 r  game_logic_inst/ball_px[9]_i_9/O
                         net (fo=1, routed)           0.667     5.805    game_logic_inst/ball_px[9]_i_9_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.929 r  game_logic_inst/ball_px[9]_i_3/O
                         net (fo=10, routed)          0.995     6.924    game_logic_inst/ball_px[9]_i_3_n_0
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.124     7.048 r  game_logic_inst/ball_px[4]_i_1/O
                         net (fo=1, routed)           0.000     7.048    game_logic_inst/ball_px[4]_i_1_n_0
    SLICE_X43Y59         FDPE                                         r  game_logic_inst/ball_px_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.048ns  (logic 1.386ns (19.666%)  route 5.662ns (80.334%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[1]/C
    SLICE_X52Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/pad1_py_reg[1]/Q
                         net (fo=12, routed)          1.346     1.864    game_logic_inst/pad1_py_reg_n_0_[1]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.124     1.988 r  game_logic_inst/ball_px[9]_i_80/O
                         net (fo=1, routed)           0.680     2.668    game_logic_inst/ball_px[9]_i_80_n_0
    SLICE_X52Y59         LUT5 (Prop_lut5_I4_O)        0.124     2.792 f  game_logic_inst/ball_px[9]_i_66/O
                         net (fo=1, routed)           0.731     3.523    game_logic_inst/ball_px[9]_i_66_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.647 f  game_logic_inst/ball_px[9]_i_39/O
                         net (fo=1, routed)           0.810     4.457    game_logic_inst/ball_px[9]_i_39_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I1_O)        0.124     4.581 f  game_logic_inst/ball_px[9]_i_21/O
                         net (fo=1, routed)           0.433     5.014    game_logic_inst/ball_px[9]_i_21_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.138 r  game_logic_inst/ball_px[9]_i_9/O
                         net (fo=1, routed)           0.667     5.805    game_logic_inst/ball_px[9]_i_9_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.929 r  game_logic_inst/ball_px[9]_i_3/O
                         net (fo=10, routed)          0.995     6.924    game_logic_inst/ball_px[9]_i_3_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.048 r  game_logic_inst/ball_px[5]_i_1/O
                         net (fo=1, routed)           0.000     7.048    game_logic_inst/ball_px[5]_i_1_n_0
    SLICE_X43Y59         FDPE                                         r  game_logic_inst/ball_px_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_display/q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.931ns  (logic 4.416ns (63.714%)  route 2.515ns (36.286%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  main_display/q_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  main_display/q_reg[0]/Q
                         net (fo=6, routed)           0.841     1.359    main_display/q_reg_n_0_[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.157     1.516 r  main_display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.190    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.741     6.931 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.931    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_dx_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.897ns  (logic 1.386ns (20.094%)  route 5.511ns (79.906%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[1]/C
    SLICE_X52Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/pad1_py_reg[1]/Q
                         net (fo=12, routed)          1.346     1.864    game_logic_inst/pad1_py_reg_n_0_[1]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.124     1.988 r  game_logic_inst/ball_px[9]_i_80/O
                         net (fo=1, routed)           0.680     2.668    game_logic_inst/ball_px[9]_i_80_n_0
    SLICE_X52Y59         LUT5 (Prop_lut5_I4_O)        0.124     2.792 f  game_logic_inst/ball_px[9]_i_66/O
                         net (fo=1, routed)           0.731     3.523    game_logic_inst/ball_px[9]_i_66_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.647 f  game_logic_inst/ball_px[9]_i_39/O
                         net (fo=1, routed)           0.810     4.457    game_logic_inst/ball_px[9]_i_39_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I1_O)        0.124     4.581 f  game_logic_inst/ball_px[9]_i_21/O
                         net (fo=1, routed)           0.433     5.014    game_logic_inst/ball_px[9]_i_21_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.138 r  game_logic_inst/ball_px[9]_i_9/O
                         net (fo=1, routed)           0.667     5.805    game_logic_inst/ball_px[9]_i_9_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.929 r  game_logic_inst/ball_px[9]_i_3/O
                         net (fo=10, routed)          0.845     6.773    game_logic_inst/ball_px[9]_i_3_n_0
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.897 r  game_logic_inst/ball_dx_i_1/O
                         net (fo=1, routed)           0.000     6.897    game_logic_inst/ball_dx_i_1_n_0
    SLICE_X43Y61         FDCE                                         r  game_logic_inst/ball_dx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_logic_inst/pad1_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            game_logic_inst/ball_px_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.869ns  (logic 1.386ns (20.179%)  route 5.483ns (79.821%))
  Logic Levels:           8  (FDCE=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE                         0.000     0.000 r  game_logic_inst/pad1_py_reg[1]/C
    SLICE_X52Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/pad1_py_reg[1]/Q
                         net (fo=12, routed)          1.346     1.864    game_logic_inst/pad1_py_reg_n_0_[1]
    SLICE_X52Y59         LUT6 (Prop_lut6_I3_O)        0.124     1.988 r  game_logic_inst/ball_px[9]_i_80/O
                         net (fo=1, routed)           0.680     2.668    game_logic_inst/ball_px[9]_i_80_n_0
    SLICE_X52Y59         LUT5 (Prop_lut5_I4_O)        0.124     2.792 f  game_logic_inst/ball_px[9]_i_66/O
                         net (fo=1, routed)           0.731     3.523    game_logic_inst/ball_px[9]_i_66_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I0_O)        0.124     3.647 f  game_logic_inst/ball_px[9]_i_39/O
                         net (fo=1, routed)           0.810     4.457    game_logic_inst/ball_px[9]_i_39_n_0
    SLICE_X52Y61         LUT4 (Prop_lut4_I1_O)        0.124     4.581 f  game_logic_inst/ball_px[9]_i_21/O
                         net (fo=1, routed)           0.433     5.014    game_logic_inst/ball_px[9]_i_21_n_0
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.138 r  game_logic_inst/ball_px[9]_i_9/O
                         net (fo=1, routed)           0.667     5.805    game_logic_inst/ball_px[9]_i_9_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     5.929 r  game_logic_inst/ball_px[9]_i_3/O
                         net (fo=10, routed)          0.816     6.745    game_logic_inst/ball_px[9]_i_3_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I3_O)        0.124     6.869 r  game_logic_inst/ball_px[6]_i_1/O
                         net (fo=1, routed)           0.000     6.869    game_logic_inst/ball_px[6]_i_1_n_0
    SLICE_X45Y59         FDCE                                         r  game_logic_inst/ball_px_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.091     0.232    usb_rs232_tx/is_sending
    SLICE_X0Y144         FDRE                                         r  usb_rs232_tx/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.688%)  route 0.091ns (39.312%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.091     0.232    usb_rs232_tx/is_sending
    SLICE_X0Y144         FDRE                                         r  usb_rs232_tx/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/is_sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE                         0.000     0.000 r  usb_rs232_tx/count_reg[7]/C
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  usb_rs232_tx/count_reg[7]/Q
                         net (fo=5, routed)           0.074     0.215    usb_rs232_tx/count_reg[7]
    SLICE_X1Y144         LUT6 (Prop_lut6_I0_O)        0.045     0.260 r  usb_rs232_tx/is_sending_i_1/O
                         net (fo=1, routed)           0.000     0.260    usb_rs232_tx/is_sending_i_1_n_0
    SLICE_X1Y144         FDRE                                         r  usb_rs232_tx/is_sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            en_write_uart_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y144         FDRE                         0.000     0.000 r  usb_rs232_rx/is_received_reg/C
    SLICE_X4Y144         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/is_received_reg/Q
                         net (fo=4, routed)           0.097     0.238    usb_rs232_rx/received
    SLICE_X5Y144         LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  usb_rs232_rx/en_write_uart_i_1/O
                         net (fo=1, routed)           0.000     0.283    usb_rs232_rx_n_2
    SLICE_X5Y144         FDRE                                         r  en_write_uart_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.530%)  route 0.121ns (42.470%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[2]/C
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_rx/dout_reg[2]/Q
                         net (fo=2, routed)           0.121     0.285    dout[2]
    SLICE_X2Y144         FDRE                                         r  uart_data_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.488%)  route 0.121ns (42.512%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[1]/C
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_rx/dout_reg[1]/Q
                         net (fo=2, routed)           0.121     0.285    dout[1]
    SLICE_X2Y144         FDRE                                         r  uart_data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[5]/C
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_rx/dout_reg[5]/Q
                         net (fo=2, routed)           0.123     0.287    dout[5]
    SLICE_X2Y144         FDRE                                         r  uart_data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.094%)  route 0.146ns (50.906%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.146     0.287    usb_rs232_tx/is_sending
    SLICE_X0Y145         FDRE                                         r  usb_rs232_tx/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.094%)  route 0.146ns (50.906%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.146     0.287    usb_rs232_tx/is_sending
    SLICE_X0Y145         FDRE                                         r  usb_rs232_tx/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.094%)  route 0.146ns (50.906%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y144         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X1Y144         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.146     0.287    usb_rs232_tx/is_sending
    SLICE_X0Y145         FDRE                                         r  usb_rs232_tx/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_100MHZ_CW
  To Clock:  

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 1.433ns (22.828%)  route 4.844ns (77.172%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 f  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 f  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 r  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.893     1.831    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I1_O)        0.332     2.163 f  game_logic_inst/pad2_py[6]_i_3/O
                         net (fo=3, routed)           0.580     2.744    game_logic_inst/pad2_py[6]_i_3_n_0
    SLICE_X49Y59         LUT4 (Prop_lut4_I2_O)        0.124     2.868 r  game_logic_inst/pad2_py[8]_i_3/O
                         net (fo=2, routed)           0.817     3.685    game_logic_inst/pad2_py[8]_i_3_n_0
    SLICE_X49Y60         LUT3 (Prop_lut3_I2_O)        0.124     3.809 r  game_logic_inst/pad2_py[7]_i_1/O
                         net (fo=1, routed)           0.000     3.809    game_logic_inst/pad2_py[7]_i_1_n_0
    SLICE_X49Y60         FDPE                                         r  game_logic_inst/pad2_py_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.275ns  (logic 1.433ns (22.835%)  route 4.842ns (77.165%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 f  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 f  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 r  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.893     1.831    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I1_O)        0.332     2.163 f  game_logic_inst/pad2_py[6]_i_3/O
                         net (fo=3, routed)           0.580     2.744    game_logic_inst/pad2_py[6]_i_3_n_0
    SLICE_X49Y59         LUT4 (Prop_lut4_I2_O)        0.124     2.868 r  game_logic_inst/pad2_py[8]_i_3/O
                         net (fo=2, routed)           0.815     3.683    game_logic_inst/pad2_py[8]_i_3_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I1_O)        0.124     3.807 r  game_logic_inst/pad2_py[8]_i_2/O
                         net (fo=1, routed)           0.000     3.807    game_logic_inst/pad2_py[8]_i_2_n_0
    SLICE_X49Y60         FDCE                                         r  game_logic_inst/pad2_py_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.084ns  (logic 1.309ns (25.750%)  route 3.775ns (74.250%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 r  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 r  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 f  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.893     1.831    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I1_O)        0.332     2.163 r  game_logic_inst/pad2_py[6]_i_3/O
                         net (fo=3, routed)           0.327     2.491    game_logic_inst/pad2_py[6]_i_3_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.124     2.615 r  game_logic_inst/pad2_py[5]_i_1/O
                         net (fo=1, routed)           0.000     2.615    game_logic_inst/pad2_py[5]_i_1_n_0
    SLICE_X49Y61         FDCE                                         r  game_logic_inst/pad2_py_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.081ns  (logic 1.309ns (25.765%)  route 3.772ns (74.235%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 r  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 r  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 f  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.893     1.831    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I1_O)        0.332     2.163 r  game_logic_inst/pad2_py[6]_i_3/O
                         net (fo=3, routed)           0.324     2.488    game_logic_inst/pad2_py[6]_i_3_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.612 r  game_logic_inst/pad2_py[6]_i_1/O
                         net (fo=1, routed)           0.000     2.612    game_logic_inst/pad2_py[6]_i_1_n_0
    SLICE_X49Y61         FDPE                                         r  game_logic_inst/pad2_py_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.613ns  (logic 1.185ns (25.687%)  route 3.428ns (74.313%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 f  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 f  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 r  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.874     1.812    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.332     2.144 r  game_logic_inst/pad2_py[4]_i_1/O
                         net (fo=1, routed)           0.000     2.144    game_logic_inst/pad2_py[4]_i_1_n_0
    SLICE_X50Y61         FDCE                                         r  game_logic_inst/pad2_py_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.462ns  (logic 1.185ns (26.557%)  route 3.277ns (73.443%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 f  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 f  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 r  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.723     1.661    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.332     1.993 r  game_logic_inst/pad2_py[3]_i_1/O
                         net (fo=1, routed)           0.000     1.993    game_logic_inst/pad2_py[3]_i_1_n_0
    SLICE_X50Y61         FDPE                                         r  game_logic_inst/pad2_py_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.218ns  (logic 1.185ns (28.093%)  route 3.033ns (71.907%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 f  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 f  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 r  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.479     1.417    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.332     1.749 r  game_logic_inst/pad2_py[1]_i_1/O
                         net (fo=1, routed)           0.000     1.749    game_logic_inst/pad2_py[1]_i_1_n_0
    SLICE_X50Y61         FDCE                                         r  game_logic_inst/pad2_py_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.204ns  (logic 1.185ns (28.186%)  route 3.019ns (71.814%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 f  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 f  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 r  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.465     1.403    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X51Y61         LUT4 (Prop_lut4_I3_O)        0.332     1.735 r  game_logic_inst/pad2_py[2]_i_1/O
                         net (fo=1, routed)           0.000     1.735    game_logic_inst/pad2_py[2]_i_1_n_0
    SLICE_X51Y61         FDPE                                         r  game_logic_inst/pad2_py_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_py_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.180ns  (logic 0.518ns (12.392%)  route 3.662ns (87.608%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         3.662     1.726    game_logic_inst/reset
    SLICE_X48Y58         FDCE                                         f  game_logic_inst/ball_py_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_py_reg[7]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.176ns  (logic 0.518ns (12.405%)  route 3.658ns (87.595%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         3.658     1.721    game_logic_inst/reset
    SLICE_X49Y58         FDPE                                         f  game_logic_inst/ball_py_reg[7]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.217ns  (logic 0.467ns (38.358%)  route 0.750ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 f  ps2_usb_keyboard/key_status_reg[29]/Q
                         net (fo=5, routed)           0.750    -0.963    game_logic_inst/key_states[2]
    SLICE_X52Y62         LUT6 (Prop_lut6_I0_O)        0.100    -0.863 r  game_logic_inst/pad1_py[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.863    game_logic_inst/pad1_py[1]_i_1_n_0
    SLICE_X52Y62         FDCE                                         r  game_logic_inst/pad1_py_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.265ns  (logic 0.467ns (36.921%)  route 0.798ns (63.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 r  ps2_usb_keyboard/key_status_reg[35]/Q
                         net (fo=3, routed)           0.387    -1.326    ps2_usb_keyboard/key_states[3]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.100    -1.226 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.411    -0.816    game_logic_inst/pad1_px_reg[8]_0[0]
    SLICE_X46Y62         FDCE                                         r  game_logic_inst/pad1_px_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.282ns  (logic 0.467ns (36.435%)  route 0.815ns (63.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 r  ps2_usb_keyboard/key_status_reg[35]/Q
                         net (fo=3, routed)           0.387    -1.326    ps2_usb_keyboard/key_states[3]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.100    -1.226 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.427    -0.799    game_logic_inst/pad1_px_reg[8]_0[0]
    SLICE_X44Y62         FDCE                                         r  game_logic_inst/pad1_px_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.282ns  (logic 0.467ns (36.435%)  route 0.815ns (63.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 r  ps2_usb_keyboard/key_status_reg[35]/Q
                         net (fo=3, routed)           0.387    -1.326    ps2_usb_keyboard/key_states[3]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.100    -1.226 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.427    -0.799    game_logic_inst/pad1_px_reg[8]_0[0]
    SLICE_X44Y62         FDCE                                         r  game_logic_inst/pad1_px_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.282ns  (logic 0.467ns (36.435%)  route 0.815ns (63.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 r  ps2_usb_keyboard/key_status_reg[35]/Q
                         net (fo=3, routed)           0.387    -1.326    ps2_usb_keyboard/key_states[3]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.100    -1.226 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.427    -0.799    game_logic_inst/pad1_px_reg[8]_0[0]
    SLICE_X45Y62         FDCE                                         r  game_logic_inst/pad1_px_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_px_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.288ns  (logic 0.518ns (40.210%)  route 0.770ns (59.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432    -2.082    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.418    -1.664 r  ps2_usb_keyboard/key_status_reg[59]/Q
                         net (fo=3, routed)           0.472    -1.192    ps2_usb_keyboard/key_states[4]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.100    -1.092 r  ps2_usb_keyboard/pad2_px[9]_i_1/O
                         net (fo=10, routed)          0.299    -0.794    game_logic_inst/pad2_px_reg[9]_0[0]
    SLICE_X40Y60         FDPE                                         r  game_logic_inst/pad2_px_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.298ns  (logic 0.467ns (35.991%)  route 0.831ns (64.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 r  ps2_usb_keyboard/key_status_reg[29]/Q
                         net (fo=5, routed)           0.513    -1.200    ps2_usb_keyboard/key_states[2]
    SLICE_X52Y62         LUT2 (Prop_lut2_I0_O)        0.100    -1.100 r  ps2_usb_keyboard/pad1_py[8]_i_1/O
                         net (fo=9, routed)           0.317    -0.783    game_logic_inst/pad1_py_reg[8]_0[0]
    SLICE_X52Y62         FDCE                                         r  game_logic_inst/pad1_py_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.298ns  (logic 0.467ns (35.991%)  route 0.831ns (64.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 r  ps2_usb_keyboard/key_status_reg[29]/Q
                         net (fo=5, routed)           0.513    -1.200    ps2_usb_keyboard/key_states[2]
    SLICE_X52Y62         LUT2 (Prop_lut2_I0_O)        0.100    -1.100 r  ps2_usb_keyboard/pad1_py[8]_i_1/O
                         net (fo=9, routed)           0.317    -0.783    game_logic_inst/pad1_py_reg[8]_0[0]
    SLICE_X52Y62         FDPE                                         r  game_logic_inst/pad1_py_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_px_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.422ns  (logic 0.518ns (36.421%)  route 0.904ns (63.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432    -2.082    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.418    -1.664 r  ps2_usb_keyboard/key_status_reg[59]/Q
                         net (fo=3, routed)           0.472    -1.192    ps2_usb_keyboard/key_states[4]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.100    -1.092 r  ps2_usb_keyboard/pad2_px[9]_i_1/O
                         net (fo=10, routed)          0.433    -0.660    game_logic_inst/pad2_px_reg[9]_0[0]
    SLICE_X39Y61         FDPE                                         r  game_logic_inst/pad2_px_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_px_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.422ns  (logic 0.518ns (36.421%)  route 0.904ns (63.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432    -2.082    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.418    -1.664 r  ps2_usb_keyboard/key_status_reg[59]/Q
                         net (fo=3, routed)           0.472    -1.192    ps2_usb_keyboard/key_states[4]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.100    -1.092 r  ps2_usb_keyboard/pad2_px[9]_i_1/O
                         net (fo=10, routed)          0.433    -0.660    game_logic_inst/pad2_px_reg[9]_0[0]
    SLICE_X39Y61         FDPE                                         r  game_logic_inst/pad2_px_reg[6]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_100MHZ_CW_1
  To Clock:  

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 1.433ns (22.828%)  route 4.844ns (77.172%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 f  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 f  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 r  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.893     1.831    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I1_O)        0.332     2.163 f  game_logic_inst/pad2_py[6]_i_3/O
                         net (fo=3, routed)           0.580     2.744    game_logic_inst/pad2_py[6]_i_3_n_0
    SLICE_X49Y59         LUT4 (Prop_lut4_I2_O)        0.124     2.868 r  game_logic_inst/pad2_py[8]_i_3/O
                         net (fo=2, routed)           0.817     3.685    game_logic_inst/pad2_py[8]_i_3_n_0
    SLICE_X49Y60         LUT3 (Prop_lut3_I2_O)        0.124     3.809 r  game_logic_inst/pad2_py[7]_i_1/O
                         net (fo=1, routed)           0.000     3.809    game_logic_inst/pad2_py[7]_i_1_n_0
    SLICE_X49Y60         FDPE                                         r  game_logic_inst/pad2_py_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.275ns  (logic 1.433ns (22.835%)  route 4.842ns (77.165%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 f  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 f  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 r  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.893     1.831    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I1_O)        0.332     2.163 f  game_logic_inst/pad2_py[6]_i_3/O
                         net (fo=3, routed)           0.580     2.744    game_logic_inst/pad2_py[6]_i_3_n_0
    SLICE_X49Y59         LUT4 (Prop_lut4_I2_O)        0.124     2.868 r  game_logic_inst/pad2_py[8]_i_3/O
                         net (fo=2, routed)           0.815     3.683    game_logic_inst/pad2_py[8]_i_3_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I1_O)        0.124     3.807 r  game_logic_inst/pad2_py[8]_i_2/O
                         net (fo=1, routed)           0.000     3.807    game_logic_inst/pad2_py[8]_i_2_n_0
    SLICE_X49Y60         FDCE                                         r  game_logic_inst/pad2_py_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.084ns  (logic 1.309ns (25.750%)  route 3.775ns (74.250%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 r  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 r  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 f  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.893     1.831    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I1_O)        0.332     2.163 r  game_logic_inst/pad2_py[6]_i_3/O
                         net (fo=3, routed)           0.327     2.491    game_logic_inst/pad2_py[6]_i_3_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I2_O)        0.124     2.615 r  game_logic_inst/pad2_py[5]_i_1/O
                         net (fo=1, routed)           0.000     2.615    game_logic_inst/pad2_py[5]_i_1_n_0
    SLICE_X49Y61         FDCE                                         r  game_logic_inst/pad2_py_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.081ns  (logic 1.309ns (25.765%)  route 3.772ns (74.235%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 r  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 r  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 f  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.893     1.831    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I1_O)        0.332     2.163 r  game_logic_inst/pad2_py[6]_i_3/O
                         net (fo=3, routed)           0.324     2.488    game_logic_inst/pad2_py[6]_i_3_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I5_O)        0.124     2.612 r  game_logic_inst/pad2_py[6]_i_1/O
                         net (fo=1, routed)           0.000     2.612    game_logic_inst/pad2_py[6]_i_1_n_0
    SLICE_X49Y61         FDPE                                         r  game_logic_inst/pad2_py_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.613ns  (logic 1.185ns (25.687%)  route 3.428ns (74.313%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 f  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 f  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 r  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.874     1.812    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.332     2.144 r  game_logic_inst/pad2_py[4]_i_1/O
                         net (fo=1, routed)           0.000     2.144    game_logic_inst/pad2_py[4]_i_1_n_0
    SLICE_X50Y61         FDCE                                         r  game_logic_inst/pad2_py_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.462ns  (logic 1.185ns (26.557%)  route 3.277ns (73.443%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 f  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 f  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 r  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.723     1.661    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT5 (Prop_lut5_I0_O)        0.332     1.993 r  game_logic_inst/pad2_py[3]_i_1/O
                         net (fo=1, routed)           0.000     1.993    game_logic_inst/pad2_py[3]_i_1_n_0
    SLICE_X50Y61         FDPE                                         r  game_logic_inst/pad2_py_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.218ns  (logic 1.185ns (28.093%)  route 3.033ns (71.907%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 f  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 f  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 r  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.479     1.417    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I3_O)        0.332     1.749 r  game_logic_inst/pad2_py[1]_i_1/O
                         net (fo=1, routed)           0.000     1.749    game_logic_inst/pad2_py[1]_i_1_n_0
    SLICE_X50Y61         FDCE                                         r  game_logic_inst/pad2_py_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_py_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.204ns  (logic 1.185ns (28.186%)  route 3.019ns (71.814%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.550    -2.469    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.456    -2.013 r  ps2_usb_keyboard/key_status_reg[67]/Q
                         net (fo=4, routed)           1.043    -0.970    ps2_usb_keyboard/key_states[6]
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124    -0.846 f  ps2_usb_keyboard/pad2_py[1]_i_3/O
                         net (fo=1, routed)           0.674    -0.172    game_logic_inst/pad2_py_reg[1]_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.124    -0.048 f  game_logic_inst/pad2_py[1]_i_2/O
                         net (fo=2, routed)           0.837     0.789    game_logic_inst/pad2_py[1]_i_2_n_0
    SLICE_X49Y61         LUT5 (Prop_lut5_I4_O)        0.149     0.938 r  game_logic_inst/pad2_py[4]_i_2/O
                         net (fo=6, routed)           0.465     1.403    game_logic_inst/pad2_py[4]_i_2_n_0
    SLICE_X51Y61         LUT4 (Prop_lut4_I3_O)        0.332     1.735 r  game_logic_inst/pad2_py[2]_i_1/O
                         net (fo=1, routed)           0.000     1.735    game_logic_inst/pad2_py[2]_i_1_n_0
    SLICE_X51Y61         FDPE                                         r  game_logic_inst/pad2_py_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_py_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.180ns  (logic 0.518ns (12.392%)  route 3.662ns (87.608%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         3.662     1.726    game_logic_inst/reset
    SLICE_X48Y58         FDCE                                         f  game_logic_inst/ball_py_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/ball_py_reg[7]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.176ns  (logic 0.518ns (12.405%)  route 3.658ns (87.595%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.564    -2.455    btn_reset/genblk1[0].the_debouncer/CLK_100MHZ
    SLICE_X38Y41         FDRE                                         r  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.937 f  btn_reset/genblk1[0].the_debouncer/btn_out_reg[0]/Q
                         net (fo=263, routed)         3.658     1.721    game_logic_inst/reset
    SLICE_X49Y58         FDPE                                         f  game_logic_inst/ball_py_reg[7]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.217ns  (logic 0.467ns (38.358%)  route 0.750ns (61.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 f  ps2_usb_keyboard/key_status_reg[29]/Q
                         net (fo=5, routed)           0.750    -0.963    game_logic_inst/key_states[2]
    SLICE_X52Y62         LUT6 (Prop_lut6_I0_O)        0.100    -0.863 r  game_logic_inst/pad1_py[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.863    game_logic_inst/pad1_py[1]_i_1_n_0
    SLICE_X52Y62         FDCE                                         r  game_logic_inst/pad1_py_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.265ns  (logic 0.467ns (36.921%)  route 0.798ns (63.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 r  ps2_usb_keyboard/key_status_reg[35]/Q
                         net (fo=3, routed)           0.387    -1.326    ps2_usb_keyboard/key_states[3]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.100    -1.226 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.411    -0.816    game_logic_inst/pad1_px_reg[8]_0[0]
    SLICE_X46Y62         FDCE                                         r  game_logic_inst/pad1_px_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.282ns  (logic 0.467ns (36.435%)  route 0.815ns (63.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 r  ps2_usb_keyboard/key_status_reg[35]/Q
                         net (fo=3, routed)           0.387    -1.326    ps2_usb_keyboard/key_states[3]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.100    -1.226 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.427    -0.799    game_logic_inst/pad1_px_reg[8]_0[0]
    SLICE_X44Y62         FDCE                                         r  game_logic_inst/pad1_px_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.282ns  (logic 0.467ns (36.435%)  route 0.815ns (63.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 r  ps2_usb_keyboard/key_status_reg[35]/Q
                         net (fo=3, routed)           0.387    -1.326    ps2_usb_keyboard/key_states[3]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.100    -1.226 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.427    -0.799    game_logic_inst/pad1_px_reg[8]_0[0]
    SLICE_X44Y62         FDCE                                         r  game_logic_inst/pad1_px_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_px_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.282ns  (logic 0.467ns (36.435%)  route 0.815ns (63.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X44Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 r  ps2_usb_keyboard/key_status_reg[35]/Q
                         net (fo=3, routed)           0.387    -1.326    ps2_usb_keyboard/key_states[3]
    SLICE_X45Y63         LUT2 (Prop_lut2_I1_O)        0.100    -1.226 r  ps2_usb_keyboard/pad1_px[8]_i_1/O
                         net (fo=9, routed)           0.427    -0.799    game_logic_inst/pad1_px_reg[8]_0[0]
    SLICE_X45Y62         FDCE                                         r  game_logic_inst/pad1_px_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_px_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.288ns  (logic 0.518ns (40.210%)  route 0.770ns (59.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432    -2.082    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.418    -1.664 r  ps2_usb_keyboard/key_status_reg[59]/Q
                         net (fo=3, routed)           0.472    -1.192    ps2_usb_keyboard/key_states[4]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.100    -1.092 r  ps2_usb_keyboard/pad2_px[9]_i_1/O
                         net (fo=10, routed)          0.299    -0.794    game_logic_inst/pad2_px_reg[9]_0[0]
    SLICE_X40Y60         FDPE                                         r  game_logic_inst/pad2_px_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.298ns  (logic 0.467ns (35.991%)  route 0.831ns (64.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 r  ps2_usb_keyboard/key_status_reg[29]/Q
                         net (fo=5, routed)           0.513    -1.200    ps2_usb_keyboard/key_states[2]
    SLICE_X52Y62         LUT2 (Prop_lut2_I0_O)        0.100    -1.100 r  ps2_usb_keyboard/pad1_py[8]_i_1/O
                         net (fo=9, routed)           0.317    -0.783    game_logic_inst/pad1_py_reg[8]_0[0]
    SLICE_X52Y62         FDCE                                         r  game_logic_inst/pad1_py_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad1_py_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.298ns  (logic 0.467ns (35.991%)  route 0.831ns (64.009%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.433    -2.081    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X45Y63         FDRE                                         r  ps2_usb_keyboard/key_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDRE (Prop_fdre_C_Q)         0.367    -1.714 r  ps2_usb_keyboard/key_status_reg[29]/Q
                         net (fo=5, routed)           0.513    -1.200    ps2_usb_keyboard/key_states[2]
    SLICE_X52Y62         LUT2 (Prop_lut2_I0_O)        0.100    -1.100 r  ps2_usb_keyboard/pad1_py[8]_i_1/O
                         net (fo=9, routed)           0.317    -0.783    game_logic_inst/pad1_py_reg[8]_0[0]
    SLICE_X52Y62         FDPE                                         r  game_logic_inst/pad1_py_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_px_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.422ns  (logic 0.518ns (36.421%)  route 0.904ns (63.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432    -2.082    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.418    -1.664 r  ps2_usb_keyboard/key_status_reg[59]/Q
                         net (fo=3, routed)           0.472    -1.192    ps2_usb_keyboard/key_states[4]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.100    -1.092 r  ps2_usb_keyboard/pad2_px[9]_i_1/O
                         net (fo=10, routed)          0.433    -0.660    game_logic_inst/pad2_px_reg[9]_0[0]
    SLICE_X39Y61         FDPE                                         r  game_logic_inst/pad2_px_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/key_status_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_logic_inst/pad2_px_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.422ns  (logic 0.518ns (36.421%)  route 0.904ns (63.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.432    -2.082    ps2_usb_keyboard/CLK_100MHZ
    SLICE_X42Y64         FDRE                                         r  ps2_usb_keyboard/key_status_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y64         FDRE (Prop_fdre_C_Q)         0.418    -1.664 r  ps2_usb_keyboard/key_status_reg[59]/Q
                         net (fo=3, routed)           0.472    -1.192    ps2_usb_keyboard/key_states[4]
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.100    -1.092 r  ps2_usb_keyboard/pad2_px[9]_i_1/O
                         net (fo=10, routed)          0.433    -0.660    game_logic_inst/pad2_px_reg[9]_0[0]
    SLICE_X39Y61         FDPE                                         r  game_logic_inst/pad2_px_reg[6]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ_CW
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.324ns  (logic 7.066ns (43.284%)  route 9.259ns (56.716%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.765    -2.254    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.618 r  main_vga_vram_buffer/memory_block_reg_14_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.683    main_vga_vram_buffer/memory_block_reg_14_1_n_1
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.108 r  main_vga_vram_buffer/memory_block_reg_15_1/DOBDO[0]
                         net (fo=1, routed)           3.800     4.908    main_vga_vram_buffer/memory_block_reg_15_1_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.762     6.794    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.918 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.631    10.550    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    14.070 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.070    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.049ns  (logic 7.074ns (44.080%)  route 8.974ns (55.921%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.765    -2.254    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.618 r  main_vga_vram_buffer/memory_block_reg_14_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.683    main_vga_vram_buffer/memory_block_reg_14_1_n_1
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.108 r  main_vga_vram_buffer/memory_block_reg_15_1/DOBDO[0]
                         net (fo=1, routed)           3.800     4.908    main_vga_vram_buffer/memory_block_reg_15_1_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.762     6.794    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.918 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.347    10.265    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.794 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.794    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.875ns  (logic 7.050ns (44.412%)  route 8.824ns (55.588%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.765    -2.254    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.618 r  main_vga_vram_buffer/memory_block_reg_14_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.683    main_vga_vram_buffer/memory_block_reg_14_1_n_1
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.108 r  main_vga_vram_buffer/memory_block_reg_15_1/DOBDO[0]
                         net (fo=1, routed)           3.800     4.908    main_vga_vram_buffer/memory_block_reg_15_1_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.762     6.794    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.918 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.197    10.115    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.621 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.621    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.546ns  (logic 7.040ns (45.285%)  route 8.506ns (54.715%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.775    -2.244    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.628 r  main_vga_vram_buffer/memory_block_reg_14_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.693    main_vga_vram_buffer/memory_block_reg_14_0_n_1
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.118 r  main_vga_vram_buffer/memory_block_reg_15_0/DOBDO[0]
                         net (fo=1, routed)           3.586     4.704    main_vga_vram_buffer/memory_block_reg_15_0_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.415     6.243    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.367 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.440     9.807    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.302 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.302    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.430ns  (logic 7.064ns (45.780%)  route 8.366ns (54.220%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.775    -2.244    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.628 r  main_vga_vram_buffer/memory_block_reg_14_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.693    main_vga_vram_buffer/memory_block_reg_14_0_n_1
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.118 r  main_vga_vram_buffer/memory_block_reg_15_0/DOBDO[0]
                         net (fo=1, routed)           3.586     4.704    main_vga_vram_buffer/memory_block_reg_15_0_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.415     6.243    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.367 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.300     9.667    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.186 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.186    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.403ns  (logic 7.075ns (45.935%)  route 8.328ns (54.065%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.765    -2.254    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.618 r  main_vga_vram_buffer/memory_block_reg_14_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.683    main_vga_vram_buffer/memory_block_reg_14_1_n_1
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.108 r  main_vga_vram_buffer/memory_block_reg_15_1/DOBDO[0]
                         net (fo=1, routed)           3.800     4.908    main_vga_vram_buffer/memory_block_reg_15_1_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.762     6.794    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.918 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.700     9.619    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.149 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.149    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.265ns  (logic 7.048ns (46.175%)  route 8.216ns (53.825%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.775    -2.244    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.628 r  main_vga_vram_buffer/memory_block_reg_14_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.693    main_vga_vram_buffer/memory_block_reg_14_0_n_1
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.118 r  main_vga_vram_buffer/memory_block_reg_15_0/DOBDO[0]
                         net (fo=1, routed)           3.586     4.704    main_vga_vram_buffer/memory_block_reg_15_0_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.415     6.243    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.367 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.150     9.517    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.021 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.021    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.128ns  (logic 7.070ns (46.731%)  route 8.059ns (53.269%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.775    -2.244    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.628 r  main_vga_vram_buffer/memory_block_reg_14_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.693    main_vga_vram_buffer/memory_block_reg_14_0_n_1
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.118 r  main_vga_vram_buffer/memory_block_reg_15_0/DOBDO[0]
                         net (fo=1, routed)           3.586     4.704    main_vga_vram_buffer/memory_block_reg_15_0_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.415     6.243    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.367 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.993     9.360    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.884 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.884    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.080ns  (logic 7.047ns (50.053%)  route 7.032ns (49.947%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.599    -2.419    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.453 r  main_vga_vram_buffer/memory_block_reg_14_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.518    main_vga_vram_buffer/memory_block_reg_14_2_n_1
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.943 r  main_vga_vram_buffer/memory_block_reg_15_2/DOBDO[0]
                         net (fo=1, routed)           2.106     3.049    main_vga_vram_buffer/memory_block_reg_15_2_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.173 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.698     4.871    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     4.995 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.163     8.158    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.660 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.660    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.899ns  (logic 7.069ns (50.860%)  route 6.830ns (49.140%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.599    -2.419    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.453 r  main_vga_vram_buffer/memory_block_reg_14_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.518    main_vga_vram_buffer/memory_block_reg_14_2_n_1
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.943 r  main_vga_vram_buffer/memory_block_reg_15_2/DOBDO[0]
                         net (fo=1, routed)           2.106     3.049    main_vga_vram_buffer/memory_block_reg_15_2_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.173 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.698     4.871    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     4.995 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.961     7.955    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.479 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.479    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.406ns (57.673%)  route 1.032ns (42.327%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.274    -0.150    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.105 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.758     0.653    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.873 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.873    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.411ns (56.486%)  route 1.087ns (43.514%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.274    -0.150    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.105 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.812     0.707    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.932 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.932    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.417ns (56.716%)  route 1.082ns (43.284%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.273    -0.151    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.106 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.808     0.702    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.934 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.934    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.412ns (55.882%)  route 1.114ns (44.118%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.122    -0.303    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.993     0.735    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.961 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.961    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.368ns (53.570%)  route 1.186ns (46.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/vsync_reg_reg/Q
                         net (fo=1, routed)           1.186     0.783    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.987 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.987    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.391ns (54.244%)  route 1.173ns (45.756%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.122    -0.303    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.051     0.794    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.998 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.998    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.362ns (52.163%)  route 1.249ns (47.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/hsync_reg_reg/Q
                         net (fo=1, routed)           1.249     0.845    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.043 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.043    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.411ns (53.668%)  route 1.218ns (46.332%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.274    -0.150    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.105 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.944     0.839    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.063 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.063    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.406ns (53.217%)  route 1.236ns (46.783%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.122    -0.303    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.114     0.856    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.076 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.076    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.383ns (51.753%)  route 1.289ns (48.247%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.122    -0.303    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.167     0.909    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.106 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.106    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_25MHZ_CW_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.324ns  (logic 7.066ns (43.284%)  route 9.259ns (56.716%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.765    -2.254    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.618 r  main_vga_vram_buffer/memory_block_reg_14_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.683    main_vga_vram_buffer/memory_block_reg_14_1_n_1
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.108 r  main_vga_vram_buffer/memory_block_reg_15_1/DOBDO[0]
                         net (fo=1, routed)           3.800     4.908    main_vga_vram_buffer/memory_block_reg_15_1_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.762     6.794    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.918 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.631    10.550    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    14.070 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.070    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.049ns  (logic 7.074ns (44.080%)  route 8.974ns (55.921%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.765    -2.254    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.618 r  main_vga_vram_buffer/memory_block_reg_14_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.683    main_vga_vram_buffer/memory_block_reg_14_1_n_1
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.108 r  main_vga_vram_buffer/memory_block_reg_15_1/DOBDO[0]
                         net (fo=1, routed)           3.800     4.908    main_vga_vram_buffer/memory_block_reg_15_1_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.762     6.794    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.918 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.347    10.265    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    13.794 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.794    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.875ns  (logic 7.050ns (44.412%)  route 8.824ns (55.588%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.765    -2.254    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.618 r  main_vga_vram_buffer/memory_block_reg_14_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.683    main_vga_vram_buffer/memory_block_reg_14_1_n_1
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.108 r  main_vga_vram_buffer/memory_block_reg_15_1/DOBDO[0]
                         net (fo=1, routed)           3.800     4.908    main_vga_vram_buffer/memory_block_reg_15_1_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.762     6.794    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.918 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.197    10.115    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    13.621 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.621    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.546ns  (logic 7.040ns (45.285%)  route 8.506ns (54.715%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.775    -2.244    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.628 r  main_vga_vram_buffer/memory_block_reg_14_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.693    main_vga_vram_buffer/memory_block_reg_14_0_n_1
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.118 r  main_vga_vram_buffer/memory_block_reg_15_0/DOBDO[0]
                         net (fo=1, routed)           3.586     4.704    main_vga_vram_buffer/memory_block_reg_15_0_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.415     6.243    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.367 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.440     9.807    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    13.302 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.302    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.430ns  (logic 7.064ns (45.780%)  route 8.366ns (54.220%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.775    -2.244    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.628 r  main_vga_vram_buffer/memory_block_reg_14_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.693    main_vga_vram_buffer/memory_block_reg_14_0_n_1
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.118 r  main_vga_vram_buffer/memory_block_reg_15_0/DOBDO[0]
                         net (fo=1, routed)           3.586     4.704    main_vga_vram_buffer/memory_block_reg_15_0_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.415     6.243    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.367 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.300     9.667    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    13.186 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.186    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.403ns  (logic 7.075ns (45.935%)  route 8.328ns (54.065%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.765    -2.254    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y25         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.618 r  main_vga_vram_buffer/memory_block_reg_14_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.683    main_vga_vram_buffer/memory_block_reg_14_1_n_1
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.108 r  main_vga_vram_buffer/memory_block_reg_15_1/DOBDO[0]
                         net (fo=1, routed)           3.800     4.908    main_vga_vram_buffer/memory_block_reg_15_1_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     5.032 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.762     6.794    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     6.918 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.700     9.619    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.149 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.149    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.265ns  (logic 7.048ns (46.175%)  route 8.216ns (53.825%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.775    -2.244    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.628 r  main_vga_vram_buffer/memory_block_reg_14_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.693    main_vga_vram_buffer/memory_block_reg_14_0_n_1
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.118 r  main_vga_vram_buffer/memory_block_reg_15_0/DOBDO[0]
                         net (fo=1, routed)           3.586     4.704    main_vga_vram_buffer/memory_block_reg_15_0_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.415     6.243    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.367 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.150     9.517    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.021 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.021    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.128ns  (logic 7.070ns (46.731%)  route 8.059ns (53.269%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.775    -2.244    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y23         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.628 r  main_vga_vram_buffer/memory_block_reg_14_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.693    main_vga_vram_buffer/memory_block_reg_14_0_n_1
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     1.118 r  main_vga_vram_buffer/memory_block_reg_15_0/DOBDO[0]
                         net (fo=1, routed)           3.586     4.704    main_vga_vram_buffer/memory_block_reg_15_0_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     4.828 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           1.415     6.243    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.367 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.993     9.360    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.884 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.884    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.080ns  (logic 7.047ns (50.053%)  route 7.032ns (49.947%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.599    -2.419    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.453 r  main_vga_vram_buffer/memory_block_reg_14_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.518    main_vga_vram_buffer/memory_block_reg_14_2_n_1
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.943 r  main_vga_vram_buffer/memory_block_reg_15_2/DOBDO[0]
                         net (fo=1, routed)           2.106     3.049    main_vga_vram_buffer/memory_block_reg_15_2_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.173 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.698     4.871    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     4.995 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.163     8.158    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.660 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.660    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.899ns  (logic 7.069ns (50.860%)  route 6.830ns (49.140%))
  Logic Levels:           4  (LUT4=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -8.482    -5.770 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.655    -4.115    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          1.599    -2.419    main_vga_vram_buffer/CLK_25MHZ
    RAMB36_X0Y19         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     0.453 r  main_vga_vram_buffer/memory_block_reg_14_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.518    main_vga_vram_buffer/memory_block_reg_14_2_n_1
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     0.943 r  main_vga_vram_buffer/memory_block_reg_15_2/DOBDO[0]
                         net (fo=1, routed)           2.106     3.049    main_vga_vram_buffer/memory_block_reg_15_2_n_67
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.124     3.173 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.698     4.871    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I3_O)        0.124     4.995 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.961     7.955    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.479 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.479    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.406ns (57.673%)  route 1.032ns (42.327%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.274    -0.150    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.105 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.758     0.653    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     1.873 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.873    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.411ns (56.486%)  route 1.087ns (43.514%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.274    -0.150    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.105 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.812     0.707    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.932 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.932    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.417ns (56.716%)  route 1.082ns (43.284%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.273    -0.151    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.106 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.808     0.702    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     1.934 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.934    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.526ns  (logic 1.412ns (55.882%)  route 1.114ns (44.118%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.122    -0.303    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.993     0.735    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     1.961 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.961    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.368ns (53.570%)  route 1.186ns (46.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X54Y34         FDCE                                         r  main_vga_sync/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/vsync_reg_reg/Q
                         net (fo=1, routed)           1.186     0.783    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     1.987 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.987    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.391ns (54.244%)  route 1.173ns (45.756%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.122    -0.303    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.051     0.794    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     1.998 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.998    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.362ns (52.163%)  route 1.249ns (47.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.562    -0.567    main_vga_sync/CLK_25MHZ
    SLICE_X54Y36         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.403 r  main_vga_sync/hsync_reg_reg/Q
                         net (fo=1, routed)           1.249     0.845    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.043 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.043    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.411ns (53.668%)  route 1.218ns (46.332%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.274    -0.150    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y46         LUT4 (Prop_lut4_I2_O)        0.045    -0.105 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.944     0.839    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.063 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.063    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.406ns (53.217%)  route 1.236ns (46.783%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.122    -0.303    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.114     0.856    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     2.076 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.076    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25MHZ_CW_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.383ns (51.753%)  route 1.289ns (48.247%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                     -2.322    -1.656 r  clock_inst/inst/plle2_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.501    -1.155    clock_inst/inst/CLK_25MHZ_CW
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clock_inst/inst/clkout4_buf/O
                         net (fo=73, routed)          0.564    -0.565    main_vga_vram_buffer/CLK_25MHZ
    SLICE_X45Y45         FDRE                                         r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1/Q
                         net (fo=3, routed)           0.122    -0.303    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.045    -0.258 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.167     0.909    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.106 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.106    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_50MHZ_CW
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.083ns  (logic 0.231ns (21.334%)  route 0.852ns (78.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.852     0.676    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.056     0.732 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.732    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.231ns (22.037%)  route 0.817ns (77.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.817     0.641    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.056     0.697 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.697    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.231ns (23.100%)  route 0.769ns (76.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.769     0.593    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.056     0.649 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000     0.649    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.895ns  (logic 0.231ns (25.810%)  route 0.664ns (74.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.664     0.488    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.056     0.544 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.544    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.231ns (26.387%)  route 0.644ns (73.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.644     0.469    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.056     0.525 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.525    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.231ns (27.797%)  route 0.600ns (72.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.600     0.424    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.056     0.480 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.480    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.768ns  (logic 0.231ns (30.061%)  route 0.537ns (69.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.537     0.362    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.056     0.418 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.418    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.768ns  (logic 0.231ns (30.061%)  route 0.537ns (69.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.537     0.362    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.056     0.418 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.418    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.396ns  (logic 0.467ns (33.442%)  route 0.929ns (66.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.929    -0.794    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.100    -0.694 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.694    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.397ns  (logic 0.467ns (33.418%)  route 0.930ns (66.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.930    -0.793    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.100    -0.693 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.693    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.497ns  (logic 0.467ns (31.195%)  route 1.030ns (68.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.030    -0.694    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.100    -0.594 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.594    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.630ns  (logic 0.467ns (28.643%)  route 1.163ns (71.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.163    -0.560    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.100    -0.460 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.460    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.633ns  (logic 0.467ns (28.597%)  route 1.166ns (71.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.166    -0.558    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.100    -0.458 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.813ns  (logic 0.467ns (25.758%)  route 1.346ns (74.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.346    -0.378    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.100    -0.278 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.959ns  (logic 0.467ns (23.836%)  route 1.492ns (76.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.492    -0.232    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.100    -0.132 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.984ns  (logic 0.467ns (23.541%)  route 1.517ns (76.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.517    -0.207    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.100    -0.107 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_50MHZ_CW_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.083ns  (logic 0.231ns (21.334%)  route 0.852ns (78.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.852     0.676    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.056     0.732 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000     0.732    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.048ns  (logic 0.231ns (22.037%)  route 0.817ns (77.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.817     0.641    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.056     0.697 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000     0.697    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.231ns (23.100%)  route 0.769ns (76.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.769     0.593    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.056     0.649 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000     0.649    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.895ns  (logic 0.231ns (25.810%)  route 0.664ns (74.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.664     0.488    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.056     0.544 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.544    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.875ns  (logic 0.231ns (26.387%)  route 0.644ns (73.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.644     0.469    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.056     0.525 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000     0.525    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.231ns (27.797%)  route 0.600ns (72.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.600     0.424    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.056     0.480 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000     0.480    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.768ns  (logic 0.231ns (30.061%)  route 0.537ns (69.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.537     0.362    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.056     0.418 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000     0.418    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.768ns  (logic 0.231ns (30.061%)  route 0.537ns (69.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.817    -0.351    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.175    -0.176 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.537     0.362    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.056     0.418 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000     0.418    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.396ns  (logic 0.467ns (33.442%)  route 0.929ns (66.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.929    -0.794    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.100    -0.694 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.694    ps2_usb_keyboard/ps2_usb_keyboard/datacur[0]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.397ns  (logic 0.467ns (33.418%)  route 0.930ns (66.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           0.930    -0.793    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.100    -0.693 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.693    ps2_usb_keyboard/ps2_usb_keyboard/datacur[5]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.497ns  (logic 0.467ns (31.195%)  route 1.030ns (68.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.030    -0.694    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.100    -0.594 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.594    ps2_usb_keyboard/ps2_usb_keyboard/datacur[3]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.630ns  (logic 0.467ns (28.643%)  route 1.163ns (71.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.163    -0.560    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X42Y66         LUT6 (Prop_lut6_I0_O)        0.100    -0.460 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.460    ps2_usb_keyboard/ps2_usb_keyboard/datacur[2]_i_1_n_0
    SLICE_X42Y66         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.633ns  (logic 0.467ns (28.597%)  route 1.166ns (71.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.166    -0.558    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.100    -0.458 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.458    ps2_usb_keyboard/ps2_usb_keyboard/datacur[1]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.813ns  (logic 0.467ns (25.758%)  route 1.346ns (74.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.346    -0.378    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X40Y64         LUT6 (Prop_lut6_I0_O)        0.100    -0.278 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    ps2_usb_keyboard/ps2_usb_keyboard/datacur[6]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.959ns  (logic 0.467ns (23.836%)  route 1.492ns (76.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.492    -0.232    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.100    -0.132 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    ps2_usb_keyboard/ps2_usb_keyboard/datacur[4]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.984ns  (logic 0.467ns (23.541%)  route 1.517ns (76.459%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.423    -2.091    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y79         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.367    -1.724 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/O_reg/Q
                         net (fo=9, routed)           1.517    -0.207    ps2_usb_keyboard/ps2_usb_keyboard/O
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.100    -0.107 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    ps2_usb_keyboard/ps2_usb_keyboard/datacur[7]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CW
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_CW_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW_1 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.895    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.638     3.257 f  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.546     3.803    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.832 f  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.822     4.653    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_CW_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.146ns  (logic 0.091ns (2.892%)  route 3.055ns (97.108%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/clkfbout_CW
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.479    -2.034    clock_inst/inst/clkfbout_buf_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clock_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_100MHZ_CW

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/pad1_px_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.073ns  (logic 1.812ns (29.837%)  route 4.261ns (70.163%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE                         0.000     0.000 r  game_logic_inst/pad1_px_reg[1]/C
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/pad1_px_reg[1]/Q
                         net (fo=12, routed)          1.229     1.747    game_logic_inst/pad1_px[1]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124     1.871 f  game_logic_inst/pixel_on_i_20__0/O
                         net (fo=2, routed)           0.477     2.348    game_logic_inst/pixel_on_i_20__0_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I2_O)        0.124     2.472 f  game_logic_inst/pixel_on_i_18__0/O
                         net (fo=1, routed)           0.641     3.113    game_logic_inst/pixel_on_i_18__0_n_0
    SLICE_X46Y63         LUT3 (Prop_lut3_I2_O)        0.150     3.263 r  game_logic_inst/pixel_on_i_9__1/O
                         net (fo=3, routed)           0.611     3.874    game_logic_inst/pixel_on_i_9__1_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I2_O)        0.322     4.196 f  game_logic_inst/pixel_on_i_3__2/O
                         net (fo=2, routed)           0.379     4.575    game_logic_inst/pixel_on_i_3__2_n_0
    SLICE_X46Y62         LUT4 (Prop_lut4_I0_O)        0.326     4.901 f  game_logic_inst/pixel_on_i_11__0/O
                         net (fo=1, routed)           0.427     5.329    game_logic_inst/pixel_on_i_11__0_n_0
    SLICE_X46Y61         LUT5 (Prop_lut5_I4_O)        0.124     5.453 f  game_logic_inst/pixel_on_i_4__1/O
                         net (fo=1, routed)           0.496     5.949    game_logic_inst/pixel_on_i_4__1_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.073 r  game_logic_inst/pixel_on_i_1__3/O
                         net (fo=1, routed)           0.000     6.073    paddle1_renderer_inst/pixel_on_reg_0
    SLICE_X46Y61         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.435    -2.079    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X46Y61         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.040ns  (logic 1.982ns (32.815%)  route 4.058ns (67.185%))
  Logic Levels:           8  (FDCE=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE                         0.000     0.000 r  game_logic_inst/ball_px_reg[0]/C
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/ball_px_reg[0]/Q
                         net (fo=17, routed)          1.182     1.700    game_logic_inst/Q[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.824 r  game_logic_inst/pixel_data[2]_i_17__1/O
                         net (fo=2, routed)           0.427     2.250    game_logic_inst/pixel_data[2]_i_17__1_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.120     2.370 f  game_logic_inst/pixel_data[2]_i_28__1/O
                         net (fo=4, routed)           0.454     2.824    game_logic_inst/pixel_data[2]_i_28__1_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.319     3.143 f  game_logic_inst/pixel_data[2]_i_18__1/O
                         net (fo=4, routed)           0.507     3.650    game_logic_inst/pixel_data[2]_i_18__1_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.328     3.978 r  game_logic_inst/pixel_data[2]_i_12__0/O
                         net (fo=4, routed)           0.608     4.587    game_logic_inst/pixel_data[2]_i_12__0_n_0
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.117     4.704 f  game_logic_inst/pixel_on_i_5__0/O
                         net (fo=2, routed)           0.308     5.011    game_logic_inst/pixel_on_i_5__0_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.332     5.343 r  game_logic_inst/pixel_data[2]_i_6__1/O
                         net (fo=1, routed)           0.573     5.916    game_logic_inst/pixel_data[2]_i_6__1_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.040 r  game_logic_inst/pixel_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000     6.040    ball_renderer_inst/pixel_data_reg[2]_0
    SLICE_X45Y58         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.437    -2.077    ball_renderer_inst/CLK_100MHZ
    SLICE_X45Y58         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.633ns  (logic 1.858ns (32.983%)  route 3.775ns (67.017%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE                         0.000     0.000 r  game_logic_inst/ball_px_reg[0]/C
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/ball_px_reg[0]/Q
                         net (fo=17, routed)          1.182     1.700    game_logic_inst/Q[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.824 f  game_logic_inst/pixel_data[2]_i_17__1/O
                         net (fo=2, routed)           0.427     2.250    game_logic_inst/pixel_data[2]_i_17__1_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.120     2.370 r  game_logic_inst/pixel_data[2]_i_28__1/O
                         net (fo=4, routed)           0.454     2.824    game_logic_inst/pixel_data[2]_i_28__1_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.319     3.143 r  game_logic_inst/pixel_data[2]_i_18__1/O
                         net (fo=4, routed)           0.507     3.650    game_logic_inst/pixel_data[2]_i_18__1_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.328     3.978 f  game_logic_inst/pixel_data[2]_i_12__0/O
                         net (fo=4, routed)           0.608     4.587    game_logic_inst/pixel_data[2]_i_12__0_n_0
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.117     4.704 r  game_logic_inst/pixel_on_i_5__0/O
                         net (fo=2, routed)           0.598     5.301    game_logic_inst/pixel_on_i_5__0_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.332     5.633 r  game_logic_inst/pixel_on_i_1__2/O
                         net (fo=1, routed)           0.000     5.633    ball_renderer_inst/pixel_on_reg_0
    SLICE_X44Y58         FDRE                                         r  ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.437    -2.077    ball_renderer_inst/CLK_100MHZ
    SLICE_X44Y58         FDRE                                         r  ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/pad2_py_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            paddle2_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.419ns  (logic 1.645ns (30.354%)  route 3.774ns (69.646%))
  Logic Levels:           7  (FDPE=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDPE                         0.000     0.000 r  game_logic_inst/pad2_py_reg[2]/C
    SLICE_X51Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  game_logic_inst/pad2_py_reg[2]/Q
                         net (fo=12, routed)          1.024     1.480    game_logic_inst/pad2_py_reg_n_0_[2]
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.604 r  game_logic_inst/pixel_on_i_18__1/O
                         net (fo=2, routed)           0.398     2.002    game_logic_inst/pixel_on_i_18__1_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.124     2.126 f  game_logic_inst/pixel_on_i_10__2/O
                         net (fo=2, routed)           0.634     2.760    game_logic_inst/pixel_on_i_10__2_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I2_O)        0.150     2.910 f  game_logic_inst/pixel_on_i_12__1/O
                         net (fo=2, routed)           0.638     3.548    game_logic_inst/pixel_on_i_12__1_n_0
    SLICE_X46Y61         LUT3 (Prop_lut3_I2_O)        0.319     3.867 r  game_logic_inst/pixel_on_i_14__1/O
                         net (fo=1, routed)           0.651     4.518    game_logic_inst/pixel_on_i_14__1_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.348     4.866 f  game_logic_inst/pixel_on_i_6__2/O
                         net (fo=1, routed)           0.429     5.295    game_logic_inst/pixel_on_i_6__2_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     5.419 r  game_logic_inst/pixel_on_i_1__4/O
                         net (fo=1, routed)           0.000     5.419    paddle2_renderer_inst/pixel_on_reg_0
    SLICE_X41Y59         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.435    -2.079    paddle2_renderer_inst/CLK_100MHZ
    SLICE_X41Y59         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.621ns  (logic 1.441ns (39.804%)  route 2.180ns (60.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.180     3.621    btn_reset/btnC_IBUF
    SLICE_X14Y37         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.446    -2.067    btn_reset/CLK_100MHZ
    SLICE_X14Y37         FDRE                                         r  btn_reset/tmp1_reg[0]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.775ns  (logic 0.828ns (29.834%)  route 1.947ns (70.166%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=18, routed)          1.061     1.517    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124     1.641 r  game_logic_inst/data[63]_i_4__0/O
                         net (fo=3, routed)           0.443     2.083    game_logic_inst/data[63]_i_4__0_n_0
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.124     2.207 r  game_logic_inst/data[63]_i_2__0/O
                         net (fo=1, routed)           0.444     2.651    game_logic_inst/data[63]_i_2__0_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I4_O)        0.124     2.775 r  game_logic_inst/data[63]_i_1__0/O
                         net (fo=1, routed)           0.000     2.775    ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X48Y56         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.441    -2.073    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X48Y56         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.588ns  (logic 0.890ns (34.389%)  route 1.698ns (65.611%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=19, routed)          0.896     1.414    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X49Y56         LUT4 (Prop_lut4_I3_O)        0.124     1.538 r  game_logic_inst/data[59]_i_2__0/O
                         net (fo=1, routed)           0.151     1.689    game_logic_inst/data[59]_i_2__0_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.813 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.651     2.464    game_logic_inst/ball_py_reg[3]_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.588 r  game_logic_inst/data[55]_i_1__0/O
                         net (fo=1, routed)           0.000     2.588    ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X49Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.440    -2.074    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X49Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 0.890ns (37.540%)  route 1.481ns (62.460%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=19, routed)          0.896     1.414    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X49Y56         LUT4 (Prop_lut4_I3_O)        0.124     1.538 r  game_logic_inst/data[59]_i_2__0/O
                         net (fo=1, routed)           0.151     1.689    game_logic_inst/data[59]_i_2__0_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.813 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.434     2.247    game_logic_inst/ball_py_reg[3]_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I1_O)        0.124     2.371 r  game_logic_inst/data[47]_i_1__0/O
                         net (fo=1, routed)           0.000     2.371    ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.440    -2.074    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.356ns  (logic 0.766ns (32.511%)  route 1.590ns (67.489%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=19, routed)          0.896     1.414    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X49Y56         LUT4 (Prop_lut4_I3_O)        0.124     1.538 r  game_logic_inst/data[59]_i_2__0/O
                         net (fo=1, routed)           0.151     1.689    game_logic_inst/data[59]_i_2__0_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.813 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.543     2.356    ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.440    -2.074    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.537%)  route 0.297ns (61.463%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=18, routed)          0.297     0.438    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.483 r  game_logic_inst/data[47]_i_1__0/O
                         net (fo=1, routed)           0.000     0.483    ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.336    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.037%)  route 0.277ns (56.963%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=19, routed)          0.277     0.441    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.486 r  game_logic_inst/data[55]_i_1__0/O
                         net (fo=1, routed)           0.000     0.486    ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X49Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.336    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X49Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.125%)  route 0.344ns (64.875%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE                         0.000     0.000 r  game_logic_inst/ball_px_reg[9]/C
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_px_reg[9]/Q
                         net (fo=11, routed)          0.344     0.485    game_logic_inst/Q[1]
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.530 r  game_logic_inst/pixel_on_i_1__2/O
                         net (fo=1, routed)           0.000     0.530    ball_renderer_inst/pixel_on_reg_0
    SLICE_X44Y58         FDRE                                         r  ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    ball_renderer_inst/CLK_100MHZ
    SLICE_X44Y58         FDRE                                         r  ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_px_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.061%)  route 0.360ns (65.939%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDCE                         0.000     0.000 r  game_logic_inst/pad1_px_reg[8]/C
    SLICE_X45Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  game_logic_inst/pad1_px_reg[8]/Q
                         net (fo=6, routed)           0.360     0.501    game_logic_inst/pad1_px[8]
    SLICE_X46Y61         LUT6 (Prop_lut6_I4_O)        0.045     0.546 r  game_logic_inst/pixel_on_i_1__3/O
                         net (fo=1, routed)           0.000     0.546    paddle1_renderer_inst/pixel_on_reg_0
    SLICE_X46Y61         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.830    -0.339    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X46Y61         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.158%)  route 0.353ns (62.842%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=19, routed)          0.353     0.517    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.562 r  game_logic_inst/data[63]_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X48Y56         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.833    -0.335    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X48Y56         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/pad2_px_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle2_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.231ns (38.100%)  route 0.375ns (61.900%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE                         0.000     0.000 r  game_logic_inst/pad2_px_reg[7]/C
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/pad2_px_reg[7]/Q
                         net (fo=11, routed)          0.240     0.381    game_logic_inst/pad2_px[7]
    SLICE_X41Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.426 f  game_logic_inst/pixel_on_i_2__4/O
                         net (fo=1, routed)           0.135     0.561    game_logic_inst/pixel_on_i_2__4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.045     0.606 r  game_logic_inst/pixel_on_i_1__4/O
                         net (fo=1, routed)           0.000     0.606    paddle2_renderer_inst/pixel_on_reg_0
    SLICE_X41Y59         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.830    -0.339    paddle2_renderer_inst/CLK_100MHZ
    SLICE_X41Y59         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.231ns (37.960%)  route 0.378ns (62.040%))
  Logic Levels:           3  (FDPE=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDPE                         0.000     0.000 r  game_logic_inst/ball_px_reg[8]/C
    SLICE_X44Y59         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  game_logic_inst/ball_px_reg[8]/Q
                         net (fo=15, routed)          0.326     0.467    game_logic_inst/ball_px[8]
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045     0.512 r  game_logic_inst/pixel_data[2]_i_3__2/O
                         net (fo=1, routed)           0.051     0.564    game_logic_inst/pixel_data[2]_i_3__2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.609 r  game_logic_inst/pixel_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.609    ball_renderer_inst/pixel_data_reg[2]_0
    SLICE_X45Y58         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    ball_renderer_inst/CLK_100MHZ
    SLICE_X45Y58         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.435%)  route 0.446ns (70.565%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[2]/C
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_py_reg[2]/Q
                         net (fo=18, routed)          0.252     0.393    game_logic_inst/ball_py_reg_n_0_[2]
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.045     0.438 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.194     0.632    ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.336    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.210ns (18.200%)  route 0.942ns (81.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.942     1.151    btn_reset/btnC_IBUF
    SLICE_X14Y37         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    btn_reset/CLK_100MHZ
    SLICE_X14Y37         FDRE                                         r  btn_reset/tmp1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_100MHZ_CW_1

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/pad1_px_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.073ns  (logic 1.812ns (29.837%)  route 4.261ns (70.163%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE                         0.000     0.000 r  game_logic_inst/pad1_px_reg[1]/C
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/pad1_px_reg[1]/Q
                         net (fo=12, routed)          1.229     1.747    game_logic_inst/pad1_px[1]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124     1.871 f  game_logic_inst/pixel_on_i_20__0/O
                         net (fo=2, routed)           0.477     2.348    game_logic_inst/pixel_on_i_20__0_n_0
    SLICE_X46Y63         LUT5 (Prop_lut5_I2_O)        0.124     2.472 f  game_logic_inst/pixel_on_i_18__0/O
                         net (fo=1, routed)           0.641     3.113    game_logic_inst/pixel_on_i_18__0_n_0
    SLICE_X46Y63         LUT3 (Prop_lut3_I2_O)        0.150     3.263 r  game_logic_inst/pixel_on_i_9__1/O
                         net (fo=3, routed)           0.611     3.874    game_logic_inst/pixel_on_i_9__1_n_0
    SLICE_X47Y62         LUT5 (Prop_lut5_I2_O)        0.322     4.196 f  game_logic_inst/pixel_on_i_3__2/O
                         net (fo=2, routed)           0.379     4.575    game_logic_inst/pixel_on_i_3__2_n_0
    SLICE_X46Y62         LUT4 (Prop_lut4_I0_O)        0.326     4.901 f  game_logic_inst/pixel_on_i_11__0/O
                         net (fo=1, routed)           0.427     5.329    game_logic_inst/pixel_on_i_11__0_n_0
    SLICE_X46Y61         LUT5 (Prop_lut5_I4_O)        0.124     5.453 f  game_logic_inst/pixel_on_i_4__1/O
                         net (fo=1, routed)           0.496     5.949    game_logic_inst/pixel_on_i_4__1_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.124     6.073 r  game_logic_inst/pixel_on_i_1__3/O
                         net (fo=1, routed)           0.000     6.073    paddle1_renderer_inst/pixel_on_reg_0
    SLICE_X46Y61         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.435    -2.079    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X46Y61         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.040ns  (logic 1.982ns (32.815%)  route 4.058ns (67.185%))
  Logic Levels:           8  (FDCE=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE                         0.000     0.000 r  game_logic_inst/ball_px_reg[0]/C
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  game_logic_inst/ball_px_reg[0]/Q
                         net (fo=17, routed)          1.182     1.700    game_logic_inst/Q[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.824 r  game_logic_inst/pixel_data[2]_i_17__1/O
                         net (fo=2, routed)           0.427     2.250    game_logic_inst/pixel_data[2]_i_17__1_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.120     2.370 f  game_logic_inst/pixel_data[2]_i_28__1/O
                         net (fo=4, routed)           0.454     2.824    game_logic_inst/pixel_data[2]_i_28__1_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.319     3.143 f  game_logic_inst/pixel_data[2]_i_18__1/O
                         net (fo=4, routed)           0.507     3.650    game_logic_inst/pixel_data[2]_i_18__1_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.328     3.978 r  game_logic_inst/pixel_data[2]_i_12__0/O
                         net (fo=4, routed)           0.608     4.587    game_logic_inst/pixel_data[2]_i_12__0_n_0
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.117     4.704 f  game_logic_inst/pixel_on_i_5__0/O
                         net (fo=2, routed)           0.308     5.011    game_logic_inst/pixel_on_i_5__0_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.332     5.343 r  game_logic_inst/pixel_data[2]_i_6__1/O
                         net (fo=1, routed)           0.573     5.916    game_logic_inst/pixel_data[2]_i_6__1_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.124     6.040 r  game_logic_inst/pixel_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000     6.040    ball_renderer_inst/pixel_data_reg[2]_0
    SLICE_X45Y58         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.437    -2.077    ball_renderer_inst/CLK_100MHZ
    SLICE_X45Y58         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.633ns  (logic 1.858ns (32.983%)  route 3.775ns (67.017%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE                         0.000     0.000 r  game_logic_inst/ball_px_reg[0]/C
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/ball_px_reg[0]/Q
                         net (fo=17, routed)          1.182     1.700    game_logic_inst/Q[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124     1.824 f  game_logic_inst/pixel_data[2]_i_17__1/O
                         net (fo=2, routed)           0.427     2.250    game_logic_inst/pixel_data[2]_i_17__1_n_0
    SLICE_X44Y58         LUT3 (Prop_lut3_I0_O)        0.120     2.370 r  game_logic_inst/pixel_data[2]_i_28__1/O
                         net (fo=4, routed)           0.454     2.824    game_logic_inst/pixel_data[2]_i_28__1_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.319     3.143 r  game_logic_inst/pixel_data[2]_i_18__1/O
                         net (fo=4, routed)           0.507     3.650    game_logic_inst/pixel_data[2]_i_18__1_n_0
    SLICE_X46Y59         LUT5 (Prop_lut5_I4_O)        0.328     3.978 f  game_logic_inst/pixel_data[2]_i_12__0/O
                         net (fo=4, routed)           0.608     4.587    game_logic_inst/pixel_data[2]_i_12__0_n_0
    SLICE_X45Y59         LUT3 (Prop_lut3_I2_O)        0.117     4.704 r  game_logic_inst/pixel_on_i_5__0/O
                         net (fo=2, routed)           0.598     5.301    game_logic_inst/pixel_on_i_5__0_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.332     5.633 r  game_logic_inst/pixel_on_i_1__2/O
                         net (fo=1, routed)           0.000     5.633    ball_renderer_inst/pixel_on_reg_0
    SLICE_X44Y58         FDRE                                         r  ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.437    -2.077    ball_renderer_inst/CLK_100MHZ
    SLICE_X44Y58         FDRE                                         r  ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/pad2_py_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            paddle2_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.419ns  (logic 1.645ns (30.354%)  route 3.774ns (69.646%))
  Logic Levels:           7  (FDPE=1 LUT3=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDPE                         0.000     0.000 r  game_logic_inst/pad2_py_reg[2]/C
    SLICE_X51Y61         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  game_logic_inst/pad2_py_reg[2]/Q
                         net (fo=12, routed)          1.024     1.480    game_logic_inst/pad2_py_reg_n_0_[2]
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.604 r  game_logic_inst/pixel_on_i_18__1/O
                         net (fo=2, routed)           0.398     2.002    game_logic_inst/pixel_on_i_18__1_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.124     2.126 f  game_logic_inst/pixel_on_i_10__2/O
                         net (fo=2, routed)           0.634     2.760    game_logic_inst/pixel_on_i_10__2_n_0
    SLICE_X47Y59         LUT5 (Prop_lut5_I2_O)        0.150     2.910 f  game_logic_inst/pixel_on_i_12__1/O
                         net (fo=2, routed)           0.638     3.548    game_logic_inst/pixel_on_i_12__1_n_0
    SLICE_X46Y61         LUT3 (Prop_lut3_I2_O)        0.319     3.867 r  game_logic_inst/pixel_on_i_14__1/O
                         net (fo=1, routed)           0.651     4.518    game_logic_inst/pixel_on_i_14__1_n_0
    SLICE_X43Y61         LUT5 (Prop_lut5_I3_O)        0.348     4.866 f  game_logic_inst/pixel_on_i_6__2/O
                         net (fo=1, routed)           0.429     5.295    game_logic_inst/pixel_on_i_6__2_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     5.419 r  game_logic_inst/pixel_on_i_1__4/O
                         net (fo=1, routed)           0.000     5.419    paddle2_renderer_inst/pixel_on_reg_0
    SLICE_X41Y59         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.435    -2.079    paddle2_renderer_inst/CLK_100MHZ
    SLICE_X41Y59         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.621ns  (logic 1.441ns (39.804%)  route 2.180ns (60.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.180     3.621    btn_reset/btnC_IBUF
    SLICE_X14Y37         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.446    -2.067    btn_reset/CLK_100MHZ
    SLICE_X14Y37         FDRE                                         r  btn_reset/tmp1_reg[0]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.775ns  (logic 0.828ns (29.834%)  route 1.947ns (70.166%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=18, routed)          1.061     1.517    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X48Y56         LUT6 (Prop_lut6_I2_O)        0.124     1.641 r  game_logic_inst/data[63]_i_4__0/O
                         net (fo=3, routed)           0.443     2.083    game_logic_inst/data[63]_i_4__0_n_0
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.124     2.207 r  game_logic_inst/data[63]_i_2__0/O
                         net (fo=1, routed)           0.444     2.651    game_logic_inst/data[63]_i_2__0_n_0
    SLICE_X48Y56         LUT6 (Prop_lut6_I4_O)        0.124     2.775 r  game_logic_inst/data[63]_i_1__0/O
                         net (fo=1, routed)           0.000     2.775    ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X48Y56         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.441    -2.073    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X48Y56         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.588ns  (logic 0.890ns (34.389%)  route 1.698ns (65.611%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=19, routed)          0.896     1.414    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X49Y56         LUT4 (Prop_lut4_I3_O)        0.124     1.538 r  game_logic_inst/data[59]_i_2__0/O
                         net (fo=1, routed)           0.151     1.689    game_logic_inst/data[59]_i_2__0_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.813 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.651     2.464    game_logic_inst/ball_py_reg[3]_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.124     2.588 r  game_logic_inst/data[55]_i_1__0/O
                         net (fo=1, routed)           0.000     2.588    ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X49Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.440    -2.074    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X49Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.371ns  (logic 0.890ns (37.540%)  route 1.481ns (62.460%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=19, routed)          0.896     1.414    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X49Y56         LUT4 (Prop_lut4_I3_O)        0.124     1.538 r  game_logic_inst/data[59]_i_2__0/O
                         net (fo=1, routed)           0.151     1.689    game_logic_inst/data[59]_i_2__0_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.813 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.434     2.247    game_logic_inst/ball_py_reg[3]_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I1_O)        0.124     2.371 r  game_logic_inst/data[47]_i_1__0/O
                         net (fo=1, routed)           0.000     2.371    ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.440    -2.074    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.356ns  (logic 0.766ns (32.511%)  route 1.590ns (67.489%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=19, routed)          0.896     1.414    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X49Y56         LUT4 (Prop_lut4_I3_O)        0.124     1.538 r  game_logic_inst/data[59]_i_2__0/O
                         net (fo=1, routed)           0.151     1.689    game_logic_inst/data[59]_i_2__0_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.124     1.813 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.543     2.356    ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        1.440    -2.074    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.537%)  route 0.297ns (61.463%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[1]/C
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_py_reg[1]/Q
                         net (fo=18, routed)          0.297     0.438    game_logic_inst/ball_py_reg_n_0_[1]
    SLICE_X48Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.483 r  game_logic_inst/data[47]_i_1__0/O
                         net (fo=1, routed)           0.000     0.483    ball_renderer_inst/rom_image_bitmap/data_reg[47]_1
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.336    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[47]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.209ns (43.037%)  route 0.277ns (56.963%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=19, routed)          0.277     0.441    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X49Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.486 r  game_logic_inst/data[55]_i_1__0/O
                         net (fo=1, routed)           0.000     0.486    ball_renderer_inst/rom_image_bitmap/data_reg[55]_0
    SLICE_X49Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.336    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X49Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[55]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.125%)  route 0.344ns (64.875%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE                         0.000     0.000 r  game_logic_inst/ball_px_reg[9]/C
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_px_reg[9]/Q
                         net (fo=11, routed)          0.344     0.485    game_logic_inst/Q[1]
    SLICE_X44Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.530 r  game_logic_inst/pixel_on_i_1__2/O
                         net (fo=1, routed)           0.000     0.530    ball_renderer_inst/pixel_on_reg_0
    SLICE_X44Y58         FDRE                                         r  ball_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    ball_renderer_inst/CLK_100MHZ
    SLICE_X44Y58         FDRE                                         r  ball_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/pad1_px_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle1_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.186ns (34.061%)  route 0.360ns (65.939%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y62         FDCE                         0.000     0.000 r  game_logic_inst/pad1_px_reg[8]/C
    SLICE_X45Y62         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  game_logic_inst/pad1_px_reg[8]/Q
                         net (fo=6, routed)           0.360     0.501    game_logic_inst/pad1_px[8]
    SLICE_X46Y61         LUT6 (Prop_lut6_I4_O)        0.045     0.546 r  game_logic_inst/pixel_on_i_1__3/O
                         net (fo=1, routed)           0.000     0.546    paddle1_renderer_inst/pixel_on_reg_0
    SLICE_X46Y61         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.830    -0.339    paddle1_renderer_inst/CLK_100MHZ
    SLICE_X46Y61         FDRE                                         r  paddle1_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.158%)  route 0.353ns (62.842%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[0]/C
    SLICE_X50Y58         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  game_logic_inst/ball_py_reg[0]/Q
                         net (fo=19, routed)          0.353     0.517    game_logic_inst/ball_py_reg_n_0_[0]
    SLICE_X48Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.562 r  game_logic_inst/data[63]_i_1__0/O
                         net (fo=1, routed)           0.000     0.562    ball_renderer_inst/rom_image_bitmap/data_reg[63]_0
    SLICE_X48Y56         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.833    -0.335    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X48Y56         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[63]/C

Slack:                    inf
  Source:                 game_logic_inst/pad2_px_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            paddle2_renderer_inst/pixel_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.231ns (38.100%)  route 0.375ns (61.900%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDCE                         0.000     0.000 r  game_logic_inst/pad2_px_reg[7]/C
    SLICE_X39Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/pad2_px_reg[7]/Q
                         net (fo=11, routed)          0.240     0.381    game_logic_inst/pad2_px[7]
    SLICE_X41Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.426 f  game_logic_inst/pixel_on_i_2__4/O
                         net (fo=1, routed)           0.135     0.561    game_logic_inst/pixel_on_i_2__4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.045     0.606 r  game_logic_inst/pixel_on_i_1__4/O
                         net (fo=1, routed)           0.000     0.606    paddle2_renderer_inst/pixel_on_reg_0
    SLICE_X41Y59         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.830    -0.339    paddle2_renderer_inst/CLK_100MHZ
    SLICE_X41Y59         FDRE                                         r  paddle2_renderer_inst/pixel_on_reg/C

Slack:                    inf
  Source:                 game_logic_inst/ball_px_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            ball_renderer_inst/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.231ns (37.960%)  route 0.378ns (62.040%))
  Logic Levels:           3  (FDPE=1 LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDPE                         0.000     0.000 r  game_logic_inst/ball_px_reg[8]/C
    SLICE_X44Y59         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  game_logic_inst/ball_px_reg[8]/Q
                         net (fo=15, routed)          0.326     0.467    game_logic_inst/ball_px[8]
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.045     0.512 r  game_logic_inst/pixel_data[2]_i_3__2/O
                         net (fo=1, routed)           0.051     0.564    game_logic_inst/pixel_data[2]_i_3__2_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.609 r  game_logic_inst/pixel_data[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.609    ball_renderer_inst/pixel_data_reg[2]_0
    SLICE_X45Y58         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.831    -0.338    ball_renderer_inst/CLK_100MHZ
    SLICE_X45Y58         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/C

Slack:                    inf
  Source:                 game_logic_inst/ball_py_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.435%)  route 0.446ns (70.565%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE                         0.000     0.000 r  game_logic_inst/ball_py_reg[2]/C
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  game_logic_inst/ball_py_reg[2]/Q
                         net (fo=18, routed)          0.252     0.393    game_logic_inst/ball_py_reg_n_0_[2]
    SLICE_X49Y56         LUT5 (Prop_lut5_I2_O)        0.045     0.438 r  game_logic_inst/data[59]_i_1__0/O
                         net (fo=3, routed)           0.194     0.632    ball_renderer_inst/rom_image_bitmap/data_reg[59]_0
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.336    ball_renderer_inst/rom_image_bitmap/CLK_100MHZ
    SLICE_X48Y57         FDRE                                         r  ball_renderer_inst/rom_image_bitmap/data_reg[59]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_reset/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100MHZ_CW_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.210ns (18.200%)  route 0.942ns (81.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.942     1.151    btn_reset/btnC_IBUF
    SLICE_X14Y37         FDRE                                         r  btn_reset/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_100MHZ_CW
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout1_buf/O
                         net (fo=1757, routed)        0.832    -0.337    btn_reset/CLK_100MHZ
    SLICE_X14Y37         FDRE                                         r  btn_reset/tmp1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_50MHZ_CW

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.511ns  (logic 1.959ns (30.093%)  route 4.552ns (69.907%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.953     5.401    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.156     5.557 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.599     6.156    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.355     6.511 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.511    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    -2.085    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 1.959ns (30.711%)  route 4.421ns (69.289%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.953     5.401    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.156     5.557 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.468     6.025    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.355     6.380 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.380    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    -2.085    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 1.696ns (26.804%)  route 4.633ns (73.196%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.953     5.401    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X38Y65         LUT4 (Prop_lut4_I0_O)        0.124     5.525 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=1, routed)           0.680     6.205    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000     6.329    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    -2.085    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.235ns  (logic 1.959ns (31.425%)  route 4.276ns (68.575%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.953     5.401    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.156     5.557 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.323     5.880    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.355     6.235 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.235    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    -2.085    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.232ns  (logic 1.959ns (31.440%)  route 4.273ns (68.560%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.953     5.401    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.156     5.557 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.320     5.877    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.355     6.232 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.232    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    -2.085    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.508ns  (logic 1.572ns (28.547%)  route 3.936ns (71.453%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.936     5.384    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.508 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.508    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    -2.085    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.576ns (29.243%)  route 3.813ns (70.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.140     4.592    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.124     4.716 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.389    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    -2.090    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.576ns (29.243%)  route 3.813ns (70.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.140     4.592    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.124     4.716 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.389    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    -2.090    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.576ns (29.243%)  route 3.813ns (70.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.140     4.592    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.124     4.716 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.389    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    -2.090    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.576ns (29.243%)  route 3.813ns (70.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.140     4.592    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.124     4.716 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.389    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    -2.090    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.565%)  route 0.112ns (43.435%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/Q
                         net (fo=2, routed)           0.112     0.258    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[7]
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.178%)  route 0.139ns (48.822%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/Q
                         net (fo=2, routed)           0.139     0.285    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[4]
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.167ns (58.006%)  route 0.121ns (41.994%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/Q
                         net (fo=2, routed)           0.121     0.288    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[5]
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.167ns (57.964%)  route 0.121ns (42.036%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/Q
                         net (fo=2, routed)           0.121     0.288    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[2]
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.060%)  route 0.164ns (52.940%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/Q
                         net (fo=2, routed)           0.164     0.310    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[1]
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.060%)  route 0.164ns (52.940%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/Q
                         net (fo=2, routed)           0.164     0.310    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[3]
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.975%)  route 0.172ns (54.025%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/Q
                         net (fo=2, routed)           0.172     0.318    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[6]
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.167ns (47.306%)  route 0.186ns (52.694%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.186     0.353    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.167ns (32.447%)  route 0.348ns (67.553%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/Q
                         net (fo=2, routed)           0.348     0.515    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[0]
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.212ns (31.394%)  route 0.463ns (68.606%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.304     0.471    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.516 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.159     0.675    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X46Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_50MHZ_CW_1

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.511ns  (logic 1.959ns (30.093%)  route 4.552ns (69.907%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.953     5.401    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.156     5.557 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.599     6.156    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.355     6.511 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.511    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    -2.085    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[4]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.380ns  (logic 1.959ns (30.711%)  route 4.421ns (69.289%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.953     5.401    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.156     5.557 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.468     6.025    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.355     6.380 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1/O
                         net (fo=1, routed)           0.000     6.380    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[0]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    -2.085    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.329ns  (logic 1.696ns (26.804%)  route 4.633ns (73.196%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.953     5.401    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X38Y65         LUT4 (Prop_lut4_I0_O)        0.124     5.525 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2/O
                         net (fo=1, routed)           0.680     6.205    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_2_n_0
    SLICE_X38Y65         LUT6 (Prop_lut6_I4_O)        0.124     6.329 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1/O
                         net (fo=1, routed)           0.000     6.329    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    -2.085    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/O_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.235ns  (logic 1.959ns (31.425%)  route 4.276ns (68.575%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.953     5.401    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.156     5.557 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.323     5.880    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.355     6.235 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     6.235    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[1]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    -2.085    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.232ns  (logic 1.959ns (31.440%)  route 4.273ns (68.560%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.953     5.401    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X38Y65         LUT2 (Prop_lut2_I1_O)        0.156     5.557 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2/O
                         net (fo=4, routed)           0.320     5.877    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[4]_i_2_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.355     6.232 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.232    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[2]_i_1_n_0
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    -2.085    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X37Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.508ns  (logic 1.572ns (28.547%)  route 3.936ns (71.453%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -2.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (IN)
                         net (fo=0)                   0.000     0.000    PS2Clk
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IBUF_inst/O
                         net (fo=5, routed)           3.936     5.384    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/PS2Clk_IBUF
    SLICE_X38Y65         LUT6 (Prop_lut6_I3_O)        0.124     5.508 r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1/O
                         net (fo=1, routed)           0.000     5.508    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count[3]_i_1_n_0
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.429    -2.085    ps2_usb_keyboard/ps2_usb_keyboard/db_clk/CLK_50MHZ
    SLICE_X38Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_clk/count_reg[3]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.576ns (29.243%)  route 3.813ns (70.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.140     4.592    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.124     4.716 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.389    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    -2.090    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[0]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.576ns (29.243%)  route 3.813ns (70.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.140     4.592    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.124     4.716 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.389    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    -2.090    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.576ns (29.243%)  route 3.813ns (70.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.140     4.592    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.124     4.716 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.389    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    -2.090    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[2]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.576ns (29.243%)  route 3.813ns (70.757%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (IN)
                         net (fo=0)                   0.000     0.000    PS2Data
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IBUF_inst/O
                         net (fo=3, routed)           3.140     4.592    ps2_usb_keyboard/ps2_usb_keyboard/db_data/PS2Data_IBUF
    SLICE_X35Y79         LUT2 (Prop_lut2_I0_O)        0.124     4.716 r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0/O
                         net (fo=5, routed)           0.673     5.389    ps2_usb_keyboard/ps2_usb_keyboard/db_data/count[3]_i_1__0_n_0
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.569    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -5.181 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -3.604    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    -3.513 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          1.424    -2.090    ps2_usb_keyboard/ps2_usb_keyboard/db_data/CLK_50MHZ
    SLICE_X35Y81         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/db_data/count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.565%)  route 0.112ns (43.435%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[7]/Q
                         net (fo=2, routed)           0.112     0.258    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[7]
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[7]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.178%)  route 0.139ns (48.822%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[4]/Q
                         net (fo=2, routed)           0.139     0.285    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[4]
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[4]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.167ns (58.006%)  route 0.121ns (41.994%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[5]/Q
                         net (fo=2, routed)           0.121     0.288    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[5]
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[5]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.167ns (57.964%)  route 0.121ns (42.036%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[2]/Q
                         net (fo=2, routed)           0.121     0.288    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[2]
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[2]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.060%)  route 0.164ns (52.940%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[1]/Q
                         net (fo=2, routed)           0.164     0.310    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[1]
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[1]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.060%)  route 0.164ns (52.940%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/C
    SLICE_X41Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[3]/Q
                         net (fo=2, routed)           0.164     0.310    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[3]
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[3]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.975%)  route 0.172ns (54.025%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/C
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[6]/Q
                         net (fo=2, routed)           0.172     0.318    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[6]
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y64         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[6]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.353ns  (logic 0.167ns (47.306%)  route 0.186ns (52.694%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.186     0.353    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X42Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/pflag_reg/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.167ns (32.447%)  route 0.348ns (67.553%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/datacur_reg[0]/Q
                         net (fo=2, routed)           0.348     0.515    ps2_usb_keyboard/ps2_usb_keyboard/p_1_in[0]
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.825    -0.344    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X43Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r_reg[0]/C

Slack:                    inf
  Source:                 ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ_CW_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.212ns (31.394%)  route 0.463ns (68.606%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE                         0.000     0.000 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/C
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  ps2_usb_keyboard/ps2_usb_keyboard/flag_reg/Q
                         net (fo=3, routed)           0.304     0.471    ps2_usb_keyboard/ps2_usb_keyboard/flag_0
    SLICE_X42Y65         LUT2 (Prop_lut2_I0_O)        0.045     0.516 r  ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1/O
                         net (fo=17, routed)          0.159     0.675    ps2_usb_keyboard/ps2_usb_keyboard/keycode_r[15]_i_1_n_0
    SLICE_X46Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ_CW_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_inst/inst/CLK_SOURCE
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clock_inst/inst/CLK_SOURCE_CW
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clock_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clock_inst/inst/CLK_50MHZ_CW
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clock_inst/inst/clkout2_buf/O
                         net (fo=32, routed)          0.826    -0.343    ps2_usb_keyboard/ps2_usb_keyboard/CLK_50MHZ
    SLICE_X46Y65         FDRE                                         r  ps2_usb_keyboard/ps2_usb_keyboard/oflag_reg/C





