# Static RAM (SRAM) Design - Verilog Implementation

## ğŸ“‹ Project Overview

This project implements a **Static Random Access Memory (SRAM)** module using Verilog HDL. The design features a synchronous read/write memory array with configurable word width and memory depth, implementing industry-standard memory interface protocols............

**Author:** Pranesh S  
**Institution:** VIT University, Vellore  
**Language:** Verilog HDL  
**Design Type:** Synchronous Static RAM  
**Memory Architecture:** Single-Port SRAM

---

## ğŸ—ï¸ System Architecture

### Memory Organization

```
Memory Array Structure:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚          SRAM Memory Core               â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”  â”‚
â”‚  â”‚ 0x0 â”‚ 0x1 â”‚ 0x2 â”‚ 0x3 â”‚ ... â”‚0xFF â”‚  â”‚ Word 0
â”‚  â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤  â”‚
â”‚  â”‚ 0x0 â”‚ 0x1 â”‚ 0x2 â”‚ 0x3 â”‚ ... â”‚0xFF â”‚  â”‚ Word 1
â”‚  â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤  â”‚
â”‚  â”‚ ... â”‚ ... â”‚ ... â”‚ ... â”‚ ... â”‚ ... â”‚  â”‚
â”‚  â”œâ”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤  â”‚
â”‚  â”‚ 0x0 â”‚ 0x1 â”‚ 0x2 â”‚ 0x3 â”‚ ... â”‚0xFF â”‚  â”‚ Word N-1
â”‚  â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        â†‘                     â†‘
    Data Width            Address Space
    (8/16/32 bits)       (256/512/1024 words)
```

### Memory Interface Block Diagram

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚           SRAM Controller           â”‚
                    â”‚                                     â”‚
    clk    â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚ Clock Domain                        â”‚
    rst    â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚ Reset Logic                         â”‚
                    â”‚                                     â”‚
    addr   â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚ Address                             â”‚
           [N:0]    â”‚ Decoder     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
                    â”‚            â”‚                     â”‚ â”‚
    data_inâ”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚ Write      â”‚   Memory Array     â”‚ â”‚â†â”€â”€ data_out
           [W:0]    â”‚ Buffer     â”‚   [DEPTH-1:0]      â”‚ â”‚    [W:0]
                    â”‚            â”‚   [WIDTH-1:0]      â”‚ â”‚
    we     â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚ Write      â”‚                     â”‚ â”‚
    re     â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚ Enable     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
    cs     â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚ Logic                               â”‚
                    â”‚                                     â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Where:
- N = Address Width (log2(DEPTH))
- W = Data Width 
- DEPTH = Memory Depth (number of words)
```

---

## ğŸ”Œ Pin Configuration & Interface

### Input Ports
| Signal | Width | Direction | Description |
|--------|--------|-----------|-------------|
| `clk` | 1-bit | Input | System clock (positive edge triggered) |
| `rst` | 1-bit | Input | Asynchronous reset (active high) |
| `cs` | 1-bit | Input | Chip Select (active high) |
| `we` | 1-bit | Input | Write Enable (active high) |
| `re` | 1-bit | Input | Read Enable (active high) |
| `addr` | ADDR_WIDTH | Input | Memory address bus |
| `data_in` | DATA_WIDTH | Input | Data input bus for write operations |

### Output Ports
| Signal | Width | Direction | Description |
|--------|--------|-----------|-------------|
| `data_out` | DATA_WIDTH | Output | Data output bus for read operations |
| `ready` | 1-bit | Output | Memory operation ready flag |

### Parameters
| Parameter | Default | Range | Description |
|-----------|---------|--------|-------------|
| `DATA_WIDTH` | 8 | 8/16/32 | Width of data bus in bits |
| `ADDR_WIDTH` | 8 | 4-16 | Width of address bus in bits |
| `DEPTH` | 256 | 16-65536 | Memory depth (2^ADDR_WIDTH) |

---

## âš¡ Circuit Operation & Timing

### Memory Access Cycles

#### 1. Write Operation Timing
```
Clock Cycle: ___â•±â€¾â•²_â•±â€¾â•²_â•±â€¾â•²_â•±â€¾â•²_â•±â€¾â•²_
cs:          ______â•±â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â•²____
we:          ______â•±â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â•²____
addr:        ======<ADDR_VALID>======
data_in:     ======<DATA_VALID>======
ready:       â€¾â€¾â€¾â€¾â€¾â€¾â•²______________â•±â€¾â€¾â€¾
             T0    T1    T2    T3    T4
```

#### 2. Read Operation Timing
```
Clock Cycle: ___â•±â€¾â•²_â•±â€¾â•²_â•±â€¾â•²_â•±â€¾â•²_â•±â€¾â•²_
cs:          ______â•±â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â•²____
re:          ______â•±â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â€¾â•²____
addr:        ======<ADDR_VALID>======
data_out:    ========<DATA_OUT>=====
ready:       â€¾â€¾â€¾â€¾â€¾â€¾â•²______________â•±â€¾â€¾â€¾
             T0    T1    T2    T3    T4
```

### Timing Specifications
- **Setup Time (tsu)**: 2ns (address/data before clock edge)
- **Hold Time (th)**: 1ns (address/data after clock edge)
- **Clock-to-Output (tco)**: 3ns (clock edge to valid data output)
- **Write Pulse Width**: Minimum 1 clock cycle
- **Read Access Time**: 1 clock cycle

---

## ğŸ”§ Detailed Design Explanation

### 1. Memory Array Implementation

```verilog
// Memory array declaration
reg [DATA_WIDTH-1:0] memory_array [0:DEPTH-1];

// Memory initialization (optional)
initial begin
    integer i;
    for (i = 0; i < DEPTH; i = i + 1) begin
        memory_array[i] = {DATA_WIDTH{1'b0}};
    end
end
```

### 2. Address Decoding Logic

The address decoder ensures that only valid memory locations are accessed

```verilog
// Address validation
wire valid_address = (addr < DEPTH);
wire mem_enable = cs & valid_address;
```

### 3. Write Operation State Machine

```
Write FSM States:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    cs & we    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    !cs     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  IDLE   â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚ WRITE   â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚  IDLE   â”‚
â”‚ (ready) â”‚               â”‚(writing)â”‚            â”‚ (ready) â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â†‘                         â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           write complete
```

### 4. Read Operation State Machine

```
Read FSM States:
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    cs & re    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”    !cs     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  IDLE   â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚  READ   â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’â”‚  IDLE   â”‚
â”‚ (ready) â”‚               â”‚(reading)â”‚            â”‚ (ready) â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜               â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
     â†‘                         â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           read complete
```

### 5. Control Logic Implementation

```verilog
always @(posedge clk or posedge rst) begin
    if (rst) begin
        data_out <= {DATA_WIDTH{1'b0}};
        ready <= 1'b1;
    end else begin
        if (mem_enable) begin
            if (we && !re) begin
                // Write operation
                memory_array[addr] <= data_in;
                ready <= 1'b0;
            end else if (re && !we) begin
                // Read operation
                data_out <= memory_array[addr];
                ready <= 1'b0;
            end
        end else begin
            ready <= 1'b1;
        end
    end
end
```

---

## ğŸ“± Applications & Use Cases

### 1. **Microprocessor Cache Memory**
- **L1/L2 Cache Implementation**: High-speed data storage
- **Instruction Cache**: Fast program instruction access
- **Data Cache**: Temporary data storage for CPU operations

### 2. **Embedded System Buffer Memory**
- **FIFO Buffers**: Data streaming applications
- **Circular Buffers**: Audio/video processing
- **Scratch Pad Memory**: Temporary data storage

### 3. **Digital Signal Processing (DSP)**
- **Sample Storage**: Audio/video sample buffering
- **Coefficient Storage**: Filter coefficient memory
- **Intermediate Results**: Computation buffer memory

### 4. **Communication Systems**
- **Packet Buffers**: Network data storage
- **Protocol Stack Memory**: Communication layer buffers
- **Error Correction**: Temporary code storage

### 5. **Graphics Processing**
- **Frame Buffers**: Image/video frame storage
- **Texture Memory**: 3D graphics texture data
- **Vertex Buffers**: 3D model vertex data

### 6. **FPGA Applications**
- **Block RAM (BRAM)**: On-chip memory implementation
- **Distributed RAM**: LUT-based memory
- **Multi-port Memory**: Concurrent access systems

---

