Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 16:55:16 2019
| Host         : yoon-acer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OSC1_LITE_Control_timing_summary_routed.rpt -pb OSC1_LITE_Control_timing_summary_routed.pb -rpx OSC1_LITE_Control_timing_summary_routed.rpx -warn_on_violation
| Design       : OSC1_LITE_Control
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 523 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: clk_counter_reg[0]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: clk_counter_reg[1]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: clk_counter_reg[2]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: clk_counter_reg[3]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: clk_counter_reg[4]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: clk_counter_reg[5]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: clk_counter_reg[6]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: dac_spi0[0]/counter_reg[0]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: dac_spi0[0]/counter_reg[1]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: dac_spi0[0]/counter_reg[2]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: dac_spi0[0]/counter_reg[3]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: dac_spi0[0]/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: okHI/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)

 There are 648 register/latch pins with no clock driven by root clock pin: wi06/ep_dataout_reg[8]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: wi17/ep_dataout_reg[0]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: wi17/ep_dataout_reg[1]/Q (HIGH)

 There are 516 register/latch pins with no clock driven by root clock pin: wi17/ep_dataout_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3268 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.984        0.000                      0                 2614        0.017        0.000                      0                 2614        5.415        0.000                       0                   870  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
okHostClk      {0.000 10.415}     20.830          48.008          
  mmcm0_clk0   {0.260 10.675}     20.830          48.008          
  mmcm0_clkfb  {0.000 10.415}     20.830          48.008          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okHostClk                                                                                                                                                        5.415        0.000                       0                     1  
  mmcm0_clk0        11.121        0.000                      0                 2388        0.017        0.000                      0                 2388        9.165        0.000                       0                   866  
  mmcm0_clkfb                                                                                                                                                   18.675        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okHostClk           6.658        0.000                      0                   17        9.804        0.000                      0                   17  
okHostClk     mmcm0_clk0          7.032        0.000                      0                   86        0.533        0.000                      0                   86  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0              16.995        0.000                      0                  100        0.215        0.000                      0                  100  
**async_default**  okHostClk          mmcm0_clk0               5.984        0.000                      0                  132        1.826        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  okHostClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okHostClk
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { hi_in[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         10.415      5.415      MMCME2_ADV_X0Y0  okHI/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       11.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.121ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.619ns  (logic 4.216ns (43.830%)  route 5.403ns (56.170%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 19.607 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( -0.577 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.613    -0.577    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.877 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.292     4.169    okHI/core0/core0/a0/pc0/move_type_lut/I1
    SLICE_X9Y48          LUT6 (Prop_lut6_I1_O)        0.124     4.293 f  okHI/core0/core0/a0/pc0/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.956     5.249    okHI/core0/core0/a0/pc0/push_pop_lut/I2
    SLICE_X9Y48          LUT5 (Prop_lut5_I2_O)        0.152     5.401 f  okHI/core0/core0/a0/pc0/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.023     6.425    okHI/core0/core0/a0/pc0/push_pop_lut_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I1_O)        0.332     6.757 r  okHI/core0/core0/a0/pc0/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.757    okHI/core0/core0/a0/pc0/stack_loop[1].upper_stack.stack_pointer_lut_n_1
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.290 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.290    okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.stack_muxcy_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.544 r  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           1.131     8.675    okHI/core0/core0/a0/pc0/reset_lut/I2
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.367     9.042 r  okHI/core0/core0/a0/pc0/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     9.042    okHI/core0/core0/a0/pc0/reset_lut_n_1
    SLICE_X9Y43          FDRE                                         r  okHI/core0/core0/a0/pc0/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.450    19.607    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y43          FDRE                                         r  okHI/core0/core0/a0/pc0/internal_reset_flop/C
                         clock pessimism              0.577    20.184    
                         clock uncertainty           -0.050    20.134    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)        0.029    20.163    okHI/core0/core0/a0/pc0/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         20.163    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                 11.121    

Slack (MET) :             11.141ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/run_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        9.645ns  (logic 4.242ns (43.981%)  route 5.403ns (56.019%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 19.607 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( -0.577 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.613    -0.577    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.877 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.292     4.169    okHI/core0/core0/a0/pc0/move_type_lut/I1
    SLICE_X9Y48          LUT6 (Prop_lut6_I1_O)        0.124     4.293 f  okHI/core0/core0/a0/pc0/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.956     5.249    okHI/core0/core0/a0/pc0/push_pop_lut/I2
    SLICE_X9Y48          LUT5 (Prop_lut5_I2_O)        0.152     5.401 f  okHI/core0/core0/a0/pc0/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.023     6.425    okHI/core0/core0/a0/pc0/push_pop_lut_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I1_O)        0.332     6.757 r  okHI/core0/core0/a0/pc0/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.757    okHI/core0/core0/a0/pc0/stack_loop[1].upper_stack.stack_pointer_lut_n_1
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.290 r  okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.290    okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.stack_muxcy_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.544 f  okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           1.131     8.675    okHI/core0/core0/a0/pc0/reset_lut/I2
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.393     9.068 r  okHI/core0/core0/a0/pc0/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     9.068    okHI/core0/core0/a0/pc0/D
    SLICE_X9Y43          FDRE                                         r  okHI/core0/core0/a0/pc0/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.450    19.607    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y43          FDRE                                         r  okHI/core0/core0/a0/pc0/run_flop/C
                         clock pessimism              0.577    20.184    
                         clock uncertainty           -0.050    20.134    
    SLICE_X9Y43          FDRE (Setup_fdre_C_D)        0.075    20.209    okHI/core0/core0/a0/pc0/run_flop
  -------------------------------------------------------------------
                         required time                         20.209    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                 11.141    

Slack (MET) :             11.525ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.758ns  (logic 3.540ns (40.421%)  route 5.218ns (59.579%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 19.608 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( -0.577 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.613    -0.577    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.877 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.313     3.190    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X8Y45          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.343 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.119     4.462    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y44          LUT5 (Prop_lut5_I0_O)        0.357     4.819 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.762     5.582    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.328     5.910 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.063     6.973    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I0_O)        0.124     7.097 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.572     7.670    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     7.794 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.387     8.181    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.451    19.608    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y48          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.577    20.185    
                         clock uncertainty           -0.050    20.135    
    SLICE_X9Y48          FDRE (Setup_fdre_C_R)       -0.429    19.706    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                         19.706    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                 11.525    

Slack (MET) :             11.525ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.758ns  (logic 3.540ns (40.421%)  route 5.218ns (59.579%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 19.608 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( -0.577 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.613    -0.577    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.877 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.313     3.190    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X8Y45          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.343 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.119     4.462    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y44          LUT5 (Prop_lut5_I0_O)        0.357     4.819 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.762     5.582    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.328     5.910 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.063     6.973    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I0_O)        0.124     7.097 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.572     7.670    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     7.794 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.387     8.181    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.451    19.608    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y48          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.577    20.185    
                         clock uncertainty           -0.050    20.135    
    SLICE_X9Y48          FDRE (Setup_fdre_C_R)       -0.429    19.706    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                         19.706    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                 11.525    

Slack (MET) :             11.525ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.758ns  (logic 3.540ns (40.421%)  route 5.218ns (59.579%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 19.608 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( -0.577 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.613    -0.577    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.877 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.313     3.190    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X8Y45          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.343 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.119     4.462    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y44          LUT5 (Prop_lut5_I0_O)        0.357     4.819 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.762     5.582    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.328     5.910 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.063     6.973    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I0_O)        0.124     7.097 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.572     7.670    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     7.794 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.387     8.181    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.451    19.608    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y48          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/C
                         clock pessimism              0.577    20.185    
                         clock uncertainty           -0.050    20.135    
    SLICE_X9Y48          FDRE (Setup_fdre_C_R)       -0.429    19.706    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]
  -------------------------------------------------------------------
                         required time                         19.706    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                 11.525    

Slack (MET) :             11.525ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.758ns  (logic 3.540ns (40.421%)  route 5.218ns (59.579%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 19.608 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( -0.577 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.613    -0.577    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.877 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.313     3.190    okHI/core0/core0/a0/pc0/lower_reg_banks/ADDRC0
    SLICE_X8Y45          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     3.343 f  okHI/core0/core0/a0/pc0/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           1.119     4.462    okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X8Y44          LUT5 (Prop_lut5_I0_O)        0.357     4.819 f  okHI/core0/core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.762     5.582    okHI/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[2]
    SLICE_X8Y47          LUT6 (Prop_lut6_I5_O)        0.328     5.910 f  okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           1.063     6.973    okHI/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X7Y49          LUT3 (Prop_lut3_I0_O)        0.124     7.097 r  okHI/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=11, routed)          0.572     7.670    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_2_n_0
    SLICE_X9Y48          LUT2 (Prop_lut2_I1_O)        0.124     7.794 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1/O
                         net (fo=4, routed)           0.387     8.181    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y48          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.451    19.608    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y48          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/C
                         clock pessimism              0.577    20.185    
                         clock uncertainty           -0.050    20.135    
    SLICE_X9Y48          FDRE (Setup_fdre_C_R)       -0.429    19.706    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]
  -------------------------------------------------------------------
                         required time                         19.706    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                 11.525    

Slack (MET) :             12.026ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.734ns  (logic 4.280ns (49.003%)  route 4.454ns (50.997%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 19.608 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( -0.577 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.613    -0.577    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.877 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.292     4.169    okHI/core0/core0/a0/pc0/move_type_lut/I1
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.152     4.321 f  okHI/core0/core0/a0/pc0/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.964     5.285    okHI/core0/core0/a0/pc0/pc_mode1_lut/I1
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.348     5.633 r  okHI/core0/core0/a0/pc0/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.198     6.831    okHI/core0/core0/a0/pc0/pc_mode1_lut_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.328     7.159 r  okHI/core0/core0/a0/pc0/address_loop[1].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.159    okHI/core0/core0/a0/pc0/address_loop[1].upper_pc.high_int_vector.pc_lut_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  okHI/core0/core0/a0/pc0/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.709    okHI/core0/core0/a0/pc0/address_loop[3].upper_pc.mid_pc.pc_muxcy_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  okHI/core0/core0/a0/pc0/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.823    okHI/core0/core0/a0/pc0/address_loop[7].upper_pc.mid_pc.pc_muxcy_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.157 r  okHI/core0/core0/a0/pc0/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.157    okHI/core0/core0/a0/pc0/address_loop[9].upper_pc.pc_xorcy_n_0
    SLICE_X11Y46         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.451    19.608    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y46         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[9].pc_flop/C
                         clock pessimism              0.563    20.171    
                         clock uncertainty           -0.050    20.121    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.062    20.183    okHI/core0/core0/a0/pc0/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                 12.026    

Slack (MET) :             12.047ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.713ns  (logic 4.259ns (48.880%)  route 4.454ns (51.120%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 19.608 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( -0.577 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.613    -0.577    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.877 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.292     4.169    okHI/core0/core0/a0/pc0/move_type_lut/I1
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.152     4.321 f  okHI/core0/core0/a0/pc0/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.964     5.285    okHI/core0/core0/a0/pc0/pc_mode1_lut/I1
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.348     5.633 r  okHI/core0/core0/a0/pc0/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.198     6.831    okHI/core0/core0/a0/pc0/pc_mode1_lut_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.328     7.159 r  okHI/core0/core0/a0/pc0/address_loop[1].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.159    okHI/core0/core0/a0/pc0/address_loop[1].upper_pc.high_int_vector.pc_lut_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  okHI/core0/core0/a0/pc0/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.709    okHI/core0/core0/a0/pc0/address_loop[3].upper_pc.mid_pc.pc_muxcy_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  okHI/core0/core0/a0/pc0/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.823    okHI/core0/core0/a0/pc0/address_loop[7].upper_pc.mid_pc.pc_muxcy_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.136 r  okHI/core0/core0/a0/pc0/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.136    okHI/core0/core0/a0/pc0/address_loop[11].upper_pc.pc_xorcy_n_0
    SLICE_X11Y46         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.451    19.608    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y46         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[11].pc_flop/C
                         clock pessimism              0.563    20.171    
                         clock uncertainty           -0.050    20.121    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.062    20.183    okHI/core0/core0/a0/pc0/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                 12.047    

Slack (MET) :             12.121ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.639ns  (logic 4.185ns (48.442%)  route 4.454ns (51.558%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 19.608 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( -0.577 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.613    -0.577    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.877 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.292     4.169    okHI/core0/core0/a0/pc0/move_type_lut/I1
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.152     4.321 f  okHI/core0/core0/a0/pc0/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.964     5.285    okHI/core0/core0/a0/pc0/pc_mode1_lut/I1
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.348     5.633 r  okHI/core0/core0/a0/pc0/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.198     6.831    okHI/core0/core0/a0/pc0/pc_mode1_lut_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.328     7.159 r  okHI/core0/core0/a0/pc0/address_loop[1].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.159    okHI/core0/core0/a0/pc0/address_loop[1].upper_pc.high_int_vector.pc_lut_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  okHI/core0/core0/a0/pc0/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.709    okHI/core0/core0/a0/pc0/address_loop[3].upper_pc.mid_pc.pc_muxcy_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  okHI/core0/core0/a0/pc0/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.823    okHI/core0/core0/a0/pc0/address_loop[7].upper_pc.mid_pc.pc_muxcy_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.062 r  okHI/core0/core0/a0/pc0/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.062    okHI/core0/core0/a0/pc0/address_loop[10].upper_pc.pc_xorcy_n_0
    SLICE_X11Y46         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.451    19.608    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y46         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[10].pc_flop/C
                         clock pessimism              0.563    20.171    
                         clock uncertainty           -0.050    20.121    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.062    20.183    okHI/core0/core0/a0/pc0/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                 12.121    

Slack (MET) :             12.137ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        8.623ns  (logic 4.169ns (48.347%)  route 4.454ns (51.653%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 19.608 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.838ns = ( -0.577 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.613    -0.577    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y18         RAMB18E1                                     r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.877 r  okHI/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.292     4.169    okHI/core0/core0/a0/pc0/move_type_lut/I1
    SLICE_X9Y48          LUT5 (Prop_lut5_I1_O)        0.152     4.321 f  okHI/core0/core0/a0/pc0/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.964     5.285    okHI/core0/core0/a0/pc0/pc_mode1_lut/I1
    SLICE_X10Y48         LUT5 (Prop_lut5_I1_O)        0.348     5.633 r  okHI/core0/core0/a0/pc0/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.198     6.831    okHI/core0/core0/a0/pc0/pc_mode1_lut_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I3_O)        0.328     7.159 r  okHI/core0/core0/a0/pc0/address_loop[1].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.159    okHI/core0/core0/a0/pc0/address_loop[1].upper_pc.high_int_vector.pc_lut_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.709 r  okHI/core0/core0/a0/pc0/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.709    okHI/core0/core0/a0/pc0/address_loop[3].upper_pc.mid_pc.pc_muxcy_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.823 r  okHI/core0/core0/a0/pc0/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.823    okHI/core0/core0/a0/pc0/address_loop[7].upper_pc.mid_pc.pc_muxcy_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.046 r  okHI/core0/core0/a0/pc0/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.046    okHI/core0/core0/a0/pc0/address_loop[8].upper_pc.pc_xorcy_n_0
    SLICE_X11Y46         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.451    19.608    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X11Y46         FDRE                                         r  okHI/core0/core0/a0/pc0/address_loop[8].pc_flop/C
                         clock pessimism              0.563    20.171    
                         clock uncertainty           -0.050    20.121    
    SLICE_X11Y46         FDRE (Setup_fdre_C_D)        0.062    20.183    okHI/core0/core0/a0/pc0/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                 12.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.455%)  route 0.216ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( -0.267 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.594    -0.267    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y49          FDRE                                         r  okHI/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141    -0.126 r  okHI/core0/core0/a0/c0/l92ae5a5037b0cc87c9562f3e505d14cf_reg[5]/Q
                         net (fo=2, routed)           0.216     0.090    okHI/core0/core0/a0/c0/p_0_in[4]
    SLICE_X5Y50          FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    -0.505    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y50          FDRE                                         r  okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[5]/C
                         clock pessimism              0.507     0.002    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.071     0.073    okHI/core0/core0/a0/c0/lbe59f904be1e8440c2d6333521aaa29a_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( -0.295 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.566    -0.295    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y46          FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.154 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.104    -0.050    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X8Y46          RAMD32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.836    -0.532    okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X8Y46          RAMD32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.250    -0.282    
    SLICE_X8Y46          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.082    okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( -0.295 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.566    -0.295    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y46          FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.154 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.104    -0.050    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X8Y46          RAMD32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.836    -0.532    okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X8Y46          RAMD32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.250    -0.282    
    SLICE_X8Y46          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.082    okHI/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( -0.295 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.566    -0.295    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y46          FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.154 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.104    -0.050    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X8Y46          RAMD32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.836    -0.532    okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X8Y46          RAMD32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB/CLK
                         clock pessimism              0.250    -0.282    
    SLICE_X8Y46          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.082    okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( -0.295 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.566    -0.295    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y46          FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.154 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.104    -0.050    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X8Y46          RAMD32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.836    -0.532    okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X8Y46          RAMD32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.250    -0.282    
    SLICE_X8Y46          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.082    okHI/core0/core0/a0/pc0/upper_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( -0.295 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.566    -0.295    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y46          FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.154 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.104    -0.050    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X8Y46          RAMD32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.836    -0.532    okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X8Y46          RAMD32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC/CLK
                         clock pessimism              0.250    -0.282    
    SLICE_X8Y46          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.082    okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( -0.295 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.566    -0.295    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y46          FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.154 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.104    -0.050    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X8Y46          RAMD32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.836    -0.532    okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X8Y46          RAMD32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.250    -0.282    
    SLICE_X8Y46          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.082    okHI/core0/core0/a0/pc0/upper_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( -0.295 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.566    -0.295    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y46          FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.154 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.104    -0.050    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X8Y46          RAMS32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.836    -0.532    okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X8Y46          RAMS32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD/CLK
                         clock pessimism              0.250    -0.282    
    SLICE_X8Y46          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.082    okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.449%)  route 0.104ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns = ( -0.532 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.555ns = ( -0.295 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.566    -0.295    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y46          FDRE                                         r  okHI/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.154 r  okHI/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.104    -0.050    okHI/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X8Y46          RAMS32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.836    -0.532    okHI/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X8Y46          RAMS32                                       r  okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.250    -0.282    
    SLICE_X8Y46          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.082    okHI/core0/core0/a0/pc0/upper_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.082    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.424ns  (logic 0.187ns (44.146%)  route 0.237ns (55.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( -0.503 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( -0.267 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.594    -0.267    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X3Y51          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDPE (Prop_fdpe_C_Q)         0.141    -0.126 r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.237     0.111    okHI/core0/core0/a0/l63c75054fda89fe2198c42d141a77a04
    SLICE_X7Y49          LUT3 (Prop_lut3_I2_O)        0.046     0.157 r  okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[3]_i_2/O
                         net (fo=1, routed)           0.000     0.157    okHI/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[3]_i_2_n_0
    SLICE_X7Y49          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.865    -0.503    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y49          FDRE                                         r  okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[3]/C
                         clock pessimism              0.507     0.004    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.105     0.109    okHI/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.157    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 0.260 10.675 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y20     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.830      17.886     RAMB18_X0Y20     okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X1Y4      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X2Y4      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X2Y6      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X2Y5      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y8      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y5      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y6      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.830      18.254     RAMB36_X0Y7      my_amp_pipe/memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y44      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y44      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y44      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y44      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y45      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y45      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y45      okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y45      okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y47      okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y47      okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y44      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y44      okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y44      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y44      okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y45      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y45      okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y45      okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y45      okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y47      okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.415      9.165      SLICE_X6Y47      okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { okHI/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.830      18.675     BUFGCTRL_X0Y5    okHI/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.830      19.581     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.830      79.170     MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.830      192.530    MMCME2_ADV_X0Y0  okHI/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okHostClk

Setup :            0  Failing Endpoints,  Worst Slack        6.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.804ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_out[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        5.703ns  (logic 3.998ns (70.110%)  route 1.705ns (29.890%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.900ns
  Clock Path Skew:        0.826ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y28          FDRE                                         r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.110 r  okHI/core0/core0/l59874d0ad0412d80424d66b41f47de0c_reg/Q
                         net (fo=1, routed)           1.705     1.595    okHI/okCH[0]
    R15                  OBUF (Prop_obuf_I_O)         3.542     5.137 r  okHI/obuf0/O
                         net (fo=0)                   0.000     5.137    hi_out[0]
    R15                                                               r  hi_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -8.900    11.796    
  -------------------------------------------------------------------
                         required time                         11.796    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 okHI/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.130ns  (logic 4.129ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( -0.516 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.674    -0.516    okHI/ti_clk
    OLOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.552     0.036 f  okHI/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001     0.037    okHI/delays[6].iobf0/T
    M16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.577     3.614 r  okHI/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.614    hi_inout[6]
    M16                                                               r  hi_inout[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.121ns  (logic 4.120ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.777ns = ( -0.516 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.674    -0.516    okHI/ti_clk
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.552     0.036 f  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001     0.037    okHI/delays[5].iobf0/T
    N16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.568     3.604 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.604    hi_inout[5]
    N16                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.894ns  (required time - arrival time)
  Source:                 okHI/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.118ns  (logic 4.117ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( -0.517 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.673    -0.517    okHI/ti_clk
    OLOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.552     0.035 f  okHI/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001     0.036    okHI/delays[4].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.565     3.601 r  okHI/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    hi_inout[4]
    P15                                                               r  hi_inout[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  7.894    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 okHI/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.125ns  (logic 4.124ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( -0.524 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.666    -0.524    okHI/ti_clk
    OLOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.552     0.028 f  okHI/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001     0.029    okHI/delays[0].iobf0/T
    T15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.572     3.601 r  okHI/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    hi_inout[0]
    T15                                                               r  hi_inout[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 okHI/delays[13].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[13]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.112ns  (logic 4.111ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.772ns = ( -0.511 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.679    -0.511    okHI/ti_clk
    OLOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y46         FDRE (Prop_fdre_C_Q)         0.552     0.041 f  okHI/delays[13].fdreout1/Q
                         net (fo=1, routed)           0.001     0.042    okHI/delays[13].iobf0/T
    K15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.559     3.601 r  okHI/delays[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    hi_inout[13]
    K15                                                               r  hi_inout[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.897ns  (required time - arrival time)
  Source:                 okHI/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.123ns  (logic 4.122ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.785ns = ( -0.524 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.666    -0.524    okHI/ti_clk
    OLOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.552     0.028 f  okHI/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001     0.029    okHI/delays[1].iobf0/T
    T14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.570     3.599 r  okHI/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.599    hi_inout[1]
    T14                                                               r  hi_inout[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.599    
  -------------------------------------------------------------------
                         slack                                  7.897    

Slack (MET) :             7.899ns  (required time - arrival time)
  Source:                 okHI/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.114ns  (logic 4.113ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.778ns = ( -0.517 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.673    -0.517    okHI/ti_clk
    OLOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.552     0.035 f  okHI/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001     0.036    okHI/delays[3].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561     3.597 r  okHI/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.597    hi_inout[3]
    P16                                                               r  hi_inout[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                  7.899    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.106ns  (logic 4.105ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( -0.512 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.678    -0.512    okHI/ti_clk
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.552     0.040 f  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001     0.041    okHI/delays[11].iobf0/T
    L14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553     3.594 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.594    hi_inout[11]
    L14                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.570ns  (okHostClk rise@20.830ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        4.106ns  (logic 4.105ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.830 - 20.830 ) 
    Source Clock Delay      (SCD):    -0.773ns = ( -0.512 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.678    -0.512    okHI/ti_clk
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.552     0.040 f  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001     0.041    okHI/delays[10].iobf0/T
    M14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.553     3.594 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.594    hi_inout[10]
    M14                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         clock pessimism              0.000    20.830    
                         clock uncertainty           -0.134    20.696    
                         output delay                -9.200    11.496    
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.594    
  -------------------------------------------------------------------
                         slack                                  7.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.804ns  (arrival time - required time)
  Source:                 okHI/delays[0].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[0]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns = ( -0.279 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.582    -0.279    okHI/ti_clk
    OLOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.192    -0.087 r  okHI/delays[0].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.086    okHI/delays[0].iobf0/T
    T15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.738 r  okHI/delays[0].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.738    hi_inout[0]
    T15                                                               r  hi_inout[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  9.804    

Slack (MET) :             9.804ns  (arrival time - required time)
  Source:                 okHI/delays[1].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[1]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.539ns = ( -0.279 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.582    -0.279    okHI/ti_clk
    OLOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.192    -0.087 r  okHI/delays[1].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.086    okHI/delays[1].iobf0/T
    T14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.738 r  okHI/delays[1].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.738    hi_inout[1]
    T14                                                               r  hi_inout[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  9.804    

Slack (MET) :             9.806ns  (arrival time - required time)
  Source:                 okHI/delays[2].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[2]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.537ns = ( -0.277 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.584    -0.277    okHI/ti_clk
    OLOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y31         FDRE (Prop_fdre_C_Q)         0.192    -0.085 r  okHI/delays[2].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.084    okHI/delays[2].iobf0/T
    R16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.740 r  okHI/delays[2].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.740    hi_inout[2]
    R16                                                               r  hi_inout[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  9.806    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[3].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[3]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.585    -0.276    okHI/ti_clk
    OLOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[3].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[3].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[3].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    hi_inout[3]
    P16                                                               r  hi_inout[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[4].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[4]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.585    -0.276    okHI/ti_clk
    OLOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[4].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[4].iobf0/T
    P15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[4].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    hi_inout[4]
    P15                                                               r  hi_inout[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[5].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[5]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.585    -0.276    okHI/ti_clk
    OLOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[5].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[5].iobf0/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[5].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    hi_inout[5]
    N16                                                               r  hi_inout[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.807ns  (arrival time - required time)
  Source:                 okHI/delays[6].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[6]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.536ns = ( -0.276 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.585    -0.276    okHI/ti_clk
    OLOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.192    -0.084 r  okHI/delays[6].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.083    okHI/delays[6].iobf0/T
    M16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.741 r  okHI/delays[6].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.741    hi_inout[6]
    M16                                                               r  hi_inout[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  9.807    

Slack (MET) :             9.809ns  (arrival time - required time)
  Source:                 okHI/delays[10].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[10]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.534ns = ( -0.274 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.587    -0.274    okHI/ti_clk
    OLOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.192    -0.082 r  okHI/delays[10].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.081    okHI/delays[10].iobf0/T
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.743 r  okHI/delays[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.743    hi_inout[10]
    M14                                                               r  hi_inout[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.809ns  (arrival time - required time)
  Source:                 okHI/delays[11].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[11]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.534ns = ( -0.274 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.587    -0.274    okHI/ti_clk
    OLOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y42         FDRE (Prop_fdre_C_Q)         0.192    -0.082 r  okHI/delays[11].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.081    okHI/delays[11].iobf0/T
    L14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.743 r  okHI/delays[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.743    hi_inout[11]
    L14                                                               r  hi_inout[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  9.809    

Slack (MET) :             9.809ns  (arrival time - required time)
  Source:                 okHI/delays[7].fdreout1/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            hi_inout[7]
                            (output port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             okHostClk
  Path Type:              Min at Fast Process Corner
  Requirement:            -0.260ns  (okHostClk rise@0.000ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           9.200ns
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.534ns = ( -0.274 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.587    -0.274    okHI/ti_clk
    OLOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdreout1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y37         FDRE (Prop_fdre_C_Q)         0.192    -0.082 r  okHI/delays[7].fdreout1/Q
                         net (fo=1, routed)           0.001    -0.081    okHI/delays[7].iobf0/T
    M12                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.743 r  okHI/delays[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     0.743    hi_inout[7]
    M12                                                               r  hi_inout[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.134     0.134    
                         output delay                -9.200    -9.066    
  -------------------------------------------------------------------
                         required time                          9.066    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  9.809    





---------------------------------------------------------------------------------------------------
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        7.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.032ns  (required time - arrival time)
  Source:                 hi_inout[0]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[0].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 1.502ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( -1.150 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    T15                                               0.000    11.000 r  hi_inout[0] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[0].iobf0/IO
    T15                  IBUF (Prop_ibuf_I_O)         1.502    12.502 r  okHI/delays[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.502    okHI/iobf0_hi_datain_0
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.523    19.680    okHI/ti_clk
    ILOGIC_X0Y29         FDRE                                         r  okHI/delays[0].fdrein0/C
                         clock pessimism              0.000    19.680    
                         clock uncertainty           -0.134    19.545    
    ILOGIC_X0Y29         FDRE (Setup_fdre_C_D)       -0.011    19.534    okHI/delays[0].fdrein0
  -------------------------------------------------------------------
                         required time                         19.534    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  7.032    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 hi_inout[1]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[1].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 1.500ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( -1.150 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    T14                                               0.000    11.000 r  hi_inout[1] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[1].iobf0/IO
    T14                  IBUF (Prop_ibuf_I_O)         1.500    12.500 r  okHI/delays[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.500    okHI/iobf0_hi_datain_1
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.523    19.680    okHI/ti_clk
    ILOGIC_X0Y30         FDRE                                         r  okHI/delays[1].fdrein0/C
                         clock pessimism              0.000    19.680    
                         clock uncertainty           -0.134    19.545    
    ILOGIC_X0Y30         FDRE (Setup_fdre_C_D)       -0.011    19.534    okHI/delays[1].fdrein0
  -------------------------------------------------------------------
                         required time                         19.534    
                         arrival time                         -12.500    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.034ns  (required time - arrival time)
  Source:                 hi_inout[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[6].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 1.507ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( -1.143 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    M16                                               0.000    11.000 r  hi_inout[6] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[6].iobf0/IO
    M16                  IBUF (Prop_ibuf_I_O)         1.507    12.507 r  okHI/delays[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.507    okHI/iobf0_hi_datain_6
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.530    19.687    okHI/ti_clk
    ILOGIC_X0Y36         FDRE                                         r  okHI/delays[6].fdrein0/C
                         clock pessimism              0.000    19.687    
                         clock uncertainty           -0.134    19.552    
    ILOGIC_X0Y36         FDRE (Setup_fdre_C_D)       -0.011    19.541    okHI/delays[6].fdrein0
  -------------------------------------------------------------------
                         required time                         19.541    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                  7.034    

Slack (MET) :             7.044ns  (required time - arrival time)
  Source:                 hi_inout[5]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[5].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 1.497ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( -1.143 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    N16                                               0.000    11.000 r  hi_inout[5] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[5].iobf0/IO
    N16                  IBUF (Prop_ibuf_I_O)         1.497    12.497 r  okHI/delays[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.497    okHI/iobf0_hi_datain_5
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.530    19.687    okHI/ti_clk
    ILOGIC_X0Y35         FDRE                                         r  okHI/delays[5].fdrein0/C
                         clock pessimism              0.000    19.687    
                         clock uncertainty           -0.134    19.552    
    ILOGIC_X0Y35         FDRE (Setup_fdre_C_D)       -0.011    19.541    okHI/delays[5].fdrein0
  -------------------------------------------------------------------
                         required time                         19.541    
                         arrival time                         -12.497    
  -------------------------------------------------------------------
                         slack                                  7.044    

Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 hi_inout[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[4].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 1.495ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( -1.144 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    P15                                               0.000    11.000 r  hi_inout[4] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[4].iobf0/IO
    P15                  IBUF (Prop_ibuf_I_O)         1.495    12.495 r  okHI/delays[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.495    okHI/iobf0_hi_datain_4
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.529    19.686    okHI/ti_clk
    ILOGIC_X0Y34         FDRE                                         r  okHI/delays[4].fdrein0/C
                         clock pessimism              0.000    19.686    
                         clock uncertainty           -0.134    19.551    
    ILOGIC_X0Y34         FDRE (Setup_fdre_C_D)       -0.011    19.540    okHI/delays[4].fdrein0
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                         -12.495    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 hi_inout[2]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[2].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 1.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( -1.146 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    R16                                               0.000    11.000 r  hi_inout[2] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[2].iobf0/IO
    R16                  IBUF (Prop_ibuf_I_O)         1.490    12.490 r  okHI/delays[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.490    okHI/iobf0_hi_datain_2
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.527    19.684    okHI/ti_clk
    ILOGIC_X0Y31         FDRE                                         r  okHI/delays[2].fdrein0/C
                         clock pessimism              0.000    19.684    
                         clock uncertainty           -0.134    19.549    
    ILOGIC_X0Y31         FDRE (Setup_fdre_C_D)       -0.011    19.538    okHI/delays[2].fdrein0
  -------------------------------------------------------------------
                         required time                         19.538    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 1.491ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( -1.144 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    P16                                               0.000    11.000 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[3].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         1.491    12.491 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.491    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.529    19.686    okHI/ti_clk
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    19.686    
                         clock uncertainty           -0.134    19.551    
    ILOGIC_X0Y33         FDRE (Setup_fdre_C_D)       -0.011    19.540    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                         19.540    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.056ns  (required time - arrival time)
  Source:                 hi_inout[13]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[13].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 1.489ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( -1.139 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    K15                                               0.000    11.000 r  hi_inout[13] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[13].iobf0/IO
    K15                  IBUF (Prop_ibuf_I_O)         1.489    12.489 r  okHI/delays[13].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.489    okHI/iobf0_hi_datain_13
    ILOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.534    19.691    okHI/ti_clk
    ILOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdrein0/C
                         clock pessimism              0.000    19.691    
                         clock uncertainty           -0.134    19.556    
    ILOGIC_X0Y46         FDRE (Setup_fdre_C_D)       -0.011    19.545    okHI/delays[13].fdrein0
  -------------------------------------------------------------------
                         required time                         19.545    
                         arrival time                         -12.489    
  -------------------------------------------------------------------
                         slack                                  7.056    

Slack (MET) :             7.061ns  (required time - arrival time)
  Source:                 hi_inout[11]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[11].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 1.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( -1.140 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    L14                                               0.000    11.000 r  hi_inout[11] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[11].iobf0/IO
    L14                  IBUF (Prop_ibuf_I_O)         1.483    12.483 r  okHI/delays[11].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.483    okHI/iobf0_hi_datain_11
    ILOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.533    19.690    okHI/ti_clk
    ILOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdrein0/C
                         clock pessimism              0.000    19.690    
                         clock uncertainty           -0.134    19.555    
    ILOGIC_X0Y42         FDRE (Setup_fdre_C_D)       -0.011    19.544    okHI/delays[11].fdrein0
  -------------------------------------------------------------------
                         required time                         19.544    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  7.061    

Slack (MET) :             7.062ns  (required time - arrival time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 1.483ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            11.000ns
  Clock Path Skew:        -1.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( -1.140 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                 11.000    11.000    
    M14                                               0.000    11.000 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    11.000    okHI/delays[10].iobf0/IO
    M14                  IBUF (Prop_ibuf_I_O)         1.483    12.483 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.483    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.533    19.690    okHI/ti_clk
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    19.690    
                         clock uncertainty           -0.134    19.555    
    ILOGIC_X0Y41         FDRE (Setup_fdre_C_D)       -0.011    19.544    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                         19.544    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  7.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 hi_inout[9]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[9].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.226ns  (logic 0.226ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    K13                                               0.000    20.830 r  hi_inout[9] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[9].iobf0/IO
    K13                  IBUF (Prop_ibuf_I_O)         0.226    21.056 r  okHI/delays[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.056    okHI/iobf0_hi_datain_9
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.859    20.321    okHI/ti_clk
    ILOGIC_X0Y40         FDRE                                         r  okHI/delays[9].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[9].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.056    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 hi_inout[8]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[8].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    L13                                               0.000    20.830 r  hi_inout[8] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[8].iobf0/IO
    L13                  IBUF (Prop_ibuf_I_O)         0.229    21.059 r  okHI/delays[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.059    okHI/iobf0_hi_datain_8
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.859    20.321    okHI/ti_clk
    ILOGIC_X0Y39         FDRE                                         r  okHI/delays[8].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[8].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.059    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 hi_inout[15]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[15].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.236ns  (logic 0.236ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    J13                                               0.000    20.830 r  hi_inout[15] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[15].iobf0/IO
    J13                  IBUF (Prop_ibuf_I_O)         0.236    21.066 r  okHI/delays[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.066    okHI/iobf0_hi_datain_15
    ILOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.861    20.323    okHI/ti_clk
    ILOGIC_X0Y48         FDRE                                         r  okHI/delays[15].fdrein0/C
                         clock pessimism              0.000    20.323    
                         clock uncertainty            0.134    20.457    
    ILOGIC_X0Y48         FDRE (Hold_fdre_C_D)         0.068    20.525    okHI/delays[15].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.525    
                         arrival time                          21.066    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 hi_inout[7]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[7].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.238ns  (logic 0.238ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    M12                                               0.000    20.830 r  hi_inout[7] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[7].iobf0/IO
    M12                  IBUF (Prop_ibuf_I_O)         0.238    21.068 r  okHI/delays[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.068    okHI/iobf0_hi_datain_7
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.859    20.321    okHI/ti_clk
    ILOGIC_X0Y37         FDRE                                         r  okHI/delays[7].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y37         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[7].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.068    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 hi_inout[14]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[14].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.244ns  (logic 0.244ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( -0.507 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    J14                                               0.000    20.830 r  hi_inout[14] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[14].iobf0/IO
    J14                  IBUF (Prop_ibuf_I_O)         0.244    21.074 r  okHI/delays[14].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.074    okHI/iobf0_hi_datain_14
    ILOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.861    20.323    okHI/ti_clk
    ILOGIC_X0Y47         FDRE                                         r  okHI/delays[14].fdrein0/C
                         clock pessimism              0.000    20.323    
                         clock uncertainty            0.134    20.457    
    ILOGIC_X0Y47         FDRE (Hold_fdre_C_D)         0.068    20.525    okHI/delays[14].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.525    
                         arrival time                          21.074    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 hi_inout[12]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[12].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( -0.508 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    K16                                               0.000    20.830 r  hi_inout[12] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[12].iobf0/IO
    K16                  IBUF (Prop_ibuf_I_O)         0.249    21.079 r  okHI/delays[12].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.079    okHI/iobf0_hi_datain_12
    ILOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.860    20.322    okHI/ti_clk
    ILOGIC_X0Y45         FDRE                                         r  okHI/delays[12].fdrein0/C
                         clock pessimism              0.000    20.322    
                         clock uncertainty            0.134    20.456    
    ILOGIC_X0Y45         FDRE (Hold_fdre_C_D)         0.068    20.524    okHI/delays[12].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.524    
                         arrival time                          21.079    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 hi_inout[10]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[10].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    M14                                               0.000    20.830 r  hi_inout[10] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[10].iobf0/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.251    21.081 r  okHI/delays[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.081    okHI/iobf0_hi_datain_10
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.859    20.321    okHI/ti_clk
    ILOGIC_X0Y41         FDRE                                         r  okHI/delays[10].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[10].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.081    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 hi_inout[11]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[11].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( -0.509 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    L14                                               0.000    20.830 r  hi_inout[11] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[11].iobf0/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.251    21.081 r  okHI/delays[11].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.081    okHI/iobf0_hi_datain_11
    ILOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.859    20.321    okHI/ti_clk
    ILOGIC_X0Y42         FDRE                                         r  okHI/delays[11].fdrein0/C
                         clock pessimism              0.000    20.321    
                         clock uncertainty            0.134    20.455    
    ILOGIC_X0Y42         FDRE (Hold_fdre_C_D)         0.068    20.523    okHI/delays[11].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.523    
                         arrival time                          21.081    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 hi_inout[13]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[13].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns = ( -0.508 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    K15                                               0.000    20.830 r  hi_inout[13] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[13].iobf0/IO
    K15                  IBUF (Prop_ibuf_I_O)         0.257    21.087 r  okHI/delays[13].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.087    okHI/iobf0_hi_datain_13
    ILOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.860    20.322    okHI/ti_clk
    ILOGIC_X0Y46         FDRE                                         r  okHI/delays[13].fdrein0/C
                         clock pessimism              0.000    20.322    
                         clock uncertainty            0.134    20.456    
    ILOGIC_X0Y46         FDRE (Hold_fdre_C_D)         0.068    20.524    okHI/delays[13].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.524    
                         arrival time                          21.087    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 hi_inout[3]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/delays[3].fdrein0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        0.259ns  (logic 0.259ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns = ( -0.511 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P16                                               0.000    20.830 r  hi_inout[3] (INOUT)
                         net (fo=1, unset)            0.000    20.830    okHI/delays[3].iobf0/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.259    21.089 r  okHI/delays[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    21.089    okHI/iobf0_hi_datain_3
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.857    20.319    okHI/ti_clk
    ILOGIC_X0Y33         FDRE                                         r  okHI/delays[3].fdrein0/C
                         clock pessimism              0.000    20.319    
                         clock uncertainty            0.134    20.453    
    ILOGIC_X0Y33         FDRE (Hold_fdre_C_D)         0.068    20.521    okHI/delays[3].fdrein0
  -------------------------------------------------------------------
                         required time                        -20.521    
                         arrival time                          21.089    
  -------------------------------------------------------------------
                         slack                                  0.568    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack       16.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.995ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.240ns  (logic 0.580ns (17.901%)  route 2.660ns (82.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 19.597 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y28          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.545    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.669 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.005     2.674    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y50          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.441    19.597    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y50          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/C
                         clock pessimism              0.483    20.081    
                         clock uncertainty           -0.050    20.030    
    SLICE_X8Y50          FDPE (Recov_fdpe_C_PRE)     -0.361    19.669    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 16.995    

Slack (MET) :             16.995ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.240ns  (logic 0.580ns (17.901%)  route 2.660ns (82.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 19.597 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y28          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.545    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.669 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.005     2.674    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y50          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.441    19.597    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y50          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/C
                         clock pessimism              0.483    20.081    
                         clock uncertainty           -0.050    20.030    
    SLICE_X8Y50          FDPE (Recov_fdpe_C_PRE)     -0.361    19.669    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 16.995    

Slack (MET) :             16.995ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.240ns  (logic 0.580ns (17.901%)  route 2.660ns (82.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 19.597 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y28          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.545    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.669 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.005     2.674    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y50          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.441    19.597    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y50          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/C
                         clock pessimism              0.483    20.081    
                         clock uncertainty           -0.050    20.030    
    SLICE_X8Y50          FDPE (Recov_fdpe_C_PRE)     -0.361    19.669    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 16.995    

Slack (MET) :             16.995ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.240ns  (logic 0.580ns (17.901%)  route 2.660ns (82.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 19.597 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y28          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.545    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.669 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.005     2.674    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y50          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.441    19.597    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y50          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]/C
                         clock pessimism              0.483    20.081    
                         clock uncertainty           -0.050    20.030    
    SLICE_X8Y50          FDCE (Recov_fdce_C_CLR)     -0.361    19.669    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[9]
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 16.995    

Slack (MET) :             16.995ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.240ns  (logic 0.580ns (17.901%)  route 2.660ns (82.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 19.597 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y28          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.545    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.669 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.005     2.674    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y50          FDCE                                         f  okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.441    19.597    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y50          FDCE                                         r  okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/C
                         clock pessimism              0.483    20.081    
                         clock uncertainty           -0.050    20.030    
    SLICE_X8Y50          FDCE (Recov_fdce_C_CLR)     -0.361    19.669    okHI/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg
  -------------------------------------------------------------------
                         required time                         19.669    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 16.995    

Slack (MET) :             17.037ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.240ns  (logic 0.580ns (17.901%)  route 2.660ns (82.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 19.597 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y28          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.545    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.669 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.005     2.674    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y50          FDCE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.441    19.597    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y50          FDCE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]/C
                         clock pessimism              0.483    20.081    
                         clock uncertainty           -0.050    20.030    
    SLICE_X8Y50          FDCE (Recov_fdce_C_CLR)     -0.319    19.711    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[16]
  -------------------------------------------------------------------
                         required time                         19.711    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 17.037    

Slack (MET) :             17.037ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.240ns  (logic 0.580ns (17.901%)  route 2.660ns (82.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 19.597 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y28          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.545    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.669 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.005     2.674    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y50          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.441    19.597    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y50          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism              0.483    20.081    
                         clock uncertainty           -0.050    20.030    
    SLICE_X8Y50          FDPE (Recov_fdpe_C_PRE)     -0.319    19.711    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                         19.711    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 17.037    

Slack (MET) :             17.037ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.240ns  (logic 0.580ns (17.901%)  route 2.660ns (82.099%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 19.597 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y28          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.545    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.669 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          2.005     2.674    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y50          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.441    19.597    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y50          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]/C
                         clock pessimism              0.483    20.081    
                         clock uncertainty           -0.050    20.030    
    SLICE_X8Y50          FDPE (Recov_fdpe_C_PRE)     -0.319    19.711    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[8]
  -------------------------------------------------------------------
                         required time                         19.711    
                         arrival time                          -2.674    
  -------------------------------------------------------------------
                         slack                                 17.037    

Slack (MET) :             17.092ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.142ns  (logic 0.580ns (18.459%)  route 2.562ns (81.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 19.596 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y28          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.545    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.669 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.907     2.577    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y53          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.440    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y53          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.483    20.080    
                         clock uncertainty           -0.050    20.029    
    SLICE_X8Y53          FDPE (Recov_fdpe_C_PRE)     -0.361    19.668    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                         19.668    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                 17.092    

Slack (MET) :             17.092ns  (required time - arrival time)
  Source:                 okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.830ns  (mmcm0_clk0 rise@21.090ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        3.142ns  (logic 0.580ns (18.459%)  route 2.562ns (81.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 19.596 - 21.090 ) 
    Source Clock Delay      (SCD):    -0.826ns = ( -0.566 - 0.260 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.050ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.779 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.233     3.012    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -3.952 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.666    -2.286    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.190 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.624    -0.566    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X3Y28          FDRE                                         r  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456    -0.110 f  okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.655     0.545    okHI/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X3Y28          LUT5 (Prop_lut5_I0_O)        0.124     0.669 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.907     2.577    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y53          FDPE                                         f  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.440    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y53          FDPE                                         r  okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]/C
                         clock pessimism              0.483    20.080    
                         clock uncertainty           -0.050    20.029    
    SLICE_X8Y53          FDPE (Recov_fdpe_C_PRE)     -0.361    19.668    okHI/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[11]
  -------------------------------------------------------------------
                         required time                         19.668    
                         arrival time                          -2.577    
  -------------------------------------------------------------------
                         slack                                 17.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.722%)  route 0.277ns (66.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( -0.268 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.593    -0.268    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y45          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.127 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.277     0.150    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X6Y50          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    -0.505    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X6Y50          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.507     0.002    
    SLICE_X6Y50          FDCE (Remov_fdce_C_CLR)     -0.067    -0.065    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.722%)  route 0.277ns (66.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( -0.268 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.593    -0.268    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y45          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.127 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.277     0.150    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X6Y50          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    -0.505    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X6Y50          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.507     0.002    
    SLICE_X6Y50          FDCE (Remov_fdce_C_CLR)     -0.067    -0.065    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.722%)  route 0.277ns (66.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( -0.268 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.593    -0.268    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y45          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.127 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.277     0.150    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X6Y50          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    -0.505    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X6Y50          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.507     0.002    
    SLICE_X6Y50          FDCE (Remov_fdce_C_CLR)     -0.067    -0.065    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.722%)  route 0.277ns (66.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( -0.268 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.593    -0.268    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y45          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.127 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.277     0.150    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X6Y50          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    -0.505    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X6Y50          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.507     0.002    
    SLICE_X6Y50          FDCE (Remov_fdce_C_CLR)     -0.067    -0.065    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.722%)  route 0.277ns (66.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( -0.268 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.593    -0.268    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y45          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.127 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.277     0.150    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X6Y50          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    -0.505    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X6Y50          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.507     0.002    
    SLICE_X6Y50          FDCE (Remov_fdce_C_CLR)     -0.067    -0.065    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.722%)  route 0.277ns (66.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( -0.268 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.593    -0.268    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y45          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.127 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.277     0.150    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X6Y50          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    -0.505    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X6Y50          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.507     0.002    
    SLICE_X6Y50          FDCE (Remov_fdce_C_CLR)     -0.067    -0.065    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.065    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.722%)  route 0.277ns (66.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( -0.268 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.593    -0.268    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y45          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.127 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.277     0.150    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X7Y50          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    -0.505    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X7Y50          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.507     0.002    
    SLICE_X7Y50          FDCE (Remov_fdce_C_CLR)     -0.092    -0.090    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.722%)  route 0.277ns (66.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( -0.268 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.593    -0.268    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y45          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.127 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.277     0.150    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X7Y50          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    -0.505    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X7Y50          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.507     0.002    
    SLICE_X7Y50          FDCE (Remov_fdce_C_CLR)     -0.092    -0.090    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.722%)  route 0.277ns (66.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( -0.268 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.593    -0.268    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y45          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.127 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.277     0.150    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X7Y50          FDCE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    -0.505    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X7Y50          FDCE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.507     0.002    
    SLICE_X7Y50          FDCE (Remov_fdce_C_CLR)     -0.092    -0.090    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@0.260ns - mmcm0_clk0 rise@0.260ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.722%)  route 0.277ns (66.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( -0.268 - 0.260 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.547 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.440     0.987    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.376 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.489    -0.887    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.861 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.593    -0.268    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X5Y45          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.127 f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=14, routed)          0.277     0.150    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rd_rst_i
    SLICE_X7Y50          FDPE                                         f  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      0.260     0.260 r  
    N11                                               0.000     0.260 r  hi_in[0] (IN)
                         net (fo=0)                   0.000     0.260    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.735 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480     1.215    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -1.930 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    -1.397    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.368 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    -0.505    okHI/core0/core0/a0/cb0/U0/clk
    SLICE_X7Y50          FDPE                                         r  okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.507     0.002    
    SLICE_X7Y50          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.093    okHI/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  okHostClk
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        5.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.624ns (25.310%)  route 4.793ns (74.690%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  hi_in_IBUF[4]_inst/O
                         net (fo=12, routed)          1.689     9.889    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124    10.013 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          3.104    13.117    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y56         FDCE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.440    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y56         FDCE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X14Y56         FDCE (Recov_fdce_C_CLR)     -0.361    19.101    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[1]
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.624ns (25.310%)  route 4.793ns (74.690%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  hi_in_IBUF[4]_inst/O
                         net (fo=12, routed)          1.689     9.889    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124    10.013 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          3.104    13.117    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y56         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.440    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y56         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X14Y56         FDPE (Recov_fdpe_C_PRE)     -0.361    19.101    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[2]
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.624ns (25.310%)  route 4.793ns (74.690%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  hi_in_IBUF[4]_inst/O
                         net (fo=12, routed)          1.689     9.889    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124    10.013 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          3.104    13.117    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X15Y56         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.440    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y56         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X15Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    19.103    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[3]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.624ns (25.310%)  route 4.793ns (74.690%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  hi_in_IBUF[4]_inst/O
                         net (fo=12, routed)          1.689     9.889    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124    10.013 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          3.104    13.117    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X15Y56         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.440    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y56         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X15Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    19.103    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[4]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             5.986ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.624ns (25.310%)  route 4.793ns (74.690%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  hi_in_IBUF[4]_inst/O
                         net (fo=12, routed)          1.689     9.889    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124    10.013 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          3.104    13.117    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X15Y56         FDPE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.440    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X15Y56         FDPE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X15Y56         FDPE (Recov_fdpe_C_PRE)     -0.359    19.103    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[5]
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                  5.986    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 1.624ns (25.310%)  route 4.793ns (74.690%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  hi_in_IBUF[4]_inst/O
                         net (fo=12, routed)          1.689     9.889    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124    10.013 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          3.104    13.117    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X14Y56         FDCE                                         f  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.440    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X14Y56         FDCE                                         r  okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X14Y56         FDCE (Recov_fdce_C_CLR)     -0.319    19.143    okHI/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381_reg[0]
  -------------------------------------------------------------------
                         required time                         19.143    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 1.624ns (25.699%)  route 4.696ns (74.301%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  hi_in_IBUF[4]_inst/O
                         net (fo=12, routed)          1.689     9.889    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124    10.013 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          3.007    13.020    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y55          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.440    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y55          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X9Y55          FDCE (Recov_fdce_C_CLR)     -0.405    19.057    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[11]
  -------------------------------------------------------------------
                         required time                         19.057    
                         arrival time                         -13.020    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 1.624ns (25.699%)  route 4.696ns (74.301%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  hi_in_IBUF[4]_inst/O
                         net (fo=12, routed)          1.689     9.889    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124    10.013 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          3.007    13.020    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y55          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.440    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y55          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X9Y55          FDCE (Recov_fdce_C_CLR)     -0.405    19.057    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[12]
  -------------------------------------------------------------------
                         required time                         19.057    
                         arrival time                         -13.020    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[45]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 1.624ns (25.699%)  route 4.696ns (74.301%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  hi_in_IBUF[4]_inst/O
                         net (fo=12, routed)          1.689     9.889    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124    10.013 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          3.007    13.020    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y55          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.440    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y55          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[45]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X9Y55          FDCE (Recov_fdce_C_CLR)     -0.405    19.057    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[45]
  -------------------------------------------------------------------
                         required time                         19.057    
                         arrival time                         -13.020    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 hi_in[4]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[46]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            21.090ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 1.624ns (25.699%)  route 4.696ns (74.301%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            6.700ns
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( -1.234 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                      0.000     0.000 r  
                         input delay                  6.700     6.700    
    T13                                               0.000     6.700 f  hi_in[4] (IN)
                         net (fo=0)                   0.000     6.700    hi_in[4]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     8.200 f  hi_in_IBUF[4]_inst/O
                         net (fo=12, routed)          1.689     9.889    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I0_O)        0.124    10.013 f  okHI/core0/core0/l008c72ad3b3ec61be52cde84a395c4fa_i_1/O
                         net (fo=93, routed)          3.007    13.020    okHI/core0/core0/lab4325c385c0fcaa4cd26acd21308822
    SLICE_X9Y55          FDCE                                         f  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         1.448    22.538 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           1.162    23.700    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.479 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.587    18.066    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.157 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         1.440    19.596    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y55          FDCE                                         r  okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[46]/C
                         clock pessimism              0.000    19.596    
                         clock uncertainty           -0.134    19.462    
    SLICE_X9Y55          FDCE (Recov_fdce_C_CLR)     -0.405    19.057    okHI/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30_reg[46]
  -------------------------------------------------------------------
                         required time                         19.057    
                         arrival time                         -13.020    
  -------------------------------------------------------------------
                         slack                                  6.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.826ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.364ns  (logic 0.341ns (25.031%)  route 1.023ns (74.969%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( -0.504 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.657    21.783    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.045    21.828 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.366    22.194    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y44          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.864    20.326    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y44          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]/C
                         clock pessimism              0.000    20.326    
                         clock uncertainty            0.134    20.460    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.092    20.368    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[16]
  -------------------------------------------------------------------
                         required time                        -20.368    
                         arrival time                          22.194    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.364ns  (logic 0.341ns (25.031%)  route 1.023ns (74.969%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( -0.504 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.657    21.783    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.045    21.828 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.366    22.194    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y44          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.864    20.326    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y44          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]/C
                         clock pessimism              0.000    20.326    
                         clock uncertainty            0.134    20.460    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.092    20.368    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[17]
  -------------------------------------------------------------------
                         required time                        -20.368    
                         arrival time                          22.194    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[18]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.364ns  (logic 0.341ns (25.031%)  route 1.023ns (74.969%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( -0.504 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.657    21.783    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.045    21.828 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.366    22.194    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y44          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.864    20.326    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y44          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[18]/C
                         clock pessimism              0.000    20.326    
                         clock uncertainty            0.134    20.460    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.092    20.368    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[18]
  -------------------------------------------------------------------
                         required time                        -20.368    
                         arrival time                          22.194    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[19]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.364ns  (logic 0.341ns (25.031%)  route 1.023ns (74.969%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( -0.504 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.657    21.783    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.045    21.828 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.366    22.194    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y44          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.864    20.326    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y44          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[19]/C
                         clock pessimism              0.000    20.326    
                         clock uncertainty            0.134    20.460    
    SLICE_X4Y44          FDCE (Remov_fdce_C_CLR)     -0.092    20.368    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[19]
  -------------------------------------------------------------------
                         required time                        -20.368    
                         arrival time                          22.194    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.366ns  (logic 0.341ns (25.002%)  route 1.024ns (74.998%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.657    21.783    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.045    21.828 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.367    22.196    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y40          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    20.325    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y40          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]/C
                         clock pessimism              0.000    20.325    
                         clock uncertainty            0.134    20.459    
    SLICE_X4Y40          FDCE (Remov_fdce_C_CLR)     -0.092    20.367    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[0]
  -------------------------------------------------------------------
                         required time                        -20.367    
                         arrival time                          22.196    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.366ns  (logic 0.341ns (25.002%)  route 1.024ns (74.998%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.657    21.783    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.045    21.828 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.367    22.196    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y40          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    20.325    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y40          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]/C
                         clock pessimism              0.000    20.325    
                         clock uncertainty            0.134    20.459    
    SLICE_X4Y40          FDCE (Remov_fdce_C_CLR)     -0.092    20.367    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.367    
                         arrival time                          22.196    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.366ns  (logic 0.341ns (25.002%)  route 1.024ns (74.998%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.657    21.783    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.045    21.828 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.367    22.196    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y40          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    20.325    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y40          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]/C
                         clock pessimism              0.000    20.325    
                         clock uncertainty            0.134    20.459    
    SLICE_X4Y40          FDCE (Remov_fdce_C_CLR)     -0.092    20.367    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.367    
                         arrival time                          22.196    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.828ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.366ns  (logic 0.341ns (25.002%)  route 1.024ns (74.998%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.657    21.783    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.045    21.828 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.367    22.196    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y40          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    20.325    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y40          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]/C
                         clock pessimism              0.000    20.325    
                         clock uncertainty            0.134    20.459    
    SLICE_X4Y40          FDCE (Remov_fdce_C_CLR)     -0.092    20.367    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[3]
  -------------------------------------------------------------------
                         required time                        -20.367    
                         arrival time                          22.196    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.894ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.431ns  (logic 0.341ns (23.853%)  route 1.090ns (76.147%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.657    21.783    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.045    21.828 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.433    22.261    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y41          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    20.325    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y41          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]/C
                         clock pessimism              0.000    20.325    
                         clock uncertainty            0.134    20.459    
    SLICE_X4Y41          FDCE (Remov_fdce_C_CLR)     -0.092    20.367    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[4]
  -------------------------------------------------------------------
                         required time                        -20.367    
                         arrival time                          22.261    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.894ns  (arrival time - required time)
  Source:                 hi_in[6]
                            (input port clocked by okHostClk  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@0.260ns fall@10.675ns period=20.830ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.260ns  (mmcm0_clk0 rise@21.090ns - okHostClk rise@20.830ns)
  Data Path Delay:        1.431ns  (logic 0.341ns (23.853%)  route 1.090ns (76.147%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( -0.505 - 0.260 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 20.830 - 20.830 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.084ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okHostClk rise edge)
                                                     20.830    20.830 r  
                         input delay                  0.000    20.830    
    P11                                               0.000    20.830 f  hi_in[6] (IN)
                         net (fo=0)                   0.000    20.830    hi_in[6]
    P11                  IBUF (Prop_ibuf_I_O)         0.296    21.126 f  hi_in_IBUF[6]_inst/O
                         net (fo=11, routed)          0.657    21.783    okHI/core0/core0/l53f03e7bfee57ef62086f575f0ec7cf5[2]
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.045    21.828 f  okHI/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          0.433    22.261    okHI/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X4Y41          FDCE                                         f  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     21.090    21.090 r  
    N11                                               0.000    21.090 r  hi_in[0] (IN)
                         net (fo=0)                   0.000    21.090    okHI/hi_in[0]
    N11                  IBUF (Prop_ibuf_I_O)         0.475    21.565 r  okHI/hi_in0_bufg/O
                         net (fo=1, routed)           0.480    22.045    okHI/hi_in0_ibufg
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    18.900 r  okHI/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.534    19.433    okHI/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.462 r  okHI/mmcm0_bufg/O
                         net (fo=864, routed)         0.863    20.325    okHI/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X4Y41          FDCE                                         r  okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]/C
                         clock pessimism              0.000    20.325    
                         clock uncertainty            0.134    20.459    
    SLICE_X4Y41          FDCE (Remov_fdce_C_CLR)     -0.092    20.367    okHI/core0/core0/a0/l0c94b19b36beba84283b1c1a65aa73f3_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.367    
                         arrival time                          22.261    
  -------------------------------------------------------------------
                         slack                                  1.894    





