# 
# Synthesis run script generated by Vivado
# 

namespace eval rt {
    variable rc
}
set rt::rc [catch {
  uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    rt::HARTNDb_resetJobStats
    rt::HARTNDb_resetSystemStats
    rt::HARTNDb_startSystemStats
    rt::HARTNDb_startJobStats
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg true
    rt::set_parameter enableParallelHelperSpawn true
    set ::env(RT_TMP) "./.Xil/Vivado-30469-SirisLi-Desktop/realtime/tmp"
    if { [ info exists ::env(RT_TMP) ] } {
      file delete -force $::env(RT_TMP)
      file mkdir $::env(RT_TMP)
    }

    rt::delete_design

    set rt::partid xczu15eg-ffvb1156-2-e

    set rt::multiChipSynthesisFlow false
    source $::env(SYNTH_COMMON)/common_vhdl.tcl
    set rt::defaultWorkLibName xil_defaultlib

    set rt::useElabCache false
    if {$rt::useElabCache == false} {
      rt::read_verilog -sv -include {
    /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/axi_sd_bridge/include
    /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/include
    /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/include
    /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/include
    /home/sirisli/soc_code_yqjing/corev_apu/register_interface/include
    /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/include/common_cells
    /home/sirisli/soc_code_yqjing/corev_apu/fpga/src
    /home/sirisli/soc_code_yqjing/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen
    /home/sirisli/soc_code_yqjing/corev_apu/fpga/xilinx/xlnx_bram_128x64/xlnx_bram_128x64.srcs/sources_1/ip/xlnx_bram_128x64
  } {
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/include/common_cells/registers.svh
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/genesysii.svh
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/src/axi_pkg.sv
      /home/sirisli/soc_code_yqjing/CIM_CORE/CIM_Core/CIM_Core_AXI_intf.sv
      /home/sirisli/soc_code_yqjing/CIM_CORE/CIM_Core/CIM_Core_eDRAM_addr_map_pkg.sv
      /home/sirisli/soc_code_yqjing/CIM_CORE/CIM_Core/CIM_Core_eDRAM_mem_addr_demux.sv
      /home/sirisli/soc_code_yqjing/CIM_CORE/CIM_Core/CIM_Core_macro_addr_map_pkg.sv
      /home/sirisli/soc_code_yqjing/CIM_CORE/CIM_Core/CIM_Core_macro_mem_addr_demux.sv
      /home/sirisli/soc_code_yqjing/CIM_CORE/CIM_Core/CIM_Core_mem_ctrl_demux.sv
      /home/sirisli/soc_code_yqjing/CIM_CORE/CIM_ctrl_logic/CIM_Core_regs.sv
      /home/sirisli/soc_code_yqjing/CIM_CORE/CIM_Core_wrapper.sv
      /home/sirisli/soc_code_yqjing/CIM_CORE/CIM_Core/CIM_core_reg_intf.sv
      /home/sirisli/soc_code_yqjing/CIM_CORE/CIM_ctrl_logic/CIM_ctrl_logic_wrapper.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv
      /home/sirisli/soc_code_yqjing/core/include/config_pkg.sv
      /home/sirisli/soc_code_yqjing/core/include/cv64a6_imafdc_sv39_config_pkg.sv
      /home/sirisli/soc_code_yqjing/core/include/riscv_pkg.sv
      /home/sirisli/soc_code_yqjing/core/include/ariane_pkg.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv
      /home/sirisli/soc_code_yqjing/core/include/acc_pkg.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/cf_math_pkg.sv
      /home/sirisli/soc_code_yqjing/core/acc_dispatcher.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/addr_decode.sv
      /home/sirisli/soc_code_yqjing/core/alu.sv
      /home/sirisli/soc_code_yqjing/core/amo_buffer.sv
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_timer/apb_timer.sv
      /home/sirisli/soc_code_yqjing/corev_apu/register_interface/src/apb_to_reg.sv
      /home/sirisli/soc_code_yqjing/corev_apu/tb/ariane_axi_pkg.sv
      /home/sirisli/soc_code_yqjing/core/include/cvxif_pkg.sv
      /home/sirisli/soc_code_yqjing/corev_apu/src/ariane.sv
      /home/sirisli/soc_code_yqjing/corev_apu/tb/ariane_soc_pkg.sv
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/ariane_peripherals_xilinx.sv
      /home/sirisli/soc_code_yqjing/core/ariane_regfile_ff.sv
      /home/sirisli/soc_code_yqjing/core/ariane_regfile_fpga.sv
      /home/sirisli/soc_code_yqjing/corev_apu/riscv-dbg/src/dm_pkg.sv
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv
      /home/sirisli/soc_code_yqjing/corev_apu/axi_mem_if/src/axi2mem.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/axi_adapter.sv
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/src/axi_atop_filter.sv
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/src/axi_demux.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/src/axi_dw_converter.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/src/axi_dw_downsizer.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/src/axi_dw_upsizer.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/src/axi_err_slv.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/src/axi_id_prepend.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/src/axi_intf.sv
      /home/sirisli/soc_code_yqjing/corev_apu/clint/axi_lite_interface.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/src/axi_mux.sv
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv
      /home/sirisli/soc_code_yqjing/corev_apu/src/axi_riscv_atomics/src/axi_res_tbl.sv
      /home/sirisli/soc_code_yqjing/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv
      /home/sirisli/soc_code_yqjing/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv
      /home/sirisli/soc_code_yqjing/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics.sv
      /home/sirisli/soc_code_yqjing/corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv
      /home/sirisli/soc_code_yqjing/corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv
      /home/sirisli/soc_code_yqjing/core/axi_shim.sv
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/src/axi_xbar.sv
      /home/sirisli/soc_code_yqjing/core/frontend/bht.sv
      /home/sirisli/soc_code_yqjing/corev_apu/bootrom/bootrom.sv
      /home/sirisli/soc_code_yqjing/core/branch_unit.sv
      /home/sirisli/soc_code_yqjing/core/frontend/btb.sv
      /home/sirisli/soc_code_yqjing/core/include/std_cache_pkg.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/cache_ctrl.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/cdc_2phase.sv
      /home/sirisli/soc_code_yqjing/corev_apu/clint/clint.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv
      /home/sirisli/soc_code_yqjing/core/commit_stage.sv
      /home/sirisli/soc_code_yqjing/core/compressed_decoder.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
      /home/sirisli/soc_code_yqjing/core/controller.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/counter.sv
      /home/sirisli/soc_code_yqjing/core/csr_buffer.sv
      /home/sirisli/soc_code_yqjing/core/csr_regfile.sv
      /home/sirisli/soc_code_yqjing/core/cva6.sv
      /home/sirisli/soc_code_yqjing/core/cva6_accel_first_pass_decoder_stub.sv
      /home/sirisli/soc_code_yqjing/core/include/cva6_hpdcache_default_config_pkg.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/cva6_hpdcache_if_adapter.sv
      /home/sirisli/soc_code_yqjing/core/include/wt_cache_pkg.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_pkg.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/cva6_hpdcache_subsystem.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/cva6_hpdcache_subsystem_axi_arbiter.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/cva6_icache.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/cva6_icache_axi_wrapper.sv
      /home/sirisli/soc_code_yqjing/core/mmu_sv32/cva6_mmu_sv32.sv
      /home/sirisli/soc_code_yqjing/core/mmu_sv32/cva6_ptw_sv32.sv
      /home/sirisli/soc_code_yqjing/core/mmu_sv32/cva6_shared_tlb_sv32.sv
      /home/sirisli/soc_code_yqjing/core/mmu_sv32/cva6_tlb_sv32.sv
      /home/sirisli/soc_code_yqjing/core/cvxif_example/include/cvxif_instr_pkg.sv
      /home/sirisli/soc_code_yqjing/core/cvxif_example/cvxif_example_coprocessor.sv
      /home/sirisli/soc_code_yqjing/core/cvxif_fu.sv
      /home/sirisli/soc_code_yqjing/corev_apu/riscv-dbg/debug_rom/debug_rom.sv
      /home/sirisli/soc_code_yqjing/core/decoder.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/delta_counter.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
      /home/sirisli/soc_code_yqjing/corev_apu/riscv-dbg/src/dm_csrs.sv
      /home/sirisli/soc_code_yqjing/corev_apu/riscv-dbg/src/dm_mem.sv
      /home/sirisli/soc_code_yqjing/corev_apu/riscv-dbg/src/dm_sba.sv
      /home/sirisli/soc_code_yqjing/corev_apu/riscv-dbg/src/dm_top.sv
      /home/sirisli/soc_code_yqjing/corev_apu/riscv-dbg/src/dmi_cdc.sv
      /home/sirisli/soc_code_yqjing/corev_apu/riscv-dbg/src/dmi_jtag.sv
      /home/sirisli/soc_code_yqjing/corev_apu/riscv-dbg/src/dmi_jtag_tap.sv
      /home/sirisli/soc_code_yqjing/core/ex_stage.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/exp_backoff.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/fall_through_register.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/deprecated/fifo_v1.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/fifo_v3.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpnew_cast_multi.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpnew_classifier.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpnew_fma.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_block.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpnew_opgroup_multifmt_slice.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpnew_top.sv
      /home/sirisli/soc_code_yqjing/core/fpu_wrap.sv
      /home/sirisli/soc_code_yqjing/core/frontend/frontend.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_amo.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_core_arbiter.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl_pe.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_demux.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_read_arbiter.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_req_write_arbiter.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_resp_demux.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_read.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/utils/hpdcache_mem_to_axi_write.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memarray.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr_to_cache_set.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_mux.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_plru.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_prio_1hot_encoder.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wbyteenable_1rw.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_regbank_wmask_1rw.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_1rw.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wbyteenable.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wbyteenable_1rw.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sram_wmask.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/macros/behav/hpdcache_sram_wmask_1rw.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_sync_buffer.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf_wrapper.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_arb.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/id_queue.sv
      /home/sirisli/soc_code_yqjing/core/id_stage.sv
      /home/sirisli/soc_code_yqjing/core/cvxif_example/instr_decoder.sv
      /home/sirisli/soc_code_yqjing/core/frontend/instr_queue.sv
      /home/sirisli/soc_code_yqjing/core/instr_realign.sv
      /home/sirisli/soc_code_yqjing/core/frontend/instr_scan.sv
      /home/sirisli/soc_code_yqjing/core/issue_read_operands.sv
      /home/sirisli/soc_code_yqjing/core/issue_stage.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/lfsr.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/lfsr_8bit.sv
      /home/sirisli/soc_code_yqjing/core/load_store_unit.sv
      /home/sirisli/soc_code_yqjing/core/load_unit.sv
      /home/sirisli/soc_code_yqjing/core/lsu_bypass.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/lzc.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/miss_handler.sv
      /home/sirisli/soc_code_yqjing/core/mmu_sv39/mmu.sv
      /home/sirisli/soc_code_yqjing/core/mult.sv
      /home/sirisli/soc_code_yqjing/core/multiplier.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/onehot_to_bin.sv
      /home/sirisli/soc_code_yqjing/core/perf_counters.sv
      /home/sirisli/soc_code_yqjing/corev_apu/rv_plic/rtl/plic_regmap.sv
      /home/sirisli/soc_code_yqjing/corev_apu/rv_plic/rtl/plic_top.sv
      /home/sirisli/soc_code_yqjing/core/pmp/src/pmp.sv
      /home/sirisli/soc_code_yqjing/core/pmp/src/pmp_entry.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/popcount.sv
      /home/sirisli/soc_code_yqjing/vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
      /home/sirisli/soc_code_yqjing/core/mmu_sv39/ptw.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv
      /home/sirisli/soc_code_yqjing/core/frontend/ras.sv
      /home/sirisli/soc_code_yqjing/corev_apu/register_interface/src/reg_intf.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/rr_arb_tree.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/rstgen.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/rstgen_bypass.sv
      /home/sirisli/soc_code_yqjing/corev_apu/rv_plic/rtl/rv_plic_gateway.sv
      /home/sirisli/soc_code_yqjing/corev_apu/rv_plic/rtl/rv_plic_target.sv
      /home/sirisli/soc_code_yqjing/core/scoreboard.sv
      /home/sirisli/soc_code_yqjing/core/serdiv.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/shift_reg.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/spill_register.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/spill_register_flushable.sv
      /home/sirisli/soc_code_yqjing/common/local/util/sram.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/std_cache_subsystem.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/std_nbdcache.sv
      /home/sirisli/soc_code_yqjing/core/store_buffer.sv
      /home/sirisli/soc_code_yqjing/core/store_unit.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/stream_arbiter.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/stream_arbiter_flushable.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/stream_demux.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/stream_mux.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/src/stream_register.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/tag_cmp.sv
      /home/sirisli/soc_code_yqjing/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv
      /home/sirisli/soc_code_yqjing/common/local/util/tc_sram_fpga_wrapper.sv
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_timer/timer.sv
      /home/sirisli/soc_code_yqjing/core/mmu_sv39/tlb.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/wt_axi_adapter.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/wt_cache_subsystem.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/wt_dcache.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/wt_dcache_ctrl.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/wt_dcache_mem.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/wt_dcache_missunit.sv
      /home/sirisli/soc_code_yqjing/core/cache_subsystem/wt_dcache_wbuffer.sv
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/ariane_xilinx.sv
      /opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
      /opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
    }
      rt::read_verilog -include {
    /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/axi_sd_bridge/include
    /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/include
    /home/sirisli/soc_code_yqjing/vendor/pulp-platform/axi/include
    /home/sirisli/soc_code_yqjing/core/cache_subsystem/hpdcache/rtl/include
    /home/sirisli/soc_code_yqjing/corev_apu/register_interface/include
    /home/sirisli/soc_code_yqjing/vendor/pulp-platform/common_cells/include/common_cells
    /home/sirisli/soc_code_yqjing/corev_apu/fpga/src
    /home/sirisli/soc_code_yqjing/corev_apu/fpga/xilinx/xlnx_clk_gen/xlnx_clk_gen.srcs/sources_1/ip/xlnx_clk_gen
    /home/sirisli/soc_code_yqjing/corev_apu/fpga/xilinx/xlnx_bram_128x64/xlnx_bram_128x64.srcs/sources_1/ip/xlnx_bram_128x64
  } {
      ./.Xil/Vivado-30469-SirisLi-Desktop/realtime/xlnx_clk_gen_stub.v
      ./.Xil/Vivado-30469-SirisLi-Desktop/realtime/xlnx_bram_512x32_stub.v
      ./.Xil/Vivado-30469-SirisLi-Desktop/realtime/xlnx_bram_1024x32_stub.v
      ./.Xil/Vivado-30469-SirisLi-Desktop/realtime/xlnx_bram_128x64_stub.v
    }
      rt::read_vhdl -lib xil_defaultlib {
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_uart/src/apb_uart.vhd
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_uart/src/slib_counter.vhd
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd
      /home/sirisli/soc_code_yqjing/corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd
    }
      rt::read_vhdl -lib xpm /opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd
      rt::filesetChecksum
    }
    rt::set_parameter usePostFindUniquification false
    set rt::top ariane_xilinx
    rt::set_parameter enableIncremental true
    set rt::reportTiming false
    rt::set_parameter elaborateOnly true
    rt::set_parameter elaborateRtl true
    rt::set_parameter eliminateRedundantBitOperator false
    rt::set_parameter elaborateRtlOnlyFlow true
    rt::set_parameter writeBlackboxInterface true
    rt::set_parameter merge_flipflops true
    rt::set_parameter srlDepthThreshold 3
    rt::set_parameter rstSrlDepthThreshold 4
# MODE: 
    rt::set_parameter webTalkPath {}
    rt::set_parameter enableSplitFlowPath "./.Xil/Vivado-30469-SirisLi-Desktop/"
    set ok_to_delete_rt_tmp true 
    if { [rt::get_parameter parallelDebug] } { 
       set ok_to_delete_rt_tmp false 
    } 
    if {$rt::useElabCache == false} {
        set oldMIITMVal [rt::get_parameter maxInputIncreaseToMerge]; rt::set_parameter maxInputIncreaseToMerge 1000
        set oldCDPCRL [rt::get_parameter createDfgPartConstrRecurLimit]; rt::set_parameter createDfgPartConstrRecurLimit 1
        $rt::db readXRFFile
      rt::run_rtlelab -module $rt::top
        rt::set_parameter maxInputIncreaseToMerge $oldMIITMVal
        rt::set_parameter createDfgPartConstrRecurLimit $oldCDPCRL
    }

    set rt::flowresult [ source $::env(SYNTH_COMMON)/flow.tcl ]
    rt::HARTNDb_stopJobStats
    if { $rt::flowresult == 1 } { return -code error }


  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  rt::set_parameter helper_shm_key "" 
    if { [ info exists ::env(RT_TMP) ] } {
      if { [info exists ok_to_delete_rt_tmp] && $ok_to_delete_rt_tmp } { 
        file delete -force $::env(RT_TMP)
      }
    }

    source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  } ; #end uplevel
} rt::result]

if { $rt::rc } {
  $rt::db resetHdlParse
  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  return -code "error" $rt::result
}
