# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Final_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST133/final_1_D_FFs {C:/Users/carib/CST133/final_1_D_FFs/D_FF.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:38 on Dec 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST133/final_1_D_FFs" C:/Users/carib/CST133/final_1_D_FFs/D_FF.v 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:38:38 on Dec 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/carib/CST133/final_1_D_FFs {C:/Users/carib/CST133/final_1_D_FFs/Final_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:38 on Dec 14,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/carib/CST133/final_1_D_FFs" C:/Users/carib/CST133/final_1_D_FFs/Final_1.v 
# -- Compiling module Final_1
# 
# Top level modules:
# 	Final_1
# End time: 15:38:38 on Dec 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.Final_1
# vsim work.Final_1 
# Start time: 15:38:46 on Dec 14,2022
# Loading work.Final_1
# Loading work.D_FF
add wave sim:/Final_1/*
force -freeze sim:/Final_1/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/Final_1/aload H0 0
# Invalid binary digit: H.
# ** Error: (vsim-4011) Invalid force value: H0 0.
# 
force -freeze sim:/Final_1/aload 0 0
force -freeze sim:/Final_1/aclr 0 0
run
run
run
run
run
force -freeze sim:/Final_1/aload 0 0
run
run
run
force -freeze sim:/Final_1/aload 1 0
run
force -freeze sim:/Final_1/aload 0 0
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/Final_1/aclr 1 0
run
run
force -freeze sim:/Final_1/aload 1 0
run
run
force -freeze sim:/Final_1/aclr 0 0
run
run
force -freeze sim:/Final_1/aload 0 0
run
run
# End time: 15:59:07 on Dec 14,2022, Elapsed time: 0:20:21
# Errors: 1, Warnings: 0
