

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_5_Pipeline_VITIS_LOOP_122_1'
================================================================
* Date:           Thu May 29 09:36:12 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tile = alloca i32 1" [../mvau.hpp:117->../fclayer.h:107->../top.cpp:142]   --->   Operation 8 'alloca' 'tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sf = alloca i32 1" [../mvau.hpp:116->../fclayer.h:107->../top.cpp:142]   --->   Operation 9 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../mvau.hpp:122->../fclayer.h:107->../top.cpp:142]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_03623_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_03623_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inputBuf = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 12 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inputBuf_145 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 13 'alloca' 'inputBuf_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inputBuf_146 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 14 'alloca' 'inputBuf_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputBuf_147 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 15 'alloca' 'inputBuf_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%inputBuf_148 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 16 'alloca' 'inputBuf_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inputBuf_149 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 17 'alloca' 'inputBuf_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inputBuf_150 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 18 'alloca' 'inputBuf_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inputBuf_151 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 19 'alloca' 'inputBuf_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inputBuf_152 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 20 'alloca' 'inputBuf_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf_153 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 21 'alloca' 'inputBuf_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inputBuf_154 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 22 'alloca' 'inputBuf_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inputBuf_155 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 23 'alloca' 'inputBuf_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inputBuf_156 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 24 'alloca' 'inputBuf_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inputBuf_157 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 25 'alloca' 'inputBuf_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inputBuf_158 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 26 'alloca' 'inputBuf_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inputBuf_159 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 27 'alloca' 'inputBuf_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inputBuf_160 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 28 'alloca' 'inputBuf_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inputBuf_161 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 29 'alloca' 'inputBuf_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inputBuf_162 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 30 'alloca' 'inputBuf_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inputBuf_163 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 31 'alloca' 'inputBuf_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inputBuf_164 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 32 'alloca' 'inputBuf_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inputBuf_165 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 33 'alloca' 'inputBuf_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputBuf_166 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 34 'alloca' 'inputBuf_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inputBuf_167 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 35 'alloca' 'inputBuf_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%inputBuf_168 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 36 'alloca' 'inputBuf_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%inputBuf_169 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 37 'alloca' 'inputBuf_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inputBuf_170 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 38 'alloca' 'inputBuf_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%inputBuf_171 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 39 'alloca' 'inputBuf_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%inputBuf_172 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 40 'alloca' 'inputBuf_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inputBuf_173 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 41 'alloca' 'inputBuf_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inputBuf_174 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 42 'alloca' 'inputBuf_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputBuf_175 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 43 'alloca' 'inputBuf_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputBuf_176 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 44 'alloca' 'inputBuf_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inputBuf_177 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 45 'alloca' 'inputBuf_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%inputBuf_178 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 46 'alloca' 'inputBuf_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inputBuf_179 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 47 'alloca' 'inputBuf_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%inputBuf_180 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 48 'alloca' 'inputBuf_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%inputBuf_181 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 49 'alloca' 'inputBuf_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inputBuf_182 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 50 'alloca' 'inputBuf_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inputBuf_183 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 51 'alloca' 'inputBuf_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%inputBuf_184 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 52 'alloca' 'inputBuf_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inputBuf_185 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 53 'alloca' 'inputBuf_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%inputBuf_186 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 54 'alloca' 'inputBuf_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%inputBuf_187 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 55 'alloca' 'inputBuf_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%inputBuf_188 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 56 'alloca' 'inputBuf_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%inputBuf_189 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 57 'alloca' 'inputBuf_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%inputBuf_190 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 58 'alloca' 'inputBuf_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%inputBuf_191 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 59 'alloca' 'inputBuf_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%inputBuf_192 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 60 'alloca' 'inputBuf_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%inputBuf_193 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 61 'alloca' 'inputBuf_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%inputBuf_194 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 62 'alloca' 'inputBuf_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%inputBuf_195 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 63 'alloca' 'inputBuf_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%inputBuf_196 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 64 'alloca' 'inputBuf_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%inputBuf_197 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 65 'alloca' 'inputBuf_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%inputBuf_198 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 66 'alloca' 'inputBuf_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%inputBuf_199 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 67 'alloca' 'inputBuf_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%inputBuf_200 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 68 'alloca' 'inputBuf_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%inputBuf_201 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 69 'alloca' 'inputBuf_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%inputBuf_202 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 70 'alloca' 'inputBuf_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%inputBuf_203 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 71 'alloca' 'inputBuf_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%inputBuf_204 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 72 'alloca' 'inputBuf_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%inputBuf_205 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 73 'alloca' 'inputBuf_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%inputBuf_206 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 74 'alloca' 'inputBuf_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%inputBuf_207 = alloca i32 1" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 75 'alloca' 'inputBuf_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%nf_10 = alloca i32 1" [../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142]   --->   Operation 76 'alloca' 'nf_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %wa_in_2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wa_out_m_buffer_2, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 79 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 0, i32 %nf_10" [../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142]   --->   Operation 80 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 0, i32 %i" [../mvau.hpp:122->../fclayer.h:107->../top.cpp:142]   --->   Operation 81 'store' 'store_ln122' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../fclayer.h:107->../top.cpp:142]   --->   Operation 82 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 0, i32 %tile" [../mvau.hpp:117->../fclayer.h:107->../top.cpp:142]   --->   Operation 83 'store' 'store_ln117' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sf_9 = load i32 %sf" [../mvau.hpp:117->../fclayer.h:107->../top.cpp:142]   --->   Operation 85 'load' 'sf_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%i_14 = load i32 %i" [../mvau.hpp:122->../fclayer.h:107->../top.cpp:142]   --->   Operation 86 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%nf_12 = load i32 %nf_10" [../mvau.hpp:173->../fclayer.h:107->../top.cpp:142]   --->   Operation 87 'load' 'nf_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.55ns)   --->   "%icmp_ln122 = icmp_eq  i32 %i_14, i32 %tmp" [../mvau.hpp:122->../fclayer.h:107->../top.cpp:142]   --->   Operation 88 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (2.55ns)   --->   "%i_15 = add i32 %i_14, i32 1" [../mvau.hpp:122->../fclayer.h:107->../top.cpp:142]   --->   Operation 89 'add' 'i_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.body.split.i, void %Matrix_Vector_Activate_Batch<256u, 512u, 4u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<4>, ap_uint<1>, BinaryWeights<4u, 1u, 32768u>, ThresholdsActivation<512u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, less<ap_int<16> > >, ap_resource_lut>.exit.exitStub" [../mvau.hpp:122->../fclayer.h:107->../top.cpp:142]   --->   Operation 90 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../mvau.hpp:123->../fclayer.h:107->../top.cpp:142]   --->   Operation 91 'specpipeline' 'specpipeline_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../mvau.hpp:122->../fclayer.h:107->../top.cpp:142]   --->   Operation 92 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %sf_9" [../mvau.hpp:117->../fclayer.h:107->../top.cpp:142]   --->   Operation 93 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (2.55ns)   --->   "%icmp_ln125 = icmp_eq  i32 %nf_12, i32 0" [../mvau.hpp:125->../fclayer.h:107->../top.cpp:142]   --->   Operation 94 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %if.else.i, void %if.then.i" [../mvau.hpp:125->../fclayer.h:107->../top.cpp:142]   --->   Operation 95 'br' 'br_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (2.55ns)   --->   "%icmp_ln137 = icmp_eq  i32 %sf_9, i32 0" [../mvau.hpp:137->../fclayer.h:107->../top.cpp:142]   --->   Operation 96 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (2.55ns)   --->   "%sf_10 = add i32 %sf_9, i32 1" [../mvau.hpp:159->../fclayer.h:107->../top.cpp:142]   --->   Operation 97 'add' 'sf_10' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (2.55ns)   --->   "%icmp_ln159 = icmp_eq  i32 %sf_10, i32 64" [../mvau.hpp:159->../fclayer.h:107->../top.cpp:142]   --->   Operation 98 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %if.end.i.for.inc85.i_crit_edge, void %VITIS_LOOP_162_6.i" [../mvau.hpp:159->../fclayer.h:107->../top.cpp:142]   --->   Operation 99 'br' 'br_ln159' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 %sf_10, i32 %sf" [../mvau.hpp:116->../fclayer.h:107->../top.cpp:142]   --->   Operation 100 'store' 'store_ln116' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 101 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_12, i32 1" [../mvau.hpp:173->../fclayer.h:107->../top.cpp:142]   --->   Operation 101 'add' 'nf' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (2.55ns)   --->   "%icmp_ln173 = icmp_eq  i32 %nf, i32 512" [../mvau.hpp:173->../fclayer.h:107->../top.cpp:142]   --->   Operation 102 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.69ns)   --->   "%nf_13 = select i1 %icmp_ln173, i32 0, i32 %nf" [../mvau.hpp:173->../fclayer.h:107->../top.cpp:142]   --->   Operation 103 'select' 'nf_13' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 %nf_13, i32 %nf_10" [../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142]   --->   Operation 104 'store' 'store_ln137' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../fclayer.h:107->../top.cpp:142]   --->   Operation 105 'store' 'store_ln116' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 %i_15, i32 %i" [../mvau.hpp:122->../fclayer.h:107->../top.cpp:142]   --->   Operation 106 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.22>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%inputBuf_load = load i4 %inputBuf" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 107 'load' 'inputBuf_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%inputBuf_145_load = load i4 %inputBuf_145" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 108 'load' 'inputBuf_145_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%inputBuf_146_load = load i4 %inputBuf_146" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 109 'load' 'inputBuf_146_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%inputBuf_147_load = load i4 %inputBuf_147" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 110 'load' 'inputBuf_147_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%inputBuf_148_load = load i4 %inputBuf_148" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 111 'load' 'inputBuf_148_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%inputBuf_149_load = load i4 %inputBuf_149" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 112 'load' 'inputBuf_149_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%inputBuf_150_load = load i4 %inputBuf_150" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 113 'load' 'inputBuf_150_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%inputBuf_151_load = load i4 %inputBuf_151" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 114 'load' 'inputBuf_151_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%inputBuf_152_load = load i4 %inputBuf_152" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 115 'load' 'inputBuf_152_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%inputBuf_153_load = load i4 %inputBuf_153" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 116 'load' 'inputBuf_153_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 9)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%inputBuf_154_load = load i4 %inputBuf_154" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 117 'load' 'inputBuf_154_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 10)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%inputBuf_155_load = load i4 %inputBuf_155" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 118 'load' 'inputBuf_155_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 11)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%inputBuf_156_load = load i4 %inputBuf_156" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 119 'load' 'inputBuf_156_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 12)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%inputBuf_157_load = load i4 %inputBuf_157" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 120 'load' 'inputBuf_157_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 13)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%inputBuf_158_load = load i4 %inputBuf_158" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 121 'load' 'inputBuf_158_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 14)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%inputBuf_159_load = load i4 %inputBuf_159" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 122 'load' 'inputBuf_159_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 15)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%inputBuf_160_load = load i4 %inputBuf_160" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 123 'load' 'inputBuf_160_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 16)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%inputBuf_161_load = load i4 %inputBuf_161" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 124 'load' 'inputBuf_161_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 17)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%inputBuf_162_load = load i4 %inputBuf_162" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 125 'load' 'inputBuf_162_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 18)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%inputBuf_163_load = load i4 %inputBuf_163" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 126 'load' 'inputBuf_163_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 19)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%inputBuf_164_load = load i4 %inputBuf_164" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 127 'load' 'inputBuf_164_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 20)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%inputBuf_165_load = load i4 %inputBuf_165" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 128 'load' 'inputBuf_165_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 21)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%inputBuf_166_load = load i4 %inputBuf_166" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 129 'load' 'inputBuf_166_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 22)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%inputBuf_167_load = load i4 %inputBuf_167" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 130 'load' 'inputBuf_167_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 23)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%inputBuf_168_load = load i4 %inputBuf_168" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 131 'load' 'inputBuf_168_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 24)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%inputBuf_169_load = load i4 %inputBuf_169" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 132 'load' 'inputBuf_169_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 25)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%inputBuf_170_load = load i4 %inputBuf_170" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 133 'load' 'inputBuf_170_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 26)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%inputBuf_171_load = load i4 %inputBuf_171" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 134 'load' 'inputBuf_171_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 27)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%inputBuf_172_load = load i4 %inputBuf_172" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 135 'load' 'inputBuf_172_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 28)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%inputBuf_173_load = load i4 %inputBuf_173" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 136 'load' 'inputBuf_173_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 29)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%inputBuf_174_load = load i4 %inputBuf_174" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 137 'load' 'inputBuf_174_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 30)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%inputBuf_175_load = load i4 %inputBuf_175" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 138 'load' 'inputBuf_175_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 31)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%inputBuf_176_load = load i4 %inputBuf_176" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 139 'load' 'inputBuf_176_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 32)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%inputBuf_177_load = load i4 %inputBuf_177" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 140 'load' 'inputBuf_177_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 33)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%inputBuf_178_load = load i4 %inputBuf_178" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 141 'load' 'inputBuf_178_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 34)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%inputBuf_179_load = load i4 %inputBuf_179" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 142 'load' 'inputBuf_179_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 35)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%inputBuf_180_load = load i4 %inputBuf_180" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 143 'load' 'inputBuf_180_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 36)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%inputBuf_181_load = load i4 %inputBuf_181" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 144 'load' 'inputBuf_181_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 37)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%inputBuf_182_load = load i4 %inputBuf_182" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 145 'load' 'inputBuf_182_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 38)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%inputBuf_183_load = load i4 %inputBuf_183" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 146 'load' 'inputBuf_183_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 39)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%inputBuf_184_load = load i4 %inputBuf_184" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 147 'load' 'inputBuf_184_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 40)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%inputBuf_185_load = load i4 %inputBuf_185" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 148 'load' 'inputBuf_185_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 41)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%inputBuf_186_load = load i4 %inputBuf_186" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 149 'load' 'inputBuf_186_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 42)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%inputBuf_187_load = load i4 %inputBuf_187" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 150 'load' 'inputBuf_187_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 43)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%inputBuf_188_load = load i4 %inputBuf_188" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 151 'load' 'inputBuf_188_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 44)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%inputBuf_189_load = load i4 %inputBuf_189" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 152 'load' 'inputBuf_189_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 45)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%inputBuf_190_load = load i4 %inputBuf_190" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 153 'load' 'inputBuf_190_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 46)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%inputBuf_191_load = load i4 %inputBuf_191" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 154 'load' 'inputBuf_191_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 47)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%inputBuf_192_load = load i4 %inputBuf_192" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 155 'load' 'inputBuf_192_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 48)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%inputBuf_193_load = load i4 %inputBuf_193" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 156 'load' 'inputBuf_193_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 49)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%inputBuf_194_load = load i4 %inputBuf_194" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 157 'load' 'inputBuf_194_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 50)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%inputBuf_195_load = load i4 %inputBuf_195" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 158 'load' 'inputBuf_195_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 51)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%inputBuf_196_load = load i4 %inputBuf_196" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 159 'load' 'inputBuf_196_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 52)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%inputBuf_197_load = load i4 %inputBuf_197" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 160 'load' 'inputBuf_197_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 53)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%inputBuf_198_load = load i4 %inputBuf_198" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 161 'load' 'inputBuf_198_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 54)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%inputBuf_199_load = load i4 %inputBuf_199" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 162 'load' 'inputBuf_199_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 55)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%inputBuf_200_load = load i4 %inputBuf_200" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 163 'load' 'inputBuf_200_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 56)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%inputBuf_201_load = load i4 %inputBuf_201" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 164 'load' 'inputBuf_201_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 57)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%inputBuf_202_load = load i4 %inputBuf_202" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 165 'load' 'inputBuf_202_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 58)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%inputBuf_203_load = load i4 %inputBuf_203" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 166 'load' 'inputBuf_203_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 59)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%inputBuf_204_load = load i4 %inputBuf_204" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 167 'load' 'inputBuf_204_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 60)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%inputBuf_205_load = load i4 %inputBuf_205" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 168 'load' 'inputBuf_205_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 61)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%inputBuf_206_load = load i4 %inputBuf_206" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 169 'load' 'inputBuf_206_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 62)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%inputBuf_207_load = load i4 %inputBuf_207" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 170 'load' 'inputBuf_207_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 63)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (3.13ns)   --->   "%tmp_i = sparsemux i4 @_ssdm_op_SparseMux.ap_auto.64i4.i4.i6, i6 0, i4 %inputBuf_load, i6 1, i4 %inputBuf_145_load, i6 2, i4 %inputBuf_146_load, i6 3, i4 %inputBuf_147_load, i6 4, i4 %inputBuf_148_load, i6 5, i4 %inputBuf_149_load, i6 6, i4 %inputBuf_150_load, i6 7, i4 %inputBuf_151_load, i6 8, i4 %inputBuf_152_load, i6 9, i4 %inputBuf_153_load, i6 10, i4 %inputBuf_154_load, i6 11, i4 %inputBuf_155_load, i6 12, i4 %inputBuf_156_load, i6 13, i4 %inputBuf_157_load, i6 14, i4 %inputBuf_158_load, i6 15, i4 %inputBuf_159_load, i6 16, i4 %inputBuf_160_load, i6 17, i4 %inputBuf_161_load, i6 18, i4 %inputBuf_162_load, i6 19, i4 %inputBuf_163_load, i6 20, i4 %inputBuf_164_load, i6 21, i4 %inputBuf_165_load, i6 22, i4 %inputBuf_166_load, i6 23, i4 %inputBuf_167_load, i6 24, i4 %inputBuf_168_load, i6 25, i4 %inputBuf_169_load, i6 26, i4 %inputBuf_170_load, i6 27, i4 %inputBuf_171_load, i6 28, i4 %inputBuf_172_load, i6 29, i4 %inputBuf_173_load, i6 30, i4 %inputBuf_174_load, i6 31, i4 %inputBuf_175_load, i6 32, i4 %inputBuf_176_load, i6 33, i4 %inputBuf_177_load, i6 34, i4 %inputBuf_178_load, i6 35, i4 %inputBuf_179_load, i6 36, i4 %inputBuf_180_load, i6 37, i4 %inputBuf_181_load, i6 38, i4 %inputBuf_182_load, i6 39, i4 %inputBuf_183_load, i6 40, i4 %inputBuf_184_load, i6 41, i4 %inputBuf_185_load, i6 42, i4 %inputBuf_186_load, i6 43, i4 %inputBuf_187_load, i6 44, i4 %inputBuf_188_load, i6 45, i4 %inputBuf_189_load, i6 46, i4 %inputBuf_190_load, i6 47, i4 %inputBuf_191_load, i6 48, i4 %inputBuf_192_load, i6 49, i4 %inputBuf_193_load, i6 50, i4 %inputBuf_194_load, i6 51, i4 %inputBuf_195_load, i6 52, i4 %inputBuf_196_load, i6 53, i4 %inputBuf_197_load, i6 54, i4 %inputBuf_198_load, i6 55, i4 %inputBuf_199_load, i6 56, i4 %inputBuf_200_load, i6 57, i4 %inputBuf_201_load, i6 58, i4 %inputBuf_202_load, i6 59, i4 %inputBuf_203_load, i6 60, i4 %inputBuf_204_load, i6 61, i4 %inputBuf_205_load, i6 62, i4 %inputBuf_206_load, i6 63, i4 %inputBuf_207_load, i4 0, i6 %trunc_ln117" [../mvau.hpp:133->../fclayer.h:107->../top.cpp:142]   --->   Operation 171 'sparsemux' 'tmp_i' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 3.13> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 172 'br' 'br_ln0' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 1.58>
ST_3 : Operation 173 [1/1] (3.63ns)   --->   "%inputBuf_209 = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %wa_in_2" [../mvau.hpp:127->../fclayer.h:107->../top.cpp:142]   --->   Operation 173 'read' 'inputBuf_209' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_3 : Operation 174 [1/1] (1.91ns)   --->   "%switch_ln129 = switch i6 %trunc_ln117, void %arrayidx.case.63.i, i6 0, void %if.then.i.if.end.i_crit_edge13, i6 1, void %arrayidx.case.1.i, i6 2, void %arrayidx.case.2.i, i6 3, void %arrayidx.case.3.i, i6 4, void %arrayidx.case.4.i, i6 5, void %arrayidx.case.5.i, i6 6, void %arrayidx.case.6.i, i6 7, void %arrayidx.case.7.i, i6 8, void %arrayidx.case.8.i, i6 9, void %arrayidx.case.9.i, i6 10, void %arrayidx.case.10.i, i6 11, void %arrayidx.case.11.i, i6 12, void %arrayidx.case.12.i, i6 13, void %arrayidx.case.13.i, i6 14, void %arrayidx.case.14.i, i6 15, void %arrayidx.case.15.i, i6 16, void %arrayidx.case.16.i, i6 17, void %arrayidx.case.17.i, i6 18, void %arrayidx.case.18.i, i6 19, void %arrayidx.case.19.i, i6 20, void %arrayidx.case.20.i, i6 21, void %arrayidx.case.21.i, i6 22, void %arrayidx.case.22.i, i6 23, void %arrayidx.case.23.i, i6 24, void %arrayidx.case.24.i, i6 25, void %arrayidx.case.25.i, i6 26, void %arrayidx.case.26.i, i6 27, void %arrayidx.case.27.i, i6 28, void %arrayidx.case.28.i, i6 29, void %arrayidx.case.29.i, i6 30, void %arrayidx.case.30.i, i6 31, void %arrayidx.case.31.i, i6 32, void %arrayidx.case.32.i, i6 33, void %arrayidx.case.33.i, i6 34, void %arrayidx.case.34.i, i6 35, void %arrayidx.case.35.i, i6 36, void %arrayidx.case.36.i, i6 37, void %arrayidx.case.37.i, i6 38, void %arrayidx.case.38.i, i6 39, void %arrayidx.case.39.i, i6 40, void %arrayidx.case.40.i, i6 41, void %arrayidx.case.41.i, i6 42, void %arrayidx.case.42.i, i6 43, void %arrayidx.case.43.i, i6 44, void %arrayidx.case.44.i, i6 45, void %arrayidx.case.45.i, i6 46, void %arrayidx.case.46.i, i6 47, void %arrayidx.case.47.i, i6 48, void %arrayidx.case.48.i, i6 49, void %arrayidx.case.49.i, i6 50, void %arrayidx.case.50.i, i6 51, void %arrayidx.case.51.i, i6 52, void %arrayidx.case.52.i, i6 53, void %arrayidx.case.53.i, i6 54, void %arrayidx.case.54.i, i6 55, void %arrayidx.case.55.i, i6 56, void %arrayidx.case.56.i, i6 57, void %arrayidx.case.57.i, i6 58, void %arrayidx.case.58.i, i6 59, void %arrayidx.case.59.i, i6 60, void %arrayidx.case.60.i, i6 61, void %arrayidx.case.61.i, i6 62, void %if.then.i.if.end.i_crit_edge" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 174 'switch' 'switch_ln129' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 1.91>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_206" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 175 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 62)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 176 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 62)> <Delay = 1.58>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_205" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 177 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 61)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 178 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 61)> <Delay = 1.58>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_204" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 179 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 60)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 180 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 60)> <Delay = 1.58>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_203" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 181 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 59)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 182 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 59)> <Delay = 1.58>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_202" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 183 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 58)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 184 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 58)> <Delay = 1.58>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_201" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 185 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 57)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 186 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 57)> <Delay = 1.58>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_200" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 187 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 56)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 188 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 56)> <Delay = 1.58>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_199" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 189 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 55)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 190 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 55)> <Delay = 1.58>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_198" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 191 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 54)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 192 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 54)> <Delay = 1.58>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_197" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 193 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 53)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 194 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 53)> <Delay = 1.58>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_196" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 195 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 52)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 196 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 52)> <Delay = 1.58>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_195" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 197 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 51)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 198 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 51)> <Delay = 1.58>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_194" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 199 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 50)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 200 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 50)> <Delay = 1.58>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_193" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 201 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 49)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 202 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 49)> <Delay = 1.58>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_192" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 203 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 48)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 204 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 48)> <Delay = 1.58>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_191" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 205 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 47)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 206 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 47)> <Delay = 1.58>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_190" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 207 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 46)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 208 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 46)> <Delay = 1.58>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_189" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 209 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 45)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 210 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 45)> <Delay = 1.58>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_188" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 211 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 44)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 212 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 44)> <Delay = 1.58>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_187" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 213 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 43)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 214 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 43)> <Delay = 1.58>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_186" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 215 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 42)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 216 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 42)> <Delay = 1.58>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_185" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 217 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 41)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 218 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 41)> <Delay = 1.58>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_184" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 219 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 40)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 220 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 40)> <Delay = 1.58>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_183" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 221 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 39)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 222 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 39)> <Delay = 1.58>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_182" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 223 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 38)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 224 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 38)> <Delay = 1.58>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_181" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 225 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 37)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 226 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 37)> <Delay = 1.58>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_180" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 227 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 36)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 228 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 36)> <Delay = 1.58>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_179" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 229 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 35)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 230 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 35)> <Delay = 1.58>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_178" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 231 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 34)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 232 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 34)> <Delay = 1.58>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_177" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 233 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 33)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 234 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 33)> <Delay = 1.58>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_176" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 235 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 32)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 236 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 32)> <Delay = 1.58>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_175" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 237 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 31)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 238 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 31)> <Delay = 1.58>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_174" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 239 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 30)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 240 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 30)> <Delay = 1.58>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_173" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 241 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 29)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 242 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 29)> <Delay = 1.58>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_172" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 243 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 28)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 244 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 28)> <Delay = 1.58>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_171" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 245 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 27)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 246 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 27)> <Delay = 1.58>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_170" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 247 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 26)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 248 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 26)> <Delay = 1.58>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_169" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 249 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 25)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 250 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 25)> <Delay = 1.58>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_168" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 251 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 24)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 252 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 24)> <Delay = 1.58>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_167" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 253 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 23)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 254 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 23)> <Delay = 1.58>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_166" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 255 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 22)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 256 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 22)> <Delay = 1.58>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_165" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 257 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 21)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 258 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 21)> <Delay = 1.58>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_164" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 259 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 20)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 260 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 20)> <Delay = 1.58>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_163" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 261 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 19)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 262 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 19)> <Delay = 1.58>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_162" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 263 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 18)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 264 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 18)> <Delay = 1.58>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_161" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 265 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 17)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 266 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 17)> <Delay = 1.58>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_160" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 267 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 16)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 268 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 16)> <Delay = 1.58>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_159" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 269 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 15)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 270 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 15)> <Delay = 1.58>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_158" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 271 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 14)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 272 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 14)> <Delay = 1.58>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_157" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 273 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 13)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 274 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 13)> <Delay = 1.58>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_156" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 275 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 12)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 276 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 12)> <Delay = 1.58>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_155" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 277 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 11)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 278 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 11)> <Delay = 1.58>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_154" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 279 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 10)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 280 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 10)> <Delay = 1.58>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_153" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 281 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 9)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 282 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 9)> <Delay = 1.58>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_152" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 283 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 284 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 8)> <Delay = 1.58>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_151" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 285 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 286 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 1.58>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_150" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 287 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 288 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 1.58>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_149" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 289 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 290 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 1.58>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_148" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 291 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 292 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 1.58>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_147" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 293 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 294 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 1.58>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_146" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 295 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 296 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 1.58>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_145" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 297 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 298 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 1.58>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 299 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 300 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 1.58>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%store_ln108 = store i4 %inputBuf_209, i4 %inputBuf_207" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 301 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 63)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../fclayer.h:107->../top.cpp:142]   --->   Operation 302 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 63)> <Delay = 1.58>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%tile_load = load i32 %tile" [../mvau.hpp:158->../fclayer.h:107->../top.cpp:142]   --->   Operation 303 'load' 'tile_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%idxprom2_i22_i = zext i32 %tile_load" [../mvau.hpp:158->../fclayer.h:107->../top.cpp:142]   --->   Operation 304 'zext' 'idxprom2_i22_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%weights6_addr = getelementptr i4 %weights6, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../fclayer.h:107->../top.cpp:142]   --->   Operation 305 'getelementptr' 'weights6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 306 [2/2] (3.25ns)   --->   "%wgt = load i15 %weights6_addr" [../mvau.hpp:150->../fclayer.h:107->../top.cpp:142]   --->   Operation 306 'load' 'wgt' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 32768> <RAM>
ST_3 : Operation 307 [1/1] (2.55ns)   --->   "%tile_12 = add i32 %tile_load, i32 1" [../mvau.hpp:158->../fclayer.h:107->../top.cpp:142]   --->   Operation 307 'add' 'tile_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 308 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_12, i32 %tile" [../mvau.hpp:117->../fclayer.h:107->../top.cpp:142]   --->   Operation 308 'store' 'store_ln117' <Predicate = (!icmp_ln159)> <Delay = 1.70>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc85.i" [../mvau.hpp:159->../fclayer.h:107->../top.cpp:142]   --->   Operation 309 'br' 'br_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.69ns)   --->   "%tile_13 = select i1 %icmp_ln173, i32 0, i32 %tile_12" [../mvau.hpp:173->../fclayer.h:107->../top.cpp:142]   --->   Operation 310 'select' 'tile_13' <Predicate = (icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_13, i32 %tile" [../mvau.hpp:117->../fclayer.h:107->../top.cpp:142]   --->   Operation 311 'store' 'store_ln117' <Predicate = (icmp_ln159)> <Delay = 1.70>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%inElem = phi i4 %tmp_i, void %if.else.i, i4 %inputBuf_209, void %arrayidx.case.63.i, i4 %inputBuf_209, void %arrayidx.case.61.i, i4 %inputBuf_209, void %arrayidx.case.60.i, i4 %inputBuf_209, void %arrayidx.case.59.i, i4 %inputBuf_209, void %arrayidx.case.58.i, i4 %inputBuf_209, void %arrayidx.case.57.i, i4 %inputBuf_209, void %arrayidx.case.56.i, i4 %inputBuf_209, void %arrayidx.case.55.i, i4 %inputBuf_209, void %arrayidx.case.54.i, i4 %inputBuf_209, void %arrayidx.case.53.i, i4 %inputBuf_209, void %arrayidx.case.52.i, i4 %inputBuf_209, void %arrayidx.case.51.i, i4 %inputBuf_209, void %arrayidx.case.50.i, i4 %inputBuf_209, void %arrayidx.case.49.i, i4 %inputBuf_209, void %arrayidx.case.48.i, i4 %inputBuf_209, void %arrayidx.case.47.i, i4 %inputBuf_209, void %arrayidx.case.46.i, i4 %inputBuf_209, void %arrayidx.case.45.i, i4 %inputBuf_209, void %arrayidx.case.44.i, i4 %inputBuf_209, void %arrayidx.case.43.i, i4 %inputBuf_209, void %arrayidx.case.42.i, i4 %inputBuf_209, void %arrayidx.case.41.i, i4 %inputBuf_209, void %arrayidx.case.40.i, i4 %inputBuf_209, void %arrayidx.case.39.i, i4 %inputBuf_209, void %arrayidx.case.38.i, i4 %inputBuf_209, void %arrayidx.case.37.i, i4 %inputBuf_209, void %arrayidx.case.36.i, i4 %inputBuf_209, void %arrayidx.case.35.i, i4 %inputBuf_209, void %arrayidx.case.34.i, i4 %inputBuf_209, void %arrayidx.case.33.i, i4 %inputBuf_209, void %arrayidx.case.32.i, i4 %inputBuf_209, void %arrayidx.case.31.i, i4 %inputBuf_209, void %arrayidx.case.30.i, i4 %inputBuf_209, void %arrayidx.case.29.i, i4 %inputBuf_209, void %arrayidx.case.28.i, i4 %inputBuf_209, void %arrayidx.case.27.i, i4 %inputBuf_209, void %arrayidx.case.26.i, i4 %inputBuf_209, void %arrayidx.case.25.i, i4 %inputBuf_209, void %arrayidx.case.24.i, i4 %inputBuf_209, void %arrayidx.case.23.i, i4 %inputBuf_209, void %arrayidx.case.22.i, i4 %inputBuf_209, void %arrayidx.case.21.i, i4 %inputBuf_209, void %arrayidx.case.20.i, i4 %inputBuf_209, void %arrayidx.case.19.i, i4 %inputBuf_209, void %arrayidx.case.18.i, i4 %inputBuf_209, void %arrayidx.case.17.i, i4 %inputBuf_209, void %arrayidx.case.16.i, i4 %inputBuf_209, void %arrayidx.case.15.i, i4 %inputBuf_209, void %arrayidx.case.14.i, i4 %inputBuf_209, void %arrayidx.case.13.i, i4 %inputBuf_209, void %arrayidx.case.12.i, i4 %inputBuf_209, void %arrayidx.case.11.i, i4 %inputBuf_209, void %arrayidx.case.10.i, i4 %inputBuf_209, void %arrayidx.case.9.i, i4 %inputBuf_209, void %arrayidx.case.8.i, i4 %inputBuf_209, void %arrayidx.case.7.i, i4 %inputBuf_209, void %arrayidx.case.6.i, i4 %inputBuf_209, void %arrayidx.case.5.i, i4 %inputBuf_209, void %arrayidx.case.4.i, i4 %inputBuf_209, void %arrayidx.case.3.i, i4 %inputBuf_209, void %arrayidx.case.2.i, i4 %inputBuf_209, void %arrayidx.case.1.i, i4 %inputBuf_209, void %if.then.i.if.end.i_crit_edge, i4 %inputBuf_209, void %if.then.i.if.end.i_crit_edge13"   --->   Operation 312 'phi' 'inElem' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1342)   --->   "%trunc_ln108 = trunc i4 %inElem" [../mvau.hpp:108->../fclayer.h:107->../top.cpp:142]   --->   Operation 313 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [1/2] (3.25ns)   --->   "%wgt = load i15 %weights6_addr" [../mvau.hpp:150->../fclayer.h:107->../top.cpp:142]   --->   Operation 314 'load' 'wgt' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 32768> <RAM>
ST_4 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1342)   --->   "%empty_1264 = trunc i4 %wgt" [../mvau.hpp:150->../fclayer.h:107->../top.cpp:142]   --->   Operation 315 'trunc' 'empty_1264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1342)   --->   "%xor_ln67 = xor i1 %trunc_ln108, i1 %empty_1264" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 316 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1342 = xor i1 %xor_ln67, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 317 'xor' 'xor_ln67_1342' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1344)   --->   "%tmp_1764 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %wgt, i32 1" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 318 'bitselect' 'tmp_1764' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1344)   --->   "%tmp_1765 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %inElem, i32 1" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 319 'bitselect' 'tmp_1765' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1344)   --->   "%xor_ln67_1343 = xor i1 1, i1 %tmp_1764" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 320 'xor' 'xor_ln67_1343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1344 = xor i1 %xor_ln67_1343, i1 %tmp_1765" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 321 'xor' 'xor_ln67_1344' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln169_1216 = zext i1 %xor_ln67_1344" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 322 'zext' 'zext_ln169_1216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1346)   --->   "%tmp_1766 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %wgt, i32 2" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 323 'bitselect' 'tmp_1766' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1346)   --->   "%tmp_1767 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %inElem, i32 2" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 324 'bitselect' 'tmp_1767' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1346)   --->   "%xor_ln67_1345 = xor i1 1, i1 %tmp_1766" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 325 'xor' 'xor_ln67_1345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1346 = xor i1 %xor_ln67_1345, i1 %tmp_1767" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 326 'xor' 'xor_ln67_1346' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln169_1217 = zext i1 %xor_ln67_1346" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 327 'zext' 'zext_ln169_1217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1348)   --->   "%tmp_1768 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %wgt, i32 3" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 328 'bitselect' 'tmp_1768' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1348)   --->   "%tmp_1769 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %inElem, i32 3" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 329 'bitselect' 'tmp_1769' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1348)   --->   "%xor_ln67_1347 = xor i1 1, i1 %tmp_1768" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 330 'xor' 'xor_ln67_1347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1348 = xor i1 %xor_ln67_1347, i1 %tmp_1769" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 331 'xor' 'xor_ln67_1348' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln169_1218 = zext i1 %xor_ln67_1348" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 332 'zext' 'zext_ln169_1218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_670 = add i2 %zext_ln169_1217, i2 %zext_ln169_1218" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 333 'add' 'add_ln169_670' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 334 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_671 = add i2 %add_ln169_670, i2 %zext_ln169_1216" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 334 'add' 'add_ln169_671' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%idxprom2_i_i = zext i32 %nf_12" [../mvau.hpp:173->../fclayer.h:107->../top.cpp:142]   --->   Operation 335 'zext' 'idxprom2_i_i' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%threshs6_addr = getelementptr i16 %threshs6, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142]   --->   Operation 336 'getelementptr' 'threshs6_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 337 [2/2] (3.25ns)   --->   "%threshs6_load = load i9 %threshs6_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142]   --->   Operation 337 'load' 'threshs6_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 6.78>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%p_0_0_03623_i_load = load i16 %p_0_0_03623_i" [../mvau.hpp:137->../fclayer.h:107->../top.cpp:142]   --->   Operation 338 'load' 'p_0_0_03623_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.80ns)   --->   "%select_ln137 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_03623_i_load" [../mvau.hpp:137->../fclayer.h:107->../top.cpp:142]   --->   Operation 339 'select' 'select_ln137' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i1 %xor_ln67_1342" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 340 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169 = add i16 %select_ln137, i16 %zext_ln169" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 341 'add' 'add_ln169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln169_1219 = zext i2 %add_ln169_671" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 342 'zext' 'zext_ln169_1219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_672 = add i16 %zext_ln169_1219, i16 %add_ln169" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 343 'add' 'add_ln169_672' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 344 [1/2] (3.25ns)   --->   "%threshs6_load = load i9 %threshs6_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142]   --->   Operation 344 'load' 'threshs6_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_5 : Operation 345 [1/1] (2.07ns)   --->   "%result = icmp_slt  i16 %threshs6_load, i16 %add_ln169_672" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142]   --->   Operation 345 'icmp' 'result' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_672, i16 %p_0_0_03623_i" [../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142]   --->   Operation 346 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.body.i" [../mvau.hpp:122->../fclayer.h:107->../top.cpp:142]   --->   Operation 347 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 350 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 348 [1/1] (3.63ns)   --->   "%write_ln170 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %wa_out_m_buffer_2, i1 %result" [../mvau.hpp:170->../fclayer.h:107->../top.cpp:142]   --->   Operation 348 'write' 'write_ln170' <Predicate = (icmp_ln159)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc85.i" [../mvau.hpp:177->../fclayer.h:107->../top.cpp:142]   --->   Operation 349 'br' 'br_ln177' <Predicate = (icmp_ln159)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('tile', ../mvau.hpp:117->../fclayer.h:107->../top.cpp:142) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln117', ../mvau.hpp:117->../fclayer.h:107->../top.cpp:142) of constant 0 on local variable 'tile', ../mvau.hpp:117->../fclayer.h:107->../top.cpp:142 [81]  (1.707 ns)

 <State 2>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142 [86]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142) [406]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142) [407]  (2.552 ns)
	'select' operation 32 bit ('nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142) [409]  (0.698 ns)
	'store' operation 0 bit ('store_ln137', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142) of variable 'nf', ../mvau.hpp:173->../fclayer.h:107->../top.cpp:142 on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142 [410]  (1.588 ns)
	blocking operation 0.28 ns on control path)

 <State 3>: 5.222ns
The critical path consists of the following:
	fifo read operation ('inputBuf', ../mvau.hpp:127->../fclayer.h:107->../top.cpp:142) on port 'wa_in_2' (../mvau.hpp:127->../fclayer.h:107->../top.cpp:142) [164]  (3.634 ns)
	multiplexor before 'phi' operation 4 bit ('inputBuf') with incoming values : ('tmp_i', ../mvau.hpp:133->../fclayer.h:107->../top.cpp:142) ('inputBuf', ../mvau.hpp:127->../fclayer.h:107->../top.cpp:142) [359]  (1.588 ns)

 <State 4>: 6.302ns
The critical path consists of the following:
	'load' operation 4 bit ('wgt', ../mvau.hpp:150->../fclayer.h:107->../top.cpp:142) on array 'weights6' [367]  (3.254 ns)
	'xor' operation 1 bit ('xor_ln67_1343', ../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142) [374]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln67_1344', ../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142) [375]  (0.978 ns)
	'add' operation 2 bit ('add_ln169_671', ../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142) [389]  (2.070 ns)

 <State 5>: 6.785ns
The critical path consists of the following:
	'load' operation 16 bit ('p_0_0_03623_i_load', ../mvau.hpp:137->../fclayer.h:107->../top.cpp:142) on local variable 'p_0_0_03623_i' [361]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../fclayer.h:107->../top.cpp:142) [364]  (0.805 ns)
	'add' operation 16 bit ('add_ln169', ../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142) [387]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_672', ../mac.hpp:169->../mvau.hpp:153->../fclayer.h:107->../top.cpp:142) [391]  (3.903 ns)
	'icmp' operation 1 bit ('result', D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../fclayer.h:107->../top.cpp:142) [404]  (2.077 ns)

 <State 6>: 3.634ns
The critical path consists of the following:
	fifo write operation ('write_ln170', ../mvau.hpp:170->../fclayer.h:107->../top.cpp:142) on port 'wa_out_m_buffer_2' (../mvau.hpp:170->../fclayer.h:107->../top.cpp:142) [405]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
