{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562950458966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562950458967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 13:54:18 2019 " "Processing started: Fri Jul 12 13:54:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562950458967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562950458967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Uniciclo -c Uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Uniciclo -c Uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562950458967 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562950459299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-behavioral " "Found design unit 1: ula-behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/ula.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459691 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32-arch_gen " "Found design unit 1: genImm32-arch_gen" {  } { { "genImm32.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/genImm32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459693 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32 " "Found entity 1: genImm32" {  } { { "genImm32.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/genImm32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xregs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xregs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xregs-behavioral " "Found design unit 1: xregs-behavioral" {  } { { "xregs.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/xregs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459695 ""} { "Info" "ISGN_ENTITY_NAME" "1 xregs " "Found entity 1: xregs" {  } { { "xregs.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/xregs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459695 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1562950459697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavioral " "Found design unit 1: mux-behavioral" {  } { { "mux.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459697 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-behavorial " "Found design unit 1: somador-behavorial" {  } { { "somador.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/somador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459700 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-behavioral " "Found design unit 1: controle-behavioral" {  } { { "controle.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/controle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459702 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleULA-rtl " "Found design unit 1: controleULA-rtl" {  } { { "controleULA.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/controleULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459704 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleULA " "Found entity 1: controleULA" {  } { { "controleULA.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/controleULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriains.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriains.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriains-SYN " "Found design unit 1: memoriains-SYN" {  } { { "memoriaIns.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/memoriaIns.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459706 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaIns " "Found entity 1: memoriaIns" {  } { { "memoriaIns.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/memoriaIns.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriadados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriadados-SYN " "Found design unit 1: memoriadados-SYN" {  } { { "memoriaDados.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/memoriaDados.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459708 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaDados " "Found entity 1: memoriaDados" {  } { { "memoriaDados.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/memoriaDados.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file riscv_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv_pkg " "Found design unit 1: riscv_pkg" {  } { { "riscv_pkg.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/riscv_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-rtl " "Found design unit 1: pc-rtl" {  } { { "pc.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/pc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459712 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch-rtl " "Found design unit 1: fetch-rtl" {  } { { "fetch.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/fetch.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459714 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/fetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-rtl " "Found design unit 1: processador-rtl" {  } { { "processador.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/processador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459717 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/processador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador_tb-processador_arch " "Found design unit 1: processador_tb-processador_arch" {  } { { "processador_tb.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/processador_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459719 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador_tb " "Found entity 1: processador_tb" {  } { { "processador_tb.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/processador_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breg_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg_ula-rtl " "Found design unit 1: breg_ula-rtl" {  } { { "breg_ula.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/breg_ula.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459721 ""} { "Info" "ISGN_ENTITY_NAME" "1 breg_ula " "Found entity 1: breg_ula" {  } { { "breg_ula.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/breg_ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-rtl " "Found design unit 1: memoria-rtl" {  } { { "memoria.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/memoria.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459723 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562950459779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetch " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetch\"" {  } { { "processador.vhd" "fetch" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/processador.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc fetch:fetch\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"fetch:fetch\|pc:pc\"" {  } { { "fetch.vhd" "pc" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/fetch.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459804 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_rst pc.vhd(21) " "VHDL Process Statement warning at pc.vhd(21): signal \"pc_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/pc.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562950459805 "|processador|fetch:fetch|pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaIns fetch:fetch\|memoriaIns:memoriaIns " "Elaborating entity \"memoriaIns\" for hierarchy \"fetch:fetch\|memoriaIns:memoriaIns\"" {  } { { "fetch.vhd" "memoriaIns" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/fetch.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fetch:fetch\|memoriaIns:memoriaIns\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fetch:fetch\|memoriaIns:memoriaIns\|altsyncram:altsyncram_component\"" {  } { { "memoriaIns.vhd" "altsyncram_component" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/memoriaIns.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetch:fetch\|memoriaIns:memoriaIns\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fetch:fetch\|memoriaIns:memoriaIns\|altsyncram:altsyncram_component\"" {  } { { "memoriaIns.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/memoriaIns.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562950459854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetch:fetch\|memoriaIns:memoriaIns\|altsyncram:altsyncram_component " "Instantiated megafunction \"fetch:fetch\|memoriaIns:memoriaIns\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instrucoes.mif " "Parameter \"init_file\" = \"instrucoes.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459855 ""}  } { { "memoriaIns.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/memoriaIns.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1562950459855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_add1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_add1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_add1 " "Found entity 1: altsyncram_add1" {  } { { "db/altsyncram_add1.tdf" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/db/altsyncram_add1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562950459909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562950459909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_add1 fetch:fetch\|memoriaIns:memoriaIns\|altsyncram:altsyncram_component\|altsyncram_add1:auto_generated " "Elaborating entity \"altsyncram_add1\" for hierarchy \"fetch:fetch\|memoriaIns:memoriaIns\|altsyncram:altsyncram_component\|altsyncram_add1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breg_ula breg_ula:breg_ula " "Elaborating entity \"breg_ula\" for hierarchy \"breg_ula:breg_ula\"" {  } { { "processador.vhd" "breg_ula" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/processador.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula breg_ula:breg_ula\|ula:ula " "Elaborating entity \"ula\" for hierarchy \"breg_ula:breg_ula\|ula:ula\"" {  } { { "breg_ula.vhd" "ula" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/breg_ula.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459928 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_jalr ula.vhd(100) " "VHDL Process Statement warning at ula.vhd(100): signal \"aux_jalr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/ula.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562950459929 "|processador|breg_ula:breg_ula|ula:ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_jalr ula.vhd(20) " "VHDL Process Statement warning at ula.vhd(20): inferring latch(es) for signal or variable \"aux_jalr\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/ula.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1562950459930 "|processador|breg_ula:breg_ula|ula:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_jalr ula.vhd(20) " "Inferred latch for \"aux_jalr\" at ula.vhd(20)" {  } { { "ula.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/ula.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1562950459930 "|processador|breg_ula:breg_ula|ula:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xregs breg_ula:breg_ula\|xregs:xregs " "Elaborating entity \"xregs\" for hierarchy \"breg_ula:breg_ula\|xregs:xregs\"" {  } { { "breg_ula.vhd" "xregs" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/breg_ula.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459931 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg xregs.vhd(42) " "VHDL Process Statement warning at xregs.vhd(42): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xregs.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/xregs.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562950459938 "|processador|breg_ula:breg_ula|xregs:xregs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs1 xregs.vhd(42) " "VHDL Process Statement warning at xregs.vhd(42): signal \"rs1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xregs.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/xregs.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562950459938 "|processador|breg_ula:breg_ula|xregs:xregs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg xregs.vhd(43) " "VHDL Process Statement warning at xregs.vhd(43): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xregs.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/xregs.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562950459938 "|processador|breg_ula:breg_ula|xregs:xregs"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rs2 xregs.vhd(43) " "VHDL Process Statement warning at xregs.vhd(43): signal \"rs2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xregs.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/xregs.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562950459939 "|processador|breg_ula:breg_ula|xregs:xregs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleULA breg_ula:breg_ula\|controleULA:controleULA " "Elaborating entity \"controleULA\" for hierarchy \"breg_ula:breg_ula\|controleULA:controleULA\"" {  } { { "breg_ula.vhd" "controleULA" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/breg_ula.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459940 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opin controleULA.vhd(25) " "VHDL Process Statement warning at controleULA.vhd(25): signal \"opin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleULA.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/controleULA.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562950459941 "|processador|breg_ula:breg_ula|controleULA:controleULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opin controleULA.vhd(27) " "VHDL Process Statement warning at controleULA.vhd(27): signal \"opin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleULA.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/controleULA.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562950459941 "|processador|breg_ula:breg_ula|controleULA:controleULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opin controleULA.vhd(37) " "VHDL Process Statement warning at controleULA.vhd(37): signal \"opin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleULA.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/controleULA.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562950459941 "|processador|breg_ula:breg_ula|controleULA:controleULA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opin controleULA.vhd(55) " "VHDL Process Statement warning at controleULA.vhd(55): signal \"opin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controleULA.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/controleULA.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1562950459941 "|processador|breg_ula:breg_ula|controleULA:controleULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32 breg_ula:breg_ula\|genImm32:genImm32 " "Elaborating entity \"genImm32\" for hierarchy \"breg_ula:breg_ula\|genImm32:genImm32\"" {  } { { "breg_ula.vhd" "genImm32" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/breg_ula.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562950459943 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_LEFT_BOUND_OF_SLICE" "14 7 downto 0 genImm32.vhd(33) " "VHDL error at genImm32.vhd(33): left bound (14) of slice must belong to range (7 downto 0) of corresponding object" {  } { { "genImm32.vhd" "" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/genImm32.vhd" 33 0 0 } }  } 0 10393 "VHDL error at %3!s!: left bound (%1!s!) of slice must belong to range (%2!s!) of corresponding object" 0 0 "Quartus II" 0 -1 1562950459946 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "breg_ula:breg_ula\|genImm32:genImm32 " "Can't elaborate user hierarchy \"breg_ula:breg_ula\|genImm32:genImm32\"" {  } { { "breg_ula.vhd" "genImm32" { Text "C:/Users/bitte/Prog/UnicicloRISC-V/breg_ula.vhd" 61 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562950459948 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562950460046 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 12 13:54:20 2019 " "Processing ended: Fri Jul 12 13:54:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562950460046 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562950460046 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562950460046 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562950460046 ""}
