

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Fri Nov 14 13:23:28 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F45K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 13/12/2024 GMT
    14                           ; 
    15                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F45K22 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000FE0                     bsr             equ	4064
    48   000FE9                     fsr0            equ	4073
    49   000FEA                     fsr0h           equ	4074
    50   000FE9                     fsr0l           equ	4073
    51   000FE1                     fsr1            equ	4065
    52   000FE2                     fsr1h           equ	4066
    53   000FE1                     fsr1l           equ	4065
    54   000FD9                     fsr2            equ	4057
    55   000FDA                     fsr2h           equ	4058
    56   000FD9                     fsr2l           equ	4057
    57   000FEF                     indf0           equ	4079
    58   000FE7                     indf1           equ	4071
    59   000FDF                     indf2           equ	4063
    60   000FF2                     intcon          equ	4082
    61   000000                     nvmcon          equ	0
    62   000FF9                     pcl             equ	4089
    63   000FFA                     pclath          equ	4090
    64   000FFB                     pclatu          equ	4091
    65   000FEB                     plusw0          equ	4075
    66   000FE3                     plusw1          equ	4067
    67   000FDB                     plusw2          equ	4059
    68   000FED                     postdec0        equ	4077
    69   000FE5                     postdec1        equ	4069
    70   000FDD                     postdec2        equ	4061
    71   000FEE                     postinc0        equ	4078
    72   000FE6                     postinc1        equ	4070
    73   000FDE                     postinc2        equ	4062
    74   000FEC                     preinc0         equ	4076
    75   000FE4                     preinc1         equ	4068
    76   000FDC                     preinc2         equ	4060
    77   000FF3                     prod            equ	4083
    78   000FF4                     prodh           equ	4084
    79   000FF3                     prodl           equ	4083
    80   000FD8                     status          equ	4056
    81   000FF5                     tablat          equ	4085
    82   000FF6                     tblptr          equ	4086
    83   000FF7                     tblptrh         equ	4087
    84   000FF6                     tblptrl         equ	4086
    85   000FF8                     tblptru         equ	4088
    86   000FFD                     tosl            equ	4093
    87   000FE8                     wreg            equ	4072
    88   000F38                     ANSELA          equ	3896	;# 
    89   000F39                     ANSELB          equ	3897	;# 
    90   000F3A                     ANSELC          equ	3898	;# 
    91   000F3B                     ANSELD          equ	3899	;# 
    92   000F3C                     ANSELE          equ	3900	;# 
    93   000F3D                     PMD2            equ	3901	;# 
    94   000F3E                     PMD1            equ	3902	;# 
    95   000F3F                     PMD0            equ	3903	;# 
    96   000F40                     VREFCON2        equ	3904	;# 
    97   000F40                     DACCON1         equ	3904	;# 
    98   000F41                     VREFCON1        equ	3905	;# 
    99   000F41                     DACCON0         equ	3905	;# 
   100   000F42                     VREFCON0        equ	3906	;# 
   101   000F42                     FVRCON          equ	3906	;# 
   102   000F43                     CTMUICON        equ	3907	;# 
   103   000F43                     CTMUICONH       equ	3907	;# 
   104   000F44                     CTMUCONL        equ	3908	;# 
   105   000F44                     CTMUCON1        equ	3908	;# 
   106   000F45                     CTMUCONH        equ	3909	;# 
   107   000F45                     CTMUCON0        equ	3909	;# 
   108   000F46                     SRCON1          equ	3910	;# 
   109   000F47                     SRCON0          equ	3911	;# 
   110   000F48                     CCPTMRS1        equ	3912	;# 
   111   000F49                     CCPTMRS0        equ	3913	;# 
   112   000F4A                     T6CON           equ	3914	;# 
   113   000F4B                     PR6             equ	3915	;# 
   114   000F4C                     TMR6            equ	3916	;# 
   115   000F4D                     T5GCON          equ	3917	;# 
   116   000F4E                     T5CON           equ	3918	;# 
   117   000F4F                     TMR5            equ	3919	;# 
   118   000F4F                     TMR5L           equ	3919	;# 
   119   000F50                     TMR5H           equ	3920	;# 
   120   000F51                     T4CON           equ	3921	;# 
   121   000F52                     PR4             equ	3922	;# 
   122   000F53                     TMR4            equ	3923	;# 
   123   000F54                     CCP5CON         equ	3924	;# 
   124   000F55                     CCPR5           equ	3925	;# 
   125   000F55                     CCPR5L          equ	3925	;# 
   126   000F56                     CCPR5H          equ	3926	;# 
   127   000F57                     CCP4CON         equ	3927	;# 
   128   000F58                     CCPR4           equ	3928	;# 
   129   000F58                     CCPR4L          equ	3928	;# 
   130   000F59                     CCPR4H          equ	3929	;# 
   131   000F5A                     PSTR3CON        equ	3930	;# 
   132   000F5B                     ECCP3AS         equ	3931	;# 
   133   000F5B                     CCP3AS          equ	3931	;# 
   134   000F5C                     PWM3CON         equ	3932	;# 
   135   000F5D                     CCP3CON         equ	3933	;# 
   136   000F5E                     CCPR3           equ	3934	;# 
   137   000F5E                     CCPR3L          equ	3934	;# 
   138   000F5F                     CCPR3H          equ	3935	;# 
   139   000F60                     SLRCON          equ	3936	;# 
   140   000F61                     WPUB            equ	3937	;# 
   141   000F62                     IOCB            equ	3938	;# 
   142   000F63                     PSTR2CON        equ	3939	;# 
   143   000F64                     ECCP2AS         equ	3940	;# 
   144   000F64                     CCP2AS          equ	3940	;# 
   145   000F65                     PWM2CON         equ	3941	;# 
   146   000F66                     CCP2CON         equ	3942	;# 
   147   000F67                     CCPR2           equ	3943	;# 
   148   000F67                     CCPR2L          equ	3943	;# 
   149   000F68                     CCPR2H          equ	3944	;# 
   150   000F69                     SSP2CON3        equ	3945	;# 
   151   000F6A                     SSP2MSK         equ	3946	;# 
   152   000F6B                     SSP2CON2        equ	3947	;# 
   153   000F6C                     SSP2CON1        equ	3948	;# 
   154   000F6D                     SSP2STAT        equ	3949	;# 
   155   000F6E                     SSP2ADD         equ	3950	;# 
   156   000F6F                     SSP2BUF         equ	3951	;# 
   157   000F70                     BAUDCON2        equ	3952	;# 
   158   000F70                     BAUD2CON        equ	3952	;# 
   159   000F71                     RCSTA2          equ	3953	;# 
   160   000F71                     RC2STA          equ	3953	;# 
   161   000F72                     TXSTA2          equ	3954	;# 
   162   000F72                     TX2STA          equ	3954	;# 
   163   000F73                     TXREG2          equ	3955	;# 
   164   000F73                     TX2REG          equ	3955	;# 
   165   000F74                     RCREG2          equ	3956	;# 
   166   000F74                     RC2REG          equ	3956	;# 
   167   000F75                     SPBRG2          equ	3957	;# 
   168   000F75                     SP2BRG          equ	3957	;# 
   169   000F76                     SPBRGH2         equ	3958	;# 
   170   000F76                     SP2BRGH         equ	3958	;# 
   171   000F77                     CM2CON1         equ	3959	;# 
   172   000F77                     CM12CON         equ	3959	;# 
   173   000F78                     CM2CON0         equ	3960	;# 
   174   000F78                     CM2CON          equ	3960	;# 
   175   000F79                     CM1CON0         equ	3961	;# 
   176   000F79                     CM1CON          equ	3961	;# 
   177   000F7A                     PIE4            equ	3962	;# 
   178   000F7B                     PIR4            equ	3963	;# 
   179   000F7C                     IPR4            equ	3964	;# 
   180   000F7D                     PIE5            equ	3965	;# 
   181   000F7E                     PIR5            equ	3966	;# 
   182   000F7F                     IPR5            equ	3967	;# 
   183   000F80                     PORTA           equ	3968	;# 
   184   000F81                     PORTB           equ	3969	;# 
   185   000F82                     PORTC           equ	3970	;# 
   186   000F83                     PORTD           equ	3971	;# 
   187   000F84                     PORTE           equ	3972	;# 
   188   000F89                     LATA            equ	3977	;# 
   189   000F8A                     LATB            equ	3978	;# 
   190   000F8B                     LATC            equ	3979	;# 
   191   000F8C                     LATD            equ	3980	;# 
   192   000F8D                     LATE            equ	3981	;# 
   193   000F92                     TRISA           equ	3986	;# 
   194   000F92                     DDRA            equ	3986	;# 
   195   000F93                     TRISB           equ	3987	;# 
   196   000F93                     DDRB            equ	3987	;# 
   197   000F94                     TRISC           equ	3988	;# 
   198   000F94                     DDRC            equ	3988	;# 
   199   000F95                     TRISD           equ	3989	;# 
   200   000F95                     DDRD            equ	3989	;# 
   201   000F96                     TRISE           equ	3990	;# 
   202   000F96                     DDRE            equ	3990	;# 
   203   000F9B                     OSCTUNE         equ	3995	;# 
   204   000F9C                     HLVDCON         equ	3996	;# 
   205   000F9C                     LVDCON          equ	3996	;# 
   206   000F9D                     PIE1            equ	3997	;# 
   207   000F9E                     PIR1            equ	3998	;# 
   208   000F9F                     IPR1            equ	3999	;# 
   209   000FA0                     PIE2            equ	4000	;# 
   210   000FA1                     PIR2            equ	4001	;# 
   211   000FA2                     IPR2            equ	4002	;# 
   212   000FA3                     PIE3            equ	4003	;# 
   213   000FA4                     PIR3            equ	4004	;# 
   214   000FA5                     IPR3            equ	4005	;# 
   215   000FA6                     EECON1          equ	4006	;# 
   216   000FA7                     EECON2          equ	4007	;# 
   217   000FA8                     EEDATA          equ	4008	;# 
   218   000FA9                     EEADR           equ	4009	;# 
   219   000FAB                     RCSTA1          equ	4011	;# 
   220   000FAB                     RCSTA           equ	4011	;# 
   221   000FAB                     RC1STA          equ	4011	;# 
   222   000FAC                     TXSTA1          equ	4012	;# 
   223   000FAC                     TXSTA           equ	4012	;# 
   224   000FAC                     TX1STA          equ	4012	;# 
   225   000FAD                     TXREG1          equ	4013	;# 
   226   000FAD                     TXREG           equ	4013	;# 
   227   000FAD                     TX1REG          equ	4013	;# 
   228   000FAE                     RCREG1          equ	4014	;# 
   229   000FAE                     RCREG           equ	4014	;# 
   230   000FAE                     RC1REG          equ	4014	;# 
   231   000FAF                     SPBRG1          equ	4015	;# 
   232   000FAF                     SPBRG           equ	4015	;# 
   233   000FAF                     SP1BRG          equ	4015	;# 
   234   000FB0                     SPBRGH1         equ	4016	;# 
   235   000FB0                     SPBRGH          equ	4016	;# 
   236   000FB0                     SP1BRGH         equ	4016	;# 
   237   000FB1                     T3CON           equ	4017	;# 
   238   000FB2                     TMR3            equ	4018	;# 
   239   000FB2                     TMR3L           equ	4018	;# 
   240   000FB3                     TMR3H           equ	4019	;# 
   241   000FB4                     T3GCON          equ	4020	;# 
   242   000FB6                     ECCP1AS         equ	4022	;# 
   243   000FB6                     ECCPAS          equ	4022	;# 
   244   000FB7                     PWM1CON         equ	4023	;# 
   245   000FB7                     PWMCON          equ	4023	;# 
   246   000FB8                     BAUDCON1        equ	4024	;# 
   247   000FB8                     BAUDCON         equ	4024	;# 
   248   000FB8                     BAUDCTL         equ	4024	;# 
   249   000FB8                     BAUD1CON        equ	4024	;# 
   250   000FB9                     PSTR1CON        equ	4025	;# 
   251   000FB9                     PSTRCON         equ	4025	;# 
   252   000FBA                     T2CON           equ	4026	;# 
   253   000FBB                     PR2             equ	4027	;# 
   254   000FBC                     TMR2            equ	4028	;# 
   255   000FBD                     CCP1CON         equ	4029	;# 
   256   000FBE                     CCPR1           equ	4030	;# 
   257   000FBE                     CCPR1L          equ	4030	;# 
   258   000FBF                     CCPR1H          equ	4031	;# 
   259   000FC0                     ADCON2          equ	4032	;# 
   260   000FC1                     ADCON1          equ	4033	;# 
   261   000FC2                     ADCON0          equ	4034	;# 
   262   000FC3                     ADRES           equ	4035	;# 
   263   000FC3                     ADRESL          equ	4035	;# 
   264   000FC4                     ADRESH          equ	4036	;# 
   265   000FC5                     SSP1CON2        equ	4037	;# 
   266   000FC5                     SSPCON2         equ	4037	;# 
   267   000FC6                     SSP1CON1        equ	4038	;# 
   268   000FC6                     SSPCON1         equ	4038	;# 
   269   000FC7                     SSP1STAT        equ	4039	;# 
   270   000FC7                     SSPSTAT         equ	4039	;# 
   271   000FC8                     SSP1ADD         equ	4040	;# 
   272   000FC8                     SSPADD          equ	4040	;# 
   273   000FC9                     SSP1BUF         equ	4041	;# 
   274   000FC9                     SSPBUF          equ	4041	;# 
   275   000FCA                     SSP1MSK         equ	4042	;# 
   276   000FCA                     SSPMSK          equ	4042	;# 
   277   000FCB                     SSP1CON3        equ	4043	;# 
   278   000FCB                     SSPCON3         equ	4043	;# 
   279   000FCC                     T1GCON          equ	4044	;# 
   280   000FCD                     T1CON           equ	4045	;# 
   281   000FCE                     TMR1            equ	4046	;# 
   282   000FCE                     TMR1L           equ	4046	;# 
   283   000FCF                     TMR1H           equ	4047	;# 
   284   000FD0                     RCON            equ	4048	;# 
   285   000FD1                     WDTCON          equ	4049	;# 
   286   000FD2                     OSCCON2         equ	4050	;# 
   287   000FD3                     OSCCON          equ	4051	;# 
   288   000FD5                     T0CON           equ	4053	;# 
   289   000FD6                     TMR0            equ	4054	;# 
   290   000FD6                     TMR0L           equ	4054	;# 
   291   000FD7                     TMR0H           equ	4055	;# 
   292   000FD8                     STATUS          equ	4056	;# 
   293   000FD9                     FSR2            equ	4057	;# 
   294   000FD9                     FSR2L           equ	4057	;# 
   295   000FDA                     FSR2H           equ	4058	;# 
   296   000FDB                     PLUSW2          equ	4059	;# 
   297   000FDC                     PREINC2         equ	4060	;# 
   298   000FDD                     POSTDEC2        equ	4061	;# 
   299   000FDE                     POSTINC2        equ	4062	;# 
   300   000FDF                     INDF2           equ	4063	;# 
   301   000FE0                     BSR             equ	4064	;# 
   302   000FE1                     FSR1            equ	4065	;# 
   303   000FE1                     FSR1L           equ	4065	;# 
   304   000FE2                     FSR1H           equ	4066	;# 
   305   000FE3                     PLUSW1          equ	4067	;# 
   306   000FE4                     PREINC1         equ	4068	;# 
   307   000FE5                     POSTDEC1        equ	4069	;# 
   308   000FE6                     POSTINC1        equ	4070	;# 
   309   000FE7                     INDF1           equ	4071	;# 
   310   000FE8                     WREG            equ	4072	;# 
   311   000FE9                     FSR0            equ	4073	;# 
   312   000FE9                     FSR0L           equ	4073	;# 
   313   000FEA                     FSR0H           equ	4074	;# 
   314   000FEB                     PLUSW0          equ	4075	;# 
   315   000FEC                     PREINC0         equ	4076	;# 
   316   000FED                     POSTDEC0        equ	4077	;# 
   317   000FEE                     POSTINC0        equ	4078	;# 
   318   000FEF                     INDF0           equ	4079	;# 
   319   000FF0                     INTCON3         equ	4080	;# 
   320   000FF1                     INTCON2         equ	4081	;# 
   321   000FF2                     INTCON          equ	4082	;# 
   322   000FF3                     PROD            equ	4083	;# 
   323   000FF3                     PRODL           equ	4083	;# 
   324   000FF4                     PRODH           equ	4084	;# 
   325   000FF5                     TABLAT          equ	4085	;# 
   326   000FF6                     TBLPTR          equ	4086	;# 
   327   000FF6                     TBLPTRL         equ	4086	;# 
   328   000FF7                     TBLPTRH         equ	4087	;# 
   329   000FF8                     TBLPTRU         equ	4088	;# 
   330   000FF9                     PCLAT           equ	4089	;# 
   331   000FF9                     PC              equ	4089	;# 
   332   000FF9                     PCL             equ	4089	;# 
   333   000FFA                     PCLATH          equ	4090	;# 
   334   000FFB                     PCLATU          equ	4091	;# 
   335   000FFC                     STKPTR          equ	4092	;# 
   336   000FFD                     TOS             equ	4093	;# 
   337   000FFD                     TOSL            equ	4093	;# 
   338   000FFE                     TOSH            equ	4094	;# 
   339   000FFF                     TOSU            equ	4095	;# 
   340   000F39                     _ANSELB         set	3897
   341   000F8A                     _LATB           set	3978
   342   000F93                     _TRISB          set	3987
   343   000FD3                     _OSCCON         set	4051
   344                           
   345                           ; #config settings
   346                           
   347                           	psect	cinit
   348   000634                     __pcinit:
   349                           	callstack 0
   350   000634                     start_initialization:
   351                           	callstack 0
   352   000634                     __initialization:
   353                           	callstack 0
   354   000634                     end_of_initialization:
   355                           	callstack 0
   356   000634                     __end_of__initialization:
   357                           	callstack 0
   358   000634  0100               	movlb	0
   359   000636  EF01  F003         	goto	_main	;jump to C main() function
   360                           
   361                           	psect	cstackCOMRAM
   362   000001                     __pcstackCOMRAM:
   363                           	callstack 0
   364   000001                     ??_main:
   365                           
   366                           ; 1 bytes @ 0x0
   367   000001                     	ds	1
   368                           
   369 ;;
   370 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   371 ;;
   372 ;; *************** function _main *****************
   373 ;; Defined at:
   374 ;;		line 17 in file "main.c"
   375 ;; Parameters:    Size  Location     Type
   376 ;;		None
   377 ;; Auto vars:     Size  Location     Type
   378 ;;		None
   379 ;; Return value:  Size  Location     Type
   380 ;;                  1    wreg      void 
   381 ;; Registers used:
   382 ;;		wreg, status,2
   383 ;; Tracked objects:
   384 ;;		On entry : 0/0
   385 ;;		On exit  : 0/0
   386 ;;		Unchanged: 0/0
   387 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   388 ;;      Params:         0       0       0       0       0       0       0
   389 ;;      Locals:         0       0       0       0       0       0       0
   390 ;;      Temps:          1       0       0       0       0       0       0
   391 ;;      Totals:         1       0       0       0       0       0       0
   392 ;;Total ram usage:        1 bytes
   393 ;; This function calls:
   394 ;;		Nothing
   395 ;; This function is called by:
   396 ;;		Startup code after reset
   397 ;; This function uses a non-reentrant model
   398 ;;
   399                           
   400                           	psect	text0
   401   000602                     __ptext0:
   402                           	callstack 0
   403   000602                     _main:
   404                           	callstack 31
   405   000602                     
   406                           ;main.c: 18:     OSCCON = 0x30;
   407   000602  0E30               	movlw	48
   408   000604  6ED3               	movwf	211,c	;volatile
   409   000606                     
   410                           ;main.c: 19:     ANSELB = 0;
   411   000606  010F               	movlb	15	; () banked
   412   000608  6B39               	clrf	57,b	;volatile
   413   00060A                     
   414                           ; BSR set to: 15
   415                           ;main.c: 20:     TRISB = 0;
   416   00060A  6A93               	clrf	147,c	;volatile
   417   00060C                     l700:
   418                           
   419                           ;main.c: 23:         LATB = 0xFF;
   420   00060C  688A               	setf	138,c	;volatile
   421   00060E                     
   422                           ;main.c: 24:         _delay((unsigned long)((250)*(1000000/4000.0)));
   423   00060E  0E52               	movlw	82
   424   000610  6E01               	movwf	??_main^0,c
   425   000612  0E2A               	movlw	42
   426   000614                     u17:
   427   000614  2EE8               	decfsz	wreg,f,c
   428   000616  D7FE               	bra	u17
   429   000618  2E01               	decfsz	??_main^0,f,c
   430   00061A  D7FC               	bra	u17
   431   00061C                     
   432                           ;main.c: 25:         LATB = 0x00;
   433   00061C  6A8A               	clrf	138,c	;volatile
   434   00061E                     
   435                           ;main.c: 26:         _delay((unsigned long)((250)*(1000000/4000.0)));
   436   00061E  0E52               	movlw	82
   437   000620  6E01               	movwf	??_main^0,c
   438   000622  0E2A               	movlw	42
   439   000624                     u27:
   440   000624  2EE8               	decfsz	wreg,f,c
   441   000626  D7FE               	bra	u27
   442   000628  2E01               	decfsz	??_main^0,f,c
   443   00062A  D7FC               	bra	u27
   444   00062C  EF06  F003         	goto	l700
   445   000630  EFFE  F03F         	goto	start
   446   000634                     __end_of_main:
   447                           	callstack 0
   448                           
   449                           	psect	smallconst
   450   000600                     __psmallconst:
   451                           	callstack 0
   452   000600  00                 	db	0
   453   000601  00                 	db	0	; dummy byte at the end
   454   000600                     __smallconst    set	__psmallconst
   455   000600                     __mediumconst   set	__psmallconst
   456   000000                     __activetblptr  equ	0
   457                           
   458                           	psect	rparam
   459   000001                     ___rparam_used  equ	1
   460   000000                     ___param_bank   equ	0
   461   000000                     __Lparam        equ	__Lrparam
   462   000000                     __Hparam        equ	__Hrparam
   463                           
   464                           	psect	config
   465                           
   466                           ; Padding undefined space
   467   300000                     	org	3145728
   468   300000  FF                 	db	255
   469                           
   470                           ;Config register CONFIG1H @ 0x300001
   471                           ;	Oscillator Selection bits
   472                           ;	FOSC = INTIO67, Internal oscillator block
   473                           ;	4X PLL Enable
   474                           ;	PLLCFG = 0x0, unprogrammed default
   475                           ;	Primary clock enable bit
   476                           ;	PRICLKEN = 0x1, unprogrammed default
   477                           ;	Fail-Safe Clock Monitor Enable bit
   478                           ;	FCMEN = 0x0, unprogrammed default
   479                           ;	Internal/External Oscillator Switchover bit
   480                           ;	IESO = 0x0, unprogrammed default
   481   300001                     	org	3145729
   482   300001  28                 	db	40
   483                           
   484                           ;Config register CONFIG2L @ 0x300002
   485                           ;	unspecified, using default values
   486                           ;	Power-up Timer Enable bit
   487                           ;	PWRTEN = 0x1, unprogrammed default
   488                           ;	Brown-out Reset Enable bits
   489                           ;	BOREN = 0x3, unprogrammed default
   490                           ;	Brown Out Reset Voltage bits
   491                           ;	BORV = 0x3, unprogrammed default
   492   300002                     	org	3145730
   493   300002  1F                 	db	31
   494                           
   495                           ;Config register CONFIG2H @ 0x300003
   496                           ;	Watchdog Timer Enable bits
   497                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   498                           ;	Watchdog Timer Postscale Select bits
   499                           ;	WDTPS = 0xF, unprogrammed default
   500   300003                     	org	3145731
   501   300003  3C                 	db	60
   502                           
   503                           ; Padding undefined space
   504   300004                     	org	3145732
   505   300004  FF                 	db	255
   506                           
   507                           ;Config register CONFIG3H @ 0x300005
   508                           ;	CCP2 MUX bit
   509                           ;	CCP2MX = 0x1, unprogrammed default
   510                           ;	PORTB A/D Enable bit
   511                           ;	PBADEN = OFF, PORTB<5:0> pins are configured as digital I/O on Reset
   512                           ;	P3A/CCP3 Mux bit
   513                           ;	CCP3MX = 0x1, unprogrammed default
   514                           ;	HFINTOSC Fast Start-up
   515                           ;	HFOFST = 0x1, unprogrammed default
   516                           ;	Timer3 Clock input mux bit
   517                           ;	T3CMX = 0x1, unprogrammed default
   518                           ;	ECCP2 B output mux bit
   519                           ;	P2BMX = 0x1, unprogrammed default
   520                           ;	MCLR Pin Enable bit
   521                           ;	MCLRE = 0x1, unprogrammed default
   522   300005                     	org	3145733
   523   300005  BD                 	db	189
   524                           
   525                           ;Config register CONFIG4L @ 0x300006
   526                           ;	Stack Full/Underflow Reset Enable bit
   527                           ;	STVREN = 0x1, unprogrammed default
   528                           ;	Single-Supply ICSP Enable bit
   529                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
   530                           ;	Extended Instruction Set Enable bit
   531                           ;	XINST = 0x0, unprogrammed default
   532                           ;	Background Debug
   533                           ;	DEBUG = 0x1, unprogrammed default
   534   300006                     	org	3145734
   535   300006  85                 	db	133
   536                           
   537                           ; Padding undefined space
   538   300007                     	org	3145735
   539   300007  FF                 	db	255
   540                           tosu	equ	0xFFF
   541                           tosh	equ	0xFFE
   542                           tosl	equ	0xFFD
   543                           stkptr	equ	0xFFC
   544                           pclatu	equ	0xFFB
   545                           pclath	equ	0xFFA
   546                           pcl	equ	0xFF9
   547                           tblptru	equ	0xFF8
   548                           tblptrh	equ	0xFF7
   549                           tblptrl	equ	0xFF6
   550                           tablat	equ	0xFF5
   551                           prodh	equ	0xFF4
   552                           prodl	equ	0xFF3
   553                           indf0	equ	0xFEF
   554                           postinc0	equ	0xFEE
   555                           postdec0	equ	0xFED
   556                           preinc0	equ	0xFEC
   557                           plusw0	equ	0xFEB
   558                           fsr0h	equ	0xFEA
   559                           fsr0l	equ	0xFE9
   560                           wreg	equ	0xFE8
   561                           indf1	equ	0xFE7
   562                           postinc1	equ	0xFE6
   563                           postdec1	equ	0xFE5
   564                           preinc1	equ	0xFE4
   565                           plusw1	equ	0xFE3
   566                           fsr1h	equ	0xFE2
   567                           fsr1l	equ	0xFE1
   568                           bsr	equ	0xFE0
   569                           indf2	equ	0xFDF
   570                           postinc2	equ	0xFDE
   571                           postdec2	equ	0xFDD
   572                           preinc2	equ	0xFDC
   573                           plusw2	equ	0xFDB
   574                           fsr2h	equ	0xFDA
   575                           fsr2l	equ	0xFD9
   576                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBIGSFRh         117      0       0      0.0%
BITBIGSFRlh         80      0       0      0.0%
BITBIGSFRll          1      0       0      0.0%
COMRAM              95      1       1      1.1%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BIGRAM            1535      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       1      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Fri Nov 14 13:23:28 2025

                     u17 0614                       u27 0624                      l700 060C  
                    l702 060E                      l704 061C                      l706 061E  
                    l694 0602                      l696 0606                      l698 060A  
                    wreg 0FE8                     _LATB 0F8A                     _main 0602  
                   start 7FFC             ___param_bank 0000                    ?_main 0001  
                  _TRISB 0F93          __initialization 0634             __end_of_main 0634  
                 ??_main 0001            __activetblptr 0000                   _ANSELB 0F39  
                 _OSCCON 0FD3                   isa$std 0001             __mediumconst 0600  
             __accesstop 0060  __end_of__initialization 0634            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0600                  __pcinit 0634                  __ramtop 0600  
                __ptext0 0602     end_of_initialization 0634      start_initialization 0634  
            __smallconst 0600                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
