<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1360</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1360-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1360.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-80&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:820px;left:68px;white-space:nowrap" class="ft02">35.4.1 &#160;&#160;MSRs with Model-Specific Behavior in the Silvermont Microarchitecture</p>
<p style="position:absolute;top:850px;left:68px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-1360.html">Table 35-8 lists&#160;</a>model-specific registers (MSRs)&#160;that are specific&#160;to Intel</p>
<p style="position:absolute;top:848px;left:552px;white-space:nowrap" class="ft04">¬Æ</p>
<p style="position:absolute;top:850px;left:563px;white-space:nowrap" class="ft03">&#160;Atom‚Ñ¢&#160;processor E3000 Series (CPUID&#160;</p>
<p style="position:absolute;top:867px;left:68px;white-space:nowrap" class="ft06">signature with DisplayFamily_DisplayModel&#160;of&#160;06_37H)&#160;and Intel Atom processors (CPUID&#160;signatures&#160;with&#160;<br/>DisplayFamily_DisplayModel of 06_4AH, 06_5AH, 06_5DH).&#160;</p>
<p style="position:absolute;top:189px;left:185px;white-space:nowrap" class="ft03">6</p>
<p style="position:absolute;top:189px;left:448px;white-space:nowrap" class="ft03">NEAR_IND_JMP</p>
<p style="position:absolute;top:213px;left:185px;white-space:nowrap" class="ft03">7</p>
<p style="position:absolute;top:213px;left:448px;white-space:nowrap" class="ft03">NEAR_REL_JMP</p>
<p style="position:absolute;top:236px;left:185px;white-space:nowrap" class="ft03">8</p>
<p style="position:absolute;top:236px;left:448px;white-space:nowrap" class="ft03">FAR_BRANCH</p>
<p style="position:absolute;top:261px;left:185px;white-space:nowrap" class="ft03">63:9</p>
<p style="position:absolute;top:261px;left:448px;white-space:nowrap" class="ft03">Reserved.</p>
<p style="position:absolute;top:285px;left:80px;white-space:nowrap" class="ft03">1C9H</p>
<p style="position:absolute;top:285px;left:139px;white-space:nowrap" class="ft03">457</p>
<p style="position:absolute;top:285px;left:185px;white-space:nowrap" class="ft03">MSR_LASTBRANCH_TOS</p>
<p style="position:absolute;top:285px;left:357px;white-space:nowrap" class="ft03">Core</p>
<p style="position:absolute;top:285px;left:448px;white-space:nowrap" class="ft07">Last&#160;Branch&#160;Record&#160;Stack TOS&#160;(R/W)&#160;<br/>Contains&#160;an&#160;index (bits 0-2)&#160;that&#160;points to&#160;the MSR&#160;containing the&#160;</p>
<p style="position:absolute;top:322px;left:448px;white-space:nowrap" class="ft08">most&#160;recent&#160;branch record.<br/>See MSR_LASTBRANCH_0_FROM_IP.</p>
<p style="position:absolute;top:367px;left:80px;white-space:nowrap" class="ft03">38EH</p>
<p style="position:absolute;top:367px;left:139px;white-space:nowrap" class="ft03">910</p>
<p style="position:absolute;top:367px;left:185px;white-space:nowrap" class="ft03">IA32_PERF_GLOBAL_</p>
<p style="position:absolute;top:384px;left:185px;white-space:nowrap" class="ft03">STATUS</p>
<p style="position:absolute;top:367px;left:357px;white-space:nowrap" class="ft03">Core</p>
<p style="position:absolute;top:367px;left:448px;white-space:nowrap" class="ft03">See&#160;<a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2.</a>&#160;Se<a href="˛ˇ">e Section 18.4.2, ‚ÄúGlobal Counter&#160;Control&#160;</a></p>
<p style="position:absolute;top:384px;left:448px;white-space:nowrap" class="ft03"><a href="˛ˇ">Facilities.‚Äù</a>&#160;</p>
<p style="position:absolute;top:408px;left:79px;white-space:nowrap" class="ft03">390H</p>
<p style="position:absolute;top:408px;left:139px;white-space:nowrap" class="ft03">912</p>
<p style="position:absolute;top:408px;left:185px;white-space:nowrap" class="ft03">IA32_PERF_GLOBAL_OVF_</p>
<p style="position:absolute;top:424px;left:185px;white-space:nowrap" class="ft03">CTRL</p>
<p style="position:absolute;top:408px;left:357px;white-space:nowrap" class="ft03">Core</p>
<p style="position:absolute;top:408px;left:448px;white-space:nowrap" class="ft03">See&#160;<a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2.</a>&#160;Se<a href="˛ˇ">e Section 18.4.2, ‚ÄúGlobal Counter&#160;Control&#160;</a></p>
<p style="position:absolute;top:424px;left:448px;white-space:nowrap" class="ft03"><a href="˛ˇ">Facilities.‚Äù</a></p>
<p style="position:absolute;top:448px;left:80px;white-space:nowrap" class="ft03">3F1H</p>
<p style="position:absolute;top:448px;left:135px;white-space:nowrap" class="ft03">1009</p>
<p style="position:absolute;top:448px;left:185px;white-space:nowrap" class="ft03">MSR_PEBS_ENABLE</p>
<p style="position:absolute;top:448px;left:357px;white-space:nowrap" class="ft03">Core</p>
<p style="position:absolute;top:448px;left:448px;white-space:nowrap" class="ft03">See&#160;<a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2. Se</a><a href="˛ˇ">e Section&#160;18.4.4,&#160;‚ÄúPrecise Event&#160;Based Sampling&#160;</a></p>
<p style="position:absolute;top:465px;left:448px;white-space:nowrap" class="ft03"><a href="˛ˇ">(PEBS).‚Äù</a></p>
<p style="position:absolute;top:489px;left:185px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:489px;left:448px;white-space:nowrap" class="ft03">Enable&#160;PEBS&#160;for&#160;precise&#160;event on&#160;IA32_PMC0.&#160;(R/W)</p>
<p style="position:absolute;top:512px;left:80px;white-space:nowrap" class="ft03">3FAH</p>
<p style="position:absolute;top:512px;left:135px;white-space:nowrap" class="ft03">1018</p>
<p style="position:absolute;top:512px;left:185px;white-space:nowrap" class="ft03">MSR_PKG_C6_RESIDENCY</p>
<p style="position:absolute;top:512px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:512px;left:448px;white-space:nowrap" class="ft03">Note: C-state values are processor specific&#160;C-state code&#160;names,&#160;</p>
<p style="position:absolute;top:529px;left:448px;white-space:nowrap" class="ft03">unrelated&#160;to&#160;MWAIT extension&#160;C-state&#160;parameters or&#160;ACPI C-</p>
<p style="position:absolute;top:546px;left:448px;white-space:nowrap" class="ft03">States.</p>
<p style="position:absolute;top:570px;left:185px;white-space:nowrap" class="ft03">63:0</p>
<p style="position:absolute;top:570px;left:448px;white-space:nowrap" class="ft07">Package&#160;C6&#160;Residency Counter.&#160;(R/O)<br/>Value since last&#160;reset that&#160;this package&#160;is&#160;in processor-specific C6&#160;</p>
<p style="position:absolute;top:607px;left:448px;white-space:nowrap" class="ft03">states.&#160;Counts&#160;at&#160;the TSC&#160;Frequency.</p>
<p style="position:absolute;top:631px;left:79px;white-space:nowrap" class="ft03">664H</p>
<p style="position:absolute;top:631px;left:135px;white-space:nowrap" class="ft03">1636</p>
<p style="position:absolute;top:631px;left:185px;white-space:nowrap" class="ft03">MSR_MC6_RESIDENCY_COU</p>
<p style="position:absolute;top:647px;left:185px;white-space:nowrap" class="ft03">NTER</p>
<p style="position:absolute;top:631px;left:357px;white-space:nowrap" class="ft03">Module</p>
<p style="position:absolute;top:631px;left:448px;white-space:nowrap" class="ft08">Module C6&#160;Residency Counter&#160;(R/0)&#160;<br/>Note: C-state values are processor specific&#160;C-state code&#160;names,<br/>unrelated&#160;to&#160;MWAIT extension&#160;C-state&#160;parameters or&#160;ACPI C-</p>
<p style="position:absolute;top:690px;left:448px;white-space:nowrap" class="ft03">States.</p>
<p style="position:absolute;top:714px;left:185px;white-space:nowrap" class="ft03">63:0</p>
<p style="position:absolute;top:714px;left:448px;white-space:nowrap" class="ft07">Time that&#160;this module is in module-specific&#160;C6&#160;states&#160;since&#160;last<br/>reset. Counts at&#160;1&#160;Mhz frequency.</p>
<p style="position:absolute;top:914px;left:68px;white-space:nowrap" class="ft05">Table 35-8.&#160;&#160;Specific MSRs&#160;Supported by&#160;Intel¬Æ Atom‚Ñ¢ Processors with&#160;CPUID Signature&#160;06_37H, 06_4AH,&#160;06_5AH,&#160;</p>
<p style="position:absolute;top:932px;left:423px;white-space:nowrap" class="ft05">06_5DH</p>
<p style="position:absolute;top:957px;left:98px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:973px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:973px;left:220px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:957px;left:378px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:973px;left:594px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
<p style="position:absolute;top:997px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:997px;left:140px;white-space:nowrap" class="ft03">Dec</p>
<p style="position:absolute;top:1021px;left:79px;white-space:nowrap" class="ft03">606H</p>
<p style="position:absolute;top:1021px;left:135px;white-space:nowrap" class="ft03">1542</p>
<p style="position:absolute;top:1021px;left:185px;white-space:nowrap" class="ft03">MSR_RAPL_POWER_UNIT</p>
<p style="position:absolute;top:1021px;left:357px;white-space:nowrap" class="ft03">Package</p>
<p style="position:absolute;top:1021px;left:448px;white-space:nowrap" class="ft08">Unit&#160;Multipliers&#160;used&#160;in&#160;RAPL&#160;Interfaces (R/O)&#160;<br/>See&#160;<a href="o_fe12b1e2a880e0ce-497.html">Section&#160;14.9.1, ‚ÄúRAPL Interfaces.‚Äù</a></p>
<p style="position:absolute;top:100px;left:193px;white-space:nowrap" class="ft05">Table 35-7.&#160;&#160;MSRs&#160;Common&#160;to&#160;the Silvermont&#160;and&#160;Airmont Microarchitectures&#160;</p>
<p style="position:absolute;top:124px;left:98px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:141px;left:99px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:141px;left:220px;white-space:nowrap" class="ft03">Register Name</p>
<p style="position:absolute;top:124px;left:378px;white-space:nowrap" class="ft03">Scope</p>
<p style="position:absolute;top:141px;left:594px;white-space:nowrap" class="ft03">Bit&#160;Description</p>
<p style="position:absolute;top:164px;left:82px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:164px;left:140px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
