
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.422111                       # Number of seconds simulated
sim_ticks                                2422110517000                       # Number of ticks simulated
final_tick                               2422110517000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188380                       # Simulator instruction rate (inst/s)
host_op_rate                                   247872                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               76844925                       # Simulator tick rate (ticks/s)
host_mem_usage                                3288132                       # Number of bytes of host memory used
host_seconds                                 31519.46                       # Real time elapsed on the host
sim_insts                                  5937647662                       # Number of instructions simulated
sim_ops                                    7812775824                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            82624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           155456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              238080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        82624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          82624                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks         1344                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1344                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              1291                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              2429                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3720                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks             21                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  21                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst               34112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data               64182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  98294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst          34112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             34112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks              555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                   555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks              555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst              34112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data              64182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 98849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         3720                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          21                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        21                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  238016                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   238080                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  1344                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                167                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                253                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                228                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                220                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                223                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               267                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               288                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               288                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               206                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               264                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               263                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   2422110438000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3720                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    21                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2514                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1090                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      103                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          587                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     401.662692                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    232.979740                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    379.378712                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           178     30.32%     30.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          123     20.95%     51.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           49      8.35%     59.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           37      6.30%     65.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           31      5.28%     71.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           24      4.09%     75.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      1.87%     77.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      1.70%     78.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          124     21.12%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           587                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      49360000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                119091250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18595000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13272.39                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32022.39                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        9.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      3123                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.97                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   647449996.79                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.50                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2034900                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1062600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 12138000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              21621240                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                864960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         69053220                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          9318240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      581254093020                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            581389240020                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.034150                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          2422060803500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1043500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        8078000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  2421885151000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     24265500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       40549250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    151429750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2220540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1165065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 14415660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          19668480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              27033390                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1128480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         79150200                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4050240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy      581247953640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            581396785695                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.037266                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          2422047107000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1967000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        8326000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  2421864172750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     10544000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       51897250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    173610000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               156326231                       # Number of BP lookups
system.cpu.branchPred.condPredicted         156326231                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              6879                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            156288209                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1447                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                312                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       156288209                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          156279726                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8483                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1757                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   468819179                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       15196                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1022                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           176                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   468794921                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           218                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    35                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2422110517000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4844221035                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          468832388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     5937844857                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   156326231                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          156281173                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    4375278793                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   13962                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          7                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 3805                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           701                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles         5223                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 468794807                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2543                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         4844127911                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.612912                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.870077                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               3437773763     70.97%     70.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                156253495      3.23%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 78135279      1.61%     75.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                156258713      3.23%     79.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 78128135      1.61%     80.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                156256658      3.23%     83.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 78130053      1.61%     85.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                156258224      3.23%     88.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                546933591     11.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           4844127911                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.032271                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.225758                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                332105283                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            3535366460                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     75860                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             976573327                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   6981                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             7813097455                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   6981                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                625080463                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               351716814                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2769                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 664141187                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles            3203179697                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             7813069962                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              19533151                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents             3085952728                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    517                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  40712                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          8281962190                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           20626465871                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       2032116078                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups       17031263470                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            8281595729                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   366461                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                180                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            151                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                4980512726                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            468820645                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               19264                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               962                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              200                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 7813020955                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 246                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                7812949331                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2282                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          245376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       361723                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            166                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    4844127911                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.612870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.060482                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           508071238     10.49%     10.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1          1992210938     41.13%     51.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2          1621108626     33.47%     85.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           410175167      8.47%     93.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           214861496      4.44%     97.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            97672010      2.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               14607      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8668      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5161      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      4844127911                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5804     68.27%     68.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    43      0.51%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2164     25.46%     94.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   402      4.73%     98.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                66      0.78%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               22      0.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3237      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            2031603132     26.00%     26.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   57      0.00%     26.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1431      0.00%     26.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd          5312503395     68.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  80      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                70033      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15323      0.00%     94.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead       468752051      6.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            592      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             7812949331                       # Type of FU issued
system.cpu.iq.rate                           1.612839                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        8501                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000001                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         7032524671                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1094503998                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   1094160422                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads         13437512685                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes         6718762644                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses   6718755597                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             1094198232                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses              6718756363                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2398                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        33109                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7191                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          9405                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   6981                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  115569                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5590                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          7813021201                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               347                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             468820645                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                19264                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                174                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1097                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4068                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             71                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1991                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6498                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 8489                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            7812935117                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             468819125                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14214                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    468834319                       # number of memory reference insts executed
system.cpu.iew.exec_branches                156292125                       # Number of branches executed
system.cpu.iew.exec_stores                      15194                       # Number of stores executed
system.cpu.iew.exec_rate                     1.612836                       # Inst execution rate
system.cpu.iew.wb_sent                     7812920209                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    7812916019                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                6777672972                       # num instructions producing a value
system.cpu.iew.wb_consumers               12715383798                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.612832                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.533029                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          245445                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              6931                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   4844090243                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.612847                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.224164                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   2187768876     45.16%     45.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    468769785      9.68%     54.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2   1406257988     29.03%     83.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    312513536      6.45%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         5176      0.00%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4495      0.00%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2577      0.00%     90.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7    156251666      3.23%     93.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    312516144      6.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   4844090243                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           5937647662                       # Number of instructions committed
system.cpu.commit.committedOps             7812775824                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      468799609                       # Number of memory references committed
system.cpu.commit.loads                     468787536                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  156281702                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                 6718754096                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1719022565                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  795                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1234      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       2031471325     26.00%     26.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              38      0.00%     26.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1191      0.00%     26.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd     5312502347     68.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             80      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           36493      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          11506      0.00%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead    468751043      6.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          567      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        7812775824                       # Class of committed instruction
system.cpu.commit.bw_lim_events             312516144                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                  12344595368                       # The number of ROB reads
system.cpu.rob.rob_writes                 15626080722                       # The number of ROB writes
system.cpu.timesIdled                            1010                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           93124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  5937647662                       # Number of Instructions Simulated
system.cpu.committedOps                    7812775824                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.815849                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.815849                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.225718                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.225718                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2031862682                       # number of integer regfile reads
system.cpu.int_regfile_writes               937857460                       # number of integer regfile writes
system.cpu.fp_regfile_reads               17031258096                       # number of floating regfile reads
system.cpu.fp_regfile_writes               6718754527                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 781474578                       # number of cc regfile reads
system.cpu.cc_regfile_writes                625152253                       # number of cc regfile writes
system.cpu.misc_regfile_reads               781433003                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     45                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1767                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.976710                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           468806591                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2791                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          167970.831602                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.976710                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          931                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         937640399                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        937640399                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    468795033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       468795033                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        11556                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          11556                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     468806589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        468806589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    468806589                       # number of overall hits
system.cpu.dcache.overall_hits::total       468806589                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        11698                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11698                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          517                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          517                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        12215                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          12215                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        12215                       # number of overall misses
system.cpu.dcache.overall_misses::total         12215                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    627587500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    627587500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     37173447                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37173447                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    664760947                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    664760947                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    664760947                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    664760947                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    468806731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    468806731                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        12073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        12073                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    468818804                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    468818804                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    468818804                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    468818804                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000025                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.042823                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042823                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53649.128056                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53649.128056                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71902.218569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71902.218569                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54421.690299                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54421.690299                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54421.690299                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54421.690299                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       116213                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           93                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1490                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.995302                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    23.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          575                       # number of writebacks
system.cpu.dcache.writebacks::total               575                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         9419                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9419                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         9422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9422                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         9422                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9422                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2279                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2279                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          514                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          514                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2793                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2793                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2793                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2793                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    160945500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    160945500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     36415447                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36415447                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    197360947                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    197360947                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    197360947                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    197360947                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.042574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.042574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 70621.105748                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70621.105748                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 70847.173152                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70847.173152                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70662.709273                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70662.709273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70662.709273                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70662.709273                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1414                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.998852                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           468792625                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1670                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          280714.146707                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.998852                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         937591210                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        937591210                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    468792625                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       468792625                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     468792625                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        468792625                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    468792625                       # number of overall hits
system.cpu.icache.overall_hits::total       468792625                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2144                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2144                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2144                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2144                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2144                       # number of overall misses
system.cpu.icache.overall_misses::total          2144                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    132116448                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    132116448                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    132116448                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    132116448                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    132116448                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    132116448                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    468794769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    468794769                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    468794769                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    468794769                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    468794769                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    468794769                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 61621.477612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61621.477612                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 61621.477612                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61621.477612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 61621.477612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61621.477612                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        51786                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               646                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    80.164087                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          471                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          471                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          471                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          471                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          471                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          471                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1673                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1673                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1673                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1673                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1673                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    106403457                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106403457                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    106403457                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106403457                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    106403457                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106403457                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 63600.392708                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63600.392708                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 63600.392708                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63600.392708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 63600.392708                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63600.392708                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           7647                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         3183                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops               13                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops           13                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3951                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           596                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2750                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                512                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               512                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3952                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4756                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         7353                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   12109                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       106816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       215424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   322240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               168                       # Total snoops (count)
system.l2bus.snoopTraffic                        1536                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4631                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.006262                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.078894                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4602     99.37%     99.37% # Request fanout histogram
system.l2bus.snoop_fanout::1                       29      0.63%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4631                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              4398500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2508000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             4187500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  165                       # number of replacements
system.l2cache.tags.tagsinuse             3324.873523                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3901                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 3724                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.047530                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     3.999696                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   949.974653                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  2370.899174                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000976                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.231927                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.578833                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.811737                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3559                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3230                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.868896                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                64796                       # Number of tag accesses
system.l2cache.tags.data_accesses               64796                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks          575                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          575                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data            49                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               49                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst          378                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          313                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          691                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst              378                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              362                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 740                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst             378                       # number of overall hits
system.l2cache.overall_hits::cpu.data             362                       # number of overall hits
system.l2cache.overall_hits::total                740                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          463                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            463                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         1292                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data         1966                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3258                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           1292                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           2429                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3721                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          1292                       # number of overall misses
system.l2cache.overall_misses::cpu.data          2429                       # number of overall misses
system.l2cache.overall_misses::total             3721                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     35066000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     35066000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     99887500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data    154209000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    254096500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     99887500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data    189275000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    289162500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     99887500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data    189275000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    289162500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks          575                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          575                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          512                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          512                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1670                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data         2279                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3949                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1670                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2791                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            4461                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1670                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2791                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           4461                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.904297                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.904297                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.773653                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.862659                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.825019                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.773653                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.870297                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.834118                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.773653                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.870297                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.834118                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 75736.501080                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 75736.501080                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 77312.306502                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 78437.945066                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 77991.559239                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 77312.306502                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 77923.013586                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 77710.964794                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 77312.306502                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 77923.013586                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 77710.964794                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks              21                       # number of writebacks
system.l2cache.writebacks::total                   21                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          463                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          463                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         1292                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data         1966                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3258                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         1292                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         2429                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3721                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         1292                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         2429                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3721                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     30436000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     30436000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     86977500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    134549000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    221526500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     86977500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data    164985000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    251962500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     86977500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data    164985000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    251962500                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.904297                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.904297                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.773653                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.862659                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.825019                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.773653                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.870297                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.834118                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.773653                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.870297                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.834118                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65736.501080                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65736.501080                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 67320.046440                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 68437.945066                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67994.628607                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67320.046440                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 67923.013586                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 67713.652244                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67320.046440                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 67923.013586                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 67713.652244                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3880                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2422110517000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3257                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           21                       # Transaction distribution
system.membus.trans_dist::CleanEvict              139                       # Transaction distribution
system.membus.trans_dist::ReadExReq               463                       # Transaction distribution
system.membus.trans_dist::ReadExResp              463                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3257                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         7600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         7600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       239424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       239424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  239424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3720                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3720    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3720                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1982000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10121250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
