<?xml version="1.0" encoding="UTF-8"?>
<wavelist version="3">
  <insertion-point-position>11</insertion-point-position>
  <wave>
    <expr>clk</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.reset</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core_sva.io_equal</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core_sva.equal_cnt</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core_sva.spy_starts</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core_sva.spy_mode</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>dmem_hwrite</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>dmem_hwrite_2</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.ctrl.opcode</expr>
    <label/>
    <radix>u_vscale_core.pipeline.ctrl.opcode</radix>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core2.pipeline.ctrl.opcode</expr>
    <label/>
    <radix>u_vscale_core.pipeline.ctrl.opcode</radix>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.csr_rdata</expr>
    <label/>
    <radix>u_vscale_core.pipeline.csr_rdata</radix>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core2.pipeline.csr_rdata</expr>
    <label/>
    <radix>u_vscale_core2.pipeline.csr_rdata</radix>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core_sva.imem_haddr</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core_sva.imem_haddr_2</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.dmem_bridge.core_mem_en</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.dmem_bridge.core_mem_en</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core_sva.dmem_htrans</expr>
    <label/>
    <radix>u_vscale_core_sva.dmem_htrans</radix>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core_sva.dmem_htrans_2</expr>
    <label/>
    <radix>u_vscale_core_sva.dmem_htrans</radix>
  </wave>
  <wave>
    <expr>u_vscale_core.imem_bridge.core_mem_en</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core2.pipeline.csr.handler_PC</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.csr.handler_PC</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.PC_IF</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core2.pipeline.PC_IF</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.PC_PIF</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core2.pipeline.PC_PIF</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core2.pipeline.PCmux.base</expr>
    <label/>
    <radix>u_vscale_core2.pipeline.PCmux.base</radix>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.PCmux.base</expr>
    <label/>
    <radix>u_vscale_core.pipeline.PCmux.base</radix>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.stall_IF</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.stall_IF</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.PCmux.PC_src_sel</expr>
    <label/>
    <radix>u_vscale_core.pipeline.PCmux.PC_src_sel</radix>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core2.pipeline.PCmux.PC_src_sel</expr>
    <label/>
    <radix>u_vscale_core2.pipeline.PCmux.PC_src_sel</radix>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.dmem_en</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.dmem_en</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.kill_IF</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.kill_IF</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.stall_DX</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.stall_DX</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.ex_DX</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.ex_DX</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.kill_DX</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.kill_DX</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.had_ex_DX</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.had_ex_DX</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.uses_md</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.uses_md</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.md_resp_valid</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.md_resp_valid</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.md.state</expr>
    <label/>
    <radix>u_vscale_core.pipeline.md.state</radix>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core2.pipeline.md.state</expr>
    <label/>
    <radix>u_vscale_core2.pipeline.md.state</radix>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.uses_md_WB</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.uses_md_WB</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.illegal_csr_access</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.illegal_csr_access</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.dmem_access_exception</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.dmem_access_exception</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.ex_WB</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.dmem_badmem_e</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.ex_WB</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.stall_WB</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.stall_WB</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.dmem_bridge.hready</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.dmem_en_WB</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.imem_rdata</expr>
    <label/>
    <radix>u_vscale_core.pipeline.imem_rdata</radix>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core2.pipeline.imem_rdata</expr>
    <label/>
    <radix>u_vscale_core2.pipeline.imem_rdata</radix>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.ctrl.opcode</expr>
    <label/>
    <radix>u_vscale_core.pipeline.ctrl.opcode</radix>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core2.pipeline.ctrl.opcode</expr>
    <label/>
    <radix>u_vscale_core2.pipeline.ctrl.opcode</radix>
  </wave>
  <wave>
    <expr>u_vscale_core.pipeline.ctrl.branch_taken</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>u_vscale_core2.pipeline.ctrl.branch_taken</expr>
    <label/>
    <radix/>
  </wave>
  <group collapsed="true">
    <expr>u_vscale_core.pipeline.regfile.data</expr>
    <label>u_vscale_core.pipeline.regfile.data</label>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[31]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[30]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[29]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[28]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[27]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[26]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[25]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[24]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[23]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[22]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[21]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[20]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[19]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[18]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[17]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[16]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[15]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[14]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[13]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[12]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[11]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[10]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[9]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[8]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[7]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[6]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[5]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[4]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[3]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[2]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[1]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core.pipeline.regfile.data[0]</expr>
      <label/>
      <radix/>
    </wave>
  </group>
  <group collapsed="true">
    <expr>u_vscale_core2.pipeline.regfile.data</expr>
    <label>u_vscale_core2.pipeline.regfile.data</label>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[31]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[30]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[29]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[28]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[27]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[26]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[25]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[24]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[23]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[22]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[21]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[20]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[19]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[18]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[17]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[16]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[15]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[14]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[13]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[12]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[11]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[10]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[9]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[8]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[7]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[6]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[5]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[4]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[3]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[2]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[1]</expr>
      <label/>
      <radix/>
    </wave>
    <wave collapsed="true">
      <expr>u_vscale_core2.pipeline.regfile.data[0]</expr>
      <label/>
      <radix/>
    </wave>
  </group>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.epc</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core2.pipeline.epc</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.csr.exception_PC</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core.pipeline.PC_WB</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>u_vscale_core2.pipeline.PC_WB</expr>
    <label/>
    <radix/>
  </wave>
  <highlightlist>
    <!--Users can remove the highlightlist block if they want to load the signal save file into older version of JasperGold-->
    <highlight>
      <expr>u_vscale_core_sva.imem_haddr_2</expr>
      <color>builtin_red</color>
    </highlight>
  </highlightlist>
</wavelist>
