Source Block: oh/elink/hdl/erx_io.v@72:82@HdlIdDef
   reg 		 rx_access;
   reg [PW-1:0]  rx_packet;
   reg 		 rx_burst;
   wire [8:0] 	 rxi_delay_in;
   wire [8:0] 	 rxi_delay_out;
   reg 		 burst_detect;
   
   
   //#######################################
   //#Register DDR inputs for better timing
   //#######################################

Diff Content:
- 77    reg 		 burst_detect;
+ 77    reg 		 burst_detect;   
+ 77    reg [3:0] 	 valid;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/erx_io.v@70:80
   reg 		 burst;
   reg [PW-1:0]  rx_packet_lclk;
   reg 		 rx_access;
   reg [PW-1:0]  rx_packet;
   reg 		 rx_burst;
   wire [8:0] 	 rxi_delay_in;
   wire [8:0] 	 rxi_delay_out;
   reg 		 burst_detect;
   
   
   //#######################################

Clone Blocks 2:
oh/elink/hdl/erx_io.v@71:81
   reg [PW-1:0]  rx_packet_lclk;
   reg 		 rx_access;
   reg [PW-1:0]  rx_packet;
   reg 		 rx_burst;
   wire [8:0] 	 rxi_delay_in;
   wire [8:0] 	 rxi_delay_out;
   reg 		 burst_detect;
   
   
   //#######################################
   //#Register DDR inputs for better timing

