Warning (10268): Verilog HDL information at auxiliar.sv(173): always construct contains both blocking and non-blocking assignments File: D:/Users/202311250013/Documents/testes/verificarsenha/auxiliar.sv Line: 173
