Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/zero_28.v" into library work
Parsing module <zero_28>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/two_30.v" into library work
Parsing module <two_30>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/three_31.v" into library work
Parsing module <three_31>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/one_29.v" into library work
Parsing module <one_29>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/turn_24.v" into library work
Parsing module <turn_24>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/tileset_16.v" into library work
Parsing module <tileset_16>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/slash_27.v" into library work
Parsing module <slash_27>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/shifter_20.v" into library work
Parsing module <shifter_20>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/player_25.v" into library work
Parsing module <player_25>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/numbers_26.v" into library work
Parsing module <numbers_26>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/moves_23.v" into library work
Parsing module <moves_23>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/image_22.v" into library work
Parsing module <image_22>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/compare_21.v" into library work
Parsing module <compare_21>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/boolean_19.v" into library work
Parsing module <boolean_19>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/adder_18.v" into library work
Parsing module <adder_18>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" into library work
Parsing module <renderer2_17>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/pipeline_11.v" into library work
Parsing module <pipeline_11>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/alu_15.v" into library work
Parsing module <alu_15>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/game_10.v" into library work
Parsing module <game_10>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/edge_detector_3.v" into library work
Parsing module <edge_detector_3>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/button_conditioner_2.v" into library work
Parsing module <button_conditioner_2>.
Analyzing Verilog file "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <button_conditioner_2>.

Elaborating module <pipeline_11>.

Elaborating module <edge_detector_3>.

Elaborating module <game_10>.

Elaborating module <alu_15>.

Elaborating module <adder_18>.

Elaborating module <boolean_19>.

Elaborating module <shifter_20>.

Elaborating module <compare_21>.
WARNING:HDLCompiler:1127 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/game_10.v" Line 33: Assignment to M_alu_r_op1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/game_10.v" Line 34: Assignment to M_alu_r_op2 ignored, since the identifier is never used

Elaborating module <tileset_16>.

Elaborating module <renderer2_17>.

Elaborating module <image_22>.

Elaborating module <moves_23>.

Elaborating module <turn_24>.

Elaborating module <player_25>.

Elaborating module <numbers_26>.

Elaborating module <zero_28>.

Elaborating module <one_29>.

Elaborating module <two_30>.

Elaborating module <three_31>.

Elaborating module <slash_27>.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 114: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 115: Result of 11-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 121: Result of 11-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 122: Result of 11-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 128: Result of 11-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 129: Result of 11-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 136: Result of 11-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 137: Result of 11-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 144: Result of 11-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 145: Result of 11-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 151: Result of 11-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 152: Result of 11-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 159: Result of 11-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 160: Result of 11-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 167: Result of 11-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 168: Result of 11-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 174: Result of 11-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 175: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 181: Result of 11-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v" Line 182: Result of 11-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/game_10.v" Line 208: Result of 8-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 171: Assignment to M_game_players ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 172: Assignment to M_game_goldLed ignored, since the identifier is never used
WARNING:Xst:2972 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/game_10.v" line 29. All outputs of instance <alu> of block <alu_15> are unconnected in block <game_10>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 67. All outputs of instance <ct_edge_gen_0[5].ct_edge> of block <edge_detector_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 93. All outputs of instance <ct_edge2_gen_0[5].ct_edge2> of block <edge_detector_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 119. All outputs of instance <ct_edge3_gen_0[5].ct_edge3> of block <edge_detector_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 145. All outputs of instance <ct_edge4_gen_0[5].ct_edge4> of block <edge_detector_3> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 54. All outputs of instance <controller_cond_gen_0[5].controller_cond> of block <button_conditioner_2> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 80. All outputs of instance <controller_cond2_gen_0[5].controller_cond2> of block <button_conditioner_2> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 106. All outputs of instance <controller_cond3_gen_0[5].controller_cond3> of block <button_conditioner_2> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 132. All outputs of instance <controller_cond4_gen_0[5].controller_cond4> of block <button_conditioner_2> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 67: Output port <out> of the instance <ct_edge_gen_0[5].ct_edge> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 93: Output port <out> of the instance <ct_edge2_gen_0[5].ct_edge2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 119: Output port <out> of the instance <ct_edge3_gen_0[5].ct_edge3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 145: Output port <out> of the instance <ct_edge4_gen_0[5].ct_edge4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 161: Output port <players> of the instance <game> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/mojo_top_0.v" line 161: Output port <goldLed> of the instance <game> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 175
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 175
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 175
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 175
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 175
    Found 1-bit tristate buffer for signal <avr_rx> created at line 175
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <button_conditioner_2>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/button_conditioner_2.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_3_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_2> synthesized.

Synthesizing Unit <pipeline_11>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/pipeline_11.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_11> synthesized.

Synthesizing Unit <edge_detector_3>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/edge_detector_3.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_3> synthesized.

Synthesizing Unit <game_10>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/game_10.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/game_10.v" line 29: Output port <r_op1> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/game_10.v" line 29: Output port <r_op2> of the instance <alu> is unconnected or connected to loadless signal.
    Register <M_playerTiles_q_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_playerTiles_q_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_playerTiles_q_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_playerTiles_q_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_playerTiles_q_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_playerTiles_q> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy_dummy> equivalent to <M_tileValidity_q> has been removed
    Register <M_tileValidity_q_dummy> equivalent to <M_tileValidity_q> has been removed
    Found 28-bit register for signal <M_blink_q>.
    Found 385-bit register for signal <M_placed_q>.
    Found 3-bit register for signal <M_gold_q>.
    Found 4-bit register for signal <M_player_q>.
    Found 2-bit register for signal <M_currentPlayer_q>.
    Found 4-bit register for signal <M_state_q>.
    Found 11-bit register for signal <M_treg_q>.
    Found 1-bit register for signal <M_tileValidity_q>.
INFO:Xst:1799 - State 1001 is never reached in FSM <M_state_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <M_treg_q[6]_GND_6_o_sub_8_OUT> created at line 165.
    Found 4-bit subtractor for signal <M_treg_q[10]_GND_6_o_sub_19_OUT> created at line 176.
    Found 4-bit subtractor for signal <GND_6_o_GND_6_o_sub_39_OUT> created at line 194.
    Found 5-bit subtractor for signal <GND_6_o_GND_6_o_sub_62_OUT> created at line 194.
    Found 28-bit adder for signal <M_blink_d> created at line 114.
    Found 3-bit adder for signal <n1490> created at line 118.
    Found 4-bit adder for signal <M_currentPlayer_q[1]_GND_6_o_add_3_OUT> created at line 138.
    Found 5-bit adder for signal <M_currentPlayer_q[1]_GND_6_o_add_9_OUT> created at line 168.
    Found 5-bit adder for signal <M_currentPlayer_q[1]_GND_6_o_add_12_OUT> created at line 171.
    Found 5-bit adder for signal <M_currentPlayer_q[1]_GND_6_o_add_16_OUT> created at line 175.
    Found 5-bit adder for signal <M_currentPlayer_q[1]_GND_6_o_add_20_OUT> created at line 179.
    Found 10-bit adder for signal <n0619> created at line 191.
    Found 5-bit adder for signal <M_placed_q[384]_GND_6_o_add_45_OUT> created at line 194.
    Found 5-bit adder for signal <M_treg_q[2]_GND_6_o_add_47_OUT> created at line 194.
    Found 4-bit adder for signal <n1077> created at line 194.
    Found 11-bit adder for signal <n1546[10:0]> created at line 194.
    Found 5-bit adder for signal <M_placed_q[384]_GND_6_o_add_56_OUT> created at line 194.
    Found 5-bit adder for signal <M_treg_q[2]_GND_6_o_add_58_OUT> created at line 194.
    Found 5-bit adder for signal <M_treg_q[2]_GND_6_o_add_68_OUT> created at line 194.
    Found 5-bit adder for signal <n1094> created at line 194.
    Found 10-bit adder for signal <n1568[9:0]> created at line 194.
    Found 5-bit adder for signal <M_placed_q[384]_GND_6_o_add_77_OUT> created at line 194.
    Found 10-bit adder for signal <n1529> created at line 202.
    Found 5-bit adder for signal <n1051> created at line 203.
    Found 32-bit adder for signal <_n1614> created at line 194.
    Found 32-bit adder for signal <n0645> created at line 194.
    Found 11-bit adder for signal <n0654> created at line 194.
    Found 11-bit adder for signal <n0663> created at line 202.
    Found 32-bit adder for signal <_n1618> created at line 194.
    Found 32-bit adder for signal <n0625> created at line 194.
    Found 12-bit adder for signal <n0635> created at line 194.
    Found 2x2-bit multiplier for signal <n1519> created at line 138.
    Found 23-bit shifter logical right for signal <n0603> created at line 138
    Found 39-bit shifter logical right for signal <n0604> created at line 164
    Found 2x3-bit multiplier for signal <n1521> created at line 168.
    Found 39-bit shifter logical right for signal <n0608> created at line 168
    Found 39-bit shifter logical right for signal <n0610> created at line 171
    Found 39-bit shifter logical right for signal <n0612> created at line 175
    Found 39-bit shifter logical right for signal <n0615> created at line 179
    Found 769-bit shifter logical right for signal <n0618> created at line 191
    Found 769-bit shifter logical right for signal <n0620> created at line 191
    Found 32x6-bit multiplier for signal <n0622> created at line 194.
    Found 769-bit shifter logical right for signal <n0626> created at line 194
    Found 63-bit shifter logical right for signal <n0628> created at line 194
    Found 63-bit shifter logical right for signal <n0630> created at line 194
    Found 4x6-bit multiplier for signal <BUS_0020_PWR_6_o_MuLt_50_OUT> created at line 194.
    Found 769-bit shifter logical right for signal <n0636> created at line 194
    Found 63-bit shifter logical right for signal <n0638> created at line 194
    Found 63-bit shifter logical right for signal <n0640> created at line 194
    Found 32x3-bit multiplier for signal <n0642> created at line 194.
    Found 769-bit shifter logical right for signal <n0646> created at line 194
    Found 63-bit shifter logical right for signal <n0647> created at line 194
    Found 63-bit shifter logical right for signal <n0649> created at line 194
    Found 5x3-bit multiplier for signal <BUS_0030_PWR_6_o_MuLt_72_OUT> created at line 194.
    Found 769-bit shifter logical right for signal <n0655> created at line 194
    Found 63-bit shifter logical right for signal <n0657> created at line 194
    Found 63-bit shifter logical right for signal <n0658> created at line 194
    Found 3x6-bit multiplier for signal <M_treg_q[6]_PWR_6_o_MuLt_81_OUT> created at line 202.
    Found 4x3-bit multiplier for signal <M_treg_q[10]_PWR_6_o_MuLt_82_OUT> created at line 202.
    Found 3x2-bit multiplier for signal <n1582> created at line 203.
    Found 23-bit shifter logical right for signal <n1052> created at line 203
    WARNING:Xst:2404 -  FFs/Latches <M_tileValidity_q<31:30>> (without init value) have a constant value of 0 in block <game_10>.
    WARNING:Xst:2404 -  FFs/Latches <M_tileValidity_q<27:27>> (without init value) have a constant value of 0 in block <game_10>.
    WARNING:Xst:2404 -  FFs/Latches <M_tileValidity_q<26:26>> (without init value) have a constant value of 0 in block <game_10>.
    WARNING:Xst:2404 -  FFs/Latches <M_tileValidity_q<24:23>> (without init value) have a constant value of 0 in block <game_10>.
    WARNING:Xst:2404 -  FFs/Latches <M_tileValidity_q<19:17>> (without init value) have a constant value of 0 in block <game_10>.
    WARNING:Xst:2404 -  FFs/Latches <M_tileValidity_q<15:15>> (without init value) have a constant value of 0 in block <game_10>.
    WARNING:Xst:2404 -  FFs/Latches <M_tileValidity_q<13:13>> (without init value) have a constant value of 0 in block <game_10>.
    WARNING:Xst:2404 -  FFs/Latches <M_tileValidity_q<12:12>> (without init value) have a constant value of 0 in block <game_10>.
    WARNING:Xst:2404 -  FFs/Latches <M_tileValidity_q<8:5>> (without init value) have a constant value of 0 in block <game_10>.
    WARNING:Xst:2404 -  FFs/Latches <M_playerTiles_q<10:10>> (without init value) have a constant value of 0 in block <game_10>.
    WARNING:Xst:2404 -  FFs/Latches <M_playerTiles_q<9:9>> (without init value) have a constant value of 0 in block <game_10>.
    WARNING:Xst:2404 -  FFs/Latches <M_playerTiles_q<7:7>> (without init value) have a constant value of 0 in block <game_10>.
    WARNING:Xst:2404 -  FFs/Latches <M_playerTiles_q<6:4>> (without init value) have a constant value of 0 in block <game_10>.
    Summary:
	inferred   9 Multiplier(s).
	inferred  31 Adder/Subtractor(s).
	inferred 434 D-type flip-flop(s).
	inferred 435 Multiplexer(s).
	inferred  21 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <game_10> synthesized.

Synthesizing Unit <adder_18>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/adder_18.v".
    Summary:
	no macro.
Unit <adder_18> synthesized.

Synthesizing Unit <boolean_19>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/boolean_19.v".
    Summary:
	no macro.
Unit <boolean_19> synthesized.

Synthesizing Unit <shifter_20>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/shifter_20.v".
    Summary:
	no macro.
Unit <shifter_20> synthesized.

Synthesizing Unit <compare_21>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/compare_21.v".
    Summary:
	no macro.
Unit <compare_21> synthesized.

Synthesizing Unit <tileset_16>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/tileset_16.v".
    Set property "rom_style = block" for signal <tile_reg>.
    Found 3-bit register for signal <tile_reg>.
    Found 8x9-bit Read Only RAM for signal <tile>
    Summary:
	inferred   1 RAM(s).
	inferred   3 D-type flip-flop(s).
Unit <tileset_16> synthesized.

Synthesizing Unit <renderer2_17>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/renderer2_17.v".
    Found 11-bit register for signal <M_line_q>.
    Found 11-bit register for signal <M_pixel_q>.
    Found 11-bit subtractor for signal <n0341> created at line 122.
    Found 11-bit subtractor for signal <n0351> created at line 195.
    Found 10-bit subtractor for signal <GND_17_o_GND_17_o_sub_156_OUT> created at line 216.
    Found 15-bit adder for signal <n0353> created at line 208.
    Found 32-bit adder for signal <GND_17_o_GND_17_o_add_157_OUT> created at line 216.
    Found 14-bit adder for signal <n0498[13:0]> created at line 220.
    Found 15-bit adder for signal <n0487> created at line 220.
    Found 11-bit adder for signal <M_line_q[10]_GND_17_o_add_293_OUT> created at line 260.
    Found 11-bit adder for signal <M_pixel_q[10]_GND_17_o_add_295_OUT> created at line 264.
    Found 5-bit subtractor for signal <M_pixel_q[10]_GND_17_o_sub_22_OUT<4:0>> created at line 137.
    Found 5-bit subtractor for signal <M_pixel_q[10]_GND_17_o_sub_28_OUT<4:0>> created at line 145.
    Found 5-bit subtractor for signal <M_pixel_q[10]_GND_17_o_sub_34_OUT<4:0>> created at line 152.
    Found 5-bit subtractor for signal <M_pixel_q[10]_GND_17_o_sub_40_OUT<4:0>> created at line 160.
    Found 6-bit subtractor for signal <M_line_q[10]_GND_17_o_sub_57_OUT<5:0>> created at line 181.
    Found 5-bit subtractor for signal <M_pixel_q[10]_GND_17_o_sub_58_OUT<4:0>> created at line 182.
    Found 4-bit subtractor for signal <GND_17_o_GND_17_o_sub_161_OUT<3:0>> created at line 216.
    Found 15-bit adder for signal <n0356> created at line 209.
    Found 769-bit shifter logical right for signal <n0354> created at line 208
    Found 769-bit shifter logical right for signal <n0357> created at line 209
    Found 7x2-bit multiplier for signal <M_line_q[10]_PWR_14_o_MuLt_154_OUT> created at line 216.
    Found 32x2-bit multiplier for signal <n0360> created at line 216.
    Found 7x2-bit multiplier for signal <M_pixel_q[10]_PWR_14_o_MuLt_159_OUT> created at line 216.
    Found 17-bit shifter logical right for signal <n0364> created at line 216
    Found 7x6-bit multiplier for signal <M_line_q[10]_PWR_14_o_MuLt_163_OUT> created at line 220.
    Found 7x3-bit multiplier for signal <M_pixel_q[10]_PWR_14_o_MuLt_165_OUT> created at line 220.
    Found 769-bit shifter logical right for signal <n0370> created at line 220
    Found 11-bit comparator greater for signal <M_pixel_q[10]_GND_17_o_LessThan_1_o> created at line 112
    Found 11-bit comparator greater for signal <M_line_q[10]_GND_17_o_LessThan_2_o> created at line 112
    Found 11-bit comparator greater for signal <M_line_q[10]_GND_17_o_LessThan_4_o> created at line 113
    Found 11-bit comparator greater for signal <M_pixel_q[10]_GND_17_o_LessThan_6_o> created at line 120
    Found 11-bit comparator lessequal for signal <n0007> created at line 120
    Found 11-bit comparator greater for signal <M_line_q[10]_GND_17_o_LessThan_8_o> created at line 120
    Found 11-bit comparator greater for signal <M_pixel_q[10]_GND_17_o_LessThan_12_o> created at line 127
    Found 11-bit comparator lessequal for signal <n0018> created at line 135
    Found 11-bit comparator greater for signal <M_pixel_q[10]_GND_17_o_LessThan_18_o> created at line 135
    Found 11-bit comparator lessequal for signal <n0025> created at line 143
    Found 11-bit comparator lessequal for signal <n0027> created at line 143
    Found 11-bit comparator lessequal for signal <n0033> created at line 150
    Found 11-bit comparator greater for signal <M_pixel_q[10]_GND_17_o_LessThan_30_o> created at line 150
    Found 11-bit comparator lessequal for signal <n0040> created at line 158
    Found 11-bit comparator greater for signal <M_pixel_q[10]_GND_17_o_LessThan_36_o> created at line 158
    Found 11-bit comparator greater for signal <M_line_q[10]_GND_17_o_LessThan_38_o> created at line 158
    Found 11-bit comparator greater for signal <M_pixel_q[10]_GND_17_o_LessThan_42_o> created at line 166
    Found 11-bit comparator lessequal for signal <n0053> created at line 166
    Found 11-bit comparator greater for signal <M_line_q[10]_GND_17_o_LessThan_44_o> created at line 166
    Found 11-bit comparator lessequal for signal <n0059> created at line 173
    Found 11-bit comparator greater for signal <M_pixel_q[10]_GND_17_o_LessThan_48_o> created at line 173
    Found 11-bit comparator lessequal for signal <n0063> created at line 173
    Found 11-bit comparator greater for signal <M_line_q[10]_GND_17_o_LessThan_50_o> created at line 173
    Found 11-bit comparator greater for signal <M_pixel_q[10]_GND_17_o_LessThan_54_o> created at line 180
    Found 11-bit comparator lessequal for signal <n0073> created at line 180
    Found 11-bit comparator greater for signal <M_line_q[10]_GND_17_o_LessThan_56_o> created at line 180
    Found 11-bit comparator greater for signal <n0080> created at line 188
    Found 11-bit comparator lessequal for signal <n0082> created at line 188
    Found 11-bit comparator greater for signal <M_line_q[10]_GND_17_o_LessThan_63_o> created at line 188
    Found 7-bit comparator equal for signal <M_pixel_q[10]_GND_17_o_equal_69_o> created at line 196
    Found 7-bit comparator equal for signal <M_line_q[10]_GND_17_o_equal_71_o> created at line 196
    Found 7-bit comparator greater for signal <M_pixel_q[10]_GND_17_o_LessThan_92_o> created at line 208
    Found 7-bit comparator greater for signal <M_line_q[10]_GND_17_o_LessThan_93_o> created at line 208
    Found 11-bit comparator lessequal for signal <n0293> created at line 246
    Found 11-bit comparator lessequal for signal <n0295> created at line 246
    Found 11-bit comparator lessequal for signal <n0298> created at line 251
    Found 11-bit comparator lessequal for signal <n0300> created at line 251
    Summary:
	inferred   5 Multiplier(s).
	inferred  14 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred  37 Comparator(s).
	inferred 163 Multiplexer(s).
	inferred   4 Combinational logic shifter(s).
Unit <renderer2_17> synthesized.

Synthesizing Unit <image_22>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/image_22.v".
    Set property "rom_style = block" for signal <row_reg>.
    Found 9-bit register for signal <col_reg>.
    Found 17-bit register for signal <index>.
    Found 8-bit register for signal <row_reg>.
    Found 131072x3-bit Read Only RAM for signal <pixel>
    Summary:
	inferred   1 RAM(s).
	inferred  34 D-type flip-flop(s).
Unit <image_22> synthesized.

Synthesizing Unit <moves_23>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/moves_23.v".
    Set property "rom_style = block" for signal <row_reg>.
    Found 7-bit register for signal <col_reg>.
    Found 13-bit register for signal <index>.
    Found 6-bit register for signal <row_reg>.
    Found 8192x3-bit Read Only RAM for signal <pixel>
    Summary:
	inferred   1 RAM(s).
	inferred  26 D-type flip-flop(s).
Unit <moves_23> synthesized.

Synthesizing Unit <turn_24>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/turn_24.v".
    Set property "rom_style = block" for signal <row_reg>.
    Found 7-bit register for signal <col_reg>.
    Found 13-bit register for signal <index>.
    Found 6-bit register for signal <row_reg>.
    Found 8192x3-bit Read Only RAM for signal <pixel>
    Summary:
	inferred   1 RAM(s).
	inferred  26 D-type flip-flop(s).
Unit <turn_24> synthesized.

Synthesizing Unit <player_25>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/player_25.v".
    Set property "rom_style = block" for signal <row_reg>.
    Found 8-bit register for signal <col_reg>.
    Found 6-bit register for signal <row_reg>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <player_25> synthesized.

Synthesizing Unit <numbers_26>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/numbers_26.v".
    Found 3-bit 4-to-1 multiplexer for signal <_n0023> created at line 12.
    Summary:
	inferred   1 Multiplexer(s).
Unit <numbers_26> synthesized.

Synthesizing Unit <zero_28>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/zero_28.v".
    Set property "rom_style = block" for signal <row_reg>.
    Found 5-bit register for signal <col_reg>.
    Found 11-bit register for signal <index>.
    Found 6-bit register for signal <row_reg>.
    Found 2048x3-bit Read Only RAM for signal <pixel>
    Summary:
	inferred   1 RAM(s).
	inferred  22 D-type flip-flop(s).
Unit <zero_28> synthesized.

Synthesizing Unit <one_29>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/one_29.v".
    Set property "rom_style = block" for signal <row_reg>.
    Found 5-bit register for signal <col_reg>.
    Found 11-bit register for signal <index>.
    Found 6-bit register for signal <row_reg>.
    Found 2048x3-bit Read Only RAM for signal <pixel>
    Summary:
	inferred   1 RAM(s).
	inferred  22 D-type flip-flop(s).
Unit <one_29> synthesized.

Synthesizing Unit <two_30>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/two_30.v".
    Set property "rom_style = block" for signal <row_reg>.
    Found 5-bit register for signal <col_reg>.
    Found 11-bit register for signal <index>.
    Found 6-bit register for signal <row_reg>.
    Found 2048x3-bit Read Only RAM for signal <pixel>
    Summary:
	inferred   1 RAM(s).
	inferred  22 D-type flip-flop(s).
Unit <two_30> synthesized.

Synthesizing Unit <three_31>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/three_31.v".
    Set property "rom_style = block" for signal <row_reg>.
    Found 5-bit register for signal <col_reg>.
    Found 11-bit register for signal <index>.
    Found 6-bit register for signal <row_reg>.
    Found 2048x3-bit Read Only RAM for signal <pixel>
    Summary:
	inferred   1 RAM(s).
	inferred  22 D-type flip-flop(s).
Unit <three_31> synthesized.

Synthesizing Unit <slash_27>.
    Related source file is "/home/ashiswin/Documents/Mojo-Saboteur/work/planAhead/Com Struc Game/Com Struc Game.srcs/sources_1/imports/verilog/slash_27.v".
    Set property "rom_style = block" for signal <row_reg>.
    Found 5-bit register for signal <col_reg>.
    Found 11-bit register for signal <index>.
    Found 6-bit register for signal <row_reg>.
    Found 2048x3-bit Read Only RAM for signal <pixel>
    Summary:
	inferred   1 RAM(s).
	inferred  22 D-type flip-flop(s).
Unit <slash_27> synthesized.

Synthesizing Unit <div_7u_2u>.
    Related source file is "".
    Found 9-bit adder for signal <n0187> created at line 0.
    Found 9-bit adder for signal <GND_28_o_b[1]_add_1_OUT> created at line 0.
    Found 8-bit adder for signal <n0191> created at line 0.
    Found 8-bit adder for signal <GND_28_o_b[1]_add_3_OUT> created at line 0.
    Found 7-bit adder for signal <n0195> created at line 0.
    Found 7-bit adder for signal <a[6]_b[1]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <n0199> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_28_o_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0203> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_28_o_add_9_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0207> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_28_o_add_11_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0211> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_28_o_add_13_OUT[6:0]> created at line 0.
    Found 9-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <div_7u_2u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 131072x3-bit single-port Read Only RAM                : 1
 2048x3-bit single-port Read Only RAM                  : 5
 8192x3-bit single-port Read Only RAM                  : 2
 8x9-bit single-port Read Only RAM                     : 2
# Multipliers                                          : 14
 2x2-bit multiplier                                    : 1
 32x2-bit multiplier                                   : 1
 32x3-bit multiplier                                   : 1
 32x6-bit multiplier                                   : 1
 3x2-bit multiplier                                    : 2
 4x3-bit multiplier                                    : 1
 5x3-bit multiplier                                    : 1
 6x3-bit multiplier                                    : 1
 6x4-bit multiplier                                    : 1
 7x2-bit multiplier                                    : 2
 7x3-bit multiplier                                    : 1
 7x6-bit multiplier                                    : 1
# Adders/Subtractors                                   : 93
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit adder                                          : 5
 11-bit subtractor                                     : 2
 12-bit adder                                          : 1
 14-bit adder                                          : 1
 15-bit adder                                          : 3
 20-bit adder                                          : 20
 28-bit adder                                          : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 32-bit adder                                          : 5
 4-bit adder                                           : 2
 4-bit subtractor                                      : 3
 5-bit adder                                           : 12
 5-bit subtractor                                      : 3
 6-bit subtractor                                      : 1
 7-bit adder                                           : 20
 8-bit adder                                           : 4
 9-bit adder                                           : 4
# Registers                                            : 90
 1-bit register                                        : 21
 11-bit register                                       : 13
 13-bit register                                       : 4
 17-bit register                                       : 2
 2-bit register                                        : 21
 20-bit register                                       : 20
 28-bit register                                       : 1
 3-bit register                                        : 3
 385-bit register                                      : 1
 4-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 53
 11-bit comparator greater                             : 18
 11-bit comparator lessequal                           : 15
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator lessequal                            : 12
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 661
 1-bit 2-to-1 multiplexer                              : 146
 11-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 398
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 11
 5-bit 2-to-1 multiplexer                              : 24
 6-bit 2-to-1 multiplexer                              : 39
 7-bit 2-to-1 multiplexer                              : 18
 8-bit 2-to-1 multiplexer                              : 12
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 25
 17-bit shifter logical right                          : 1
 23-bit shifter logical right                          : 2
 39-bit shifter logical right                          : 5
 63-bit shifter logical right                          : 8
 769-bit shifter logical right                         : 9
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_2>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_2> synthesized (advanced).

Synthesizing (advanced) Unit <game_10>.
The following registers are absorbed into counter <M_blink_q>: 1 register on signal <M_blink_q>.
	Multiplier <Mmult_BUS_0030_PWR_6_o_MuLt_72_OUT> in block <game_10> and adder/subtractor <Madd_n1568[9:0]_Madd> in block <game_10> are combined into a MAC<Maddsub_BUS_0030_PWR_6_o_MuLt_72_OUT>.
	Multiplier <Mmult_BUS_0020_PWR_6_o_MuLt_50_OUT> in block <game_10> and adder/subtractor <Madd_n1546[10:0]_Madd> in block <game_10> are combined into a MAC<Maddsub_BUS_0020_PWR_6_o_MuLt_50_OUT>.
	Multiplier <Mmult_n1519> in block <game_10> and adder/subtractor <Madd_M_currentPlayer_q[1]_GND_6_o_add_3_OUT> in block <game_10> are combined into a MAC<Maddsub_n1519>.
	Multiplier <Mmult_n1582> in block <game_10> and adder/subtractor <Madd_n1051_Madd> in block <game_10> are combined into a MAC<Maddsub_n1582>.
	Adder/Subtractor <Madd_n1094> in block <game_10> and  <Maddsub_BUS_0030_PWR_6_o_MuLt_72_OUT> in block <game_10> are combined into a MAC with pre-adder <Maddsub_BUS_0030_PWR_6_o_MuLt_72_OUT1>.
	Adder/Subtractor <Madd_n1077> in block <game_10> and  <Maddsub_BUS_0020_PWR_6_o_MuLt_50_OUT> in block <game_10> are combined into a MAC with pre-adder <Maddsub_BUS_0020_PWR_6_o_MuLt_50_OUT1>.
	Adder/Subtractor <Madd_n1490> in block <game_10> and  <Maddsub_n1582> in block <game_10> are combined into a MAC with pre-adder <Maddsub_n15821>.
Unit <game_10> synthesized (advanced).

Synthesizing (advanced) Unit <image_22>.
INFO:Xst:3226 - The RAM <Mram_pixel> will be implemented as a BLOCK RAM, absorbing the following register(s): <index>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 131072-word x 3-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(row_reg,col_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pixel>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <image_22> synthesized (advanced).

Synthesizing (advanced) Unit <moves_23>.
INFO:Xst:3226 - The RAM <Mram_pixel> will be implemented as a BLOCK RAM, absorbing the following register(s): <index>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 3-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(row_reg,col_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pixel>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <moves_23> synthesized (advanced).

Synthesizing (advanced) Unit <one_29>.
INFO:Xst:3226 - The RAM <Mram_pixel> will be implemented as a BLOCK RAM, absorbing the following register(s): <index>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 3-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(row_reg,col_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pixel>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <one_29> synthesized (advanced).

Synthesizing (advanced) Unit <renderer2_17>.
The following registers are absorbed into counter <M_pixel_q>: 1 register on signal <M_pixel_q>.
The following registers are absorbed into counter <M_line_q>: 1 register on signal <M_line_q>.
	Multiplier <Mmult_M_pixel_q[10]_PWR_14_o_MuLt_159_OUT> in block <renderer2_17> and adder/subtractor <Msub_GND_17_o_GND_17_o_sub_161_OUT<3:0>> in block <renderer2_17> are combined into a MAC<Maddsub_M_pixel_q[10]_PWR_14_o_MuLt_159_OUT>.
	Multiplier <Mmult_M_line_q[10]_PWR_14_o_MuLt_154_OUT> in block <renderer2_17> and adder/subtractor <Msub_GND_17_o_GND_17_o_sub_156_OUT> in block <renderer2_17> are combined into a MAC<Maddsub_M_line_q[10]_PWR_14_o_MuLt_154_OUT>.
	Multiplier <Mmult_M_line_q[10]_PWR_14_o_MuLt_163_OUT> in block <renderer2_17> and adder/subtractor <Madd_n0498[13:0]_Madd> in block <renderer2_17> are combined into a MAC<Maddsub_M_line_q[10]_PWR_14_o_MuLt_163_OUT>.
Unit <renderer2_17> synthesized (advanced).

Synthesizing (advanced) Unit <slash_27>.
INFO:Xst:3230 - The RAM description <Mram_pixel> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 3-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <index>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pixel>         |          |
    -----------------------------------------------------------------------
Unit <slash_27> synthesized (advanced).

Synthesizing (advanced) Unit <three_31>.
INFO:Xst:3226 - The RAM <Mram_pixel> will be implemented as a BLOCK RAM, absorbing the following register(s): <index>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 3-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(row_reg,col_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pixel>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <three_31> synthesized (advanced).

Synthesizing (advanced) Unit <tileset_16>.
INFO:Xst:3231 - The small RAM <Mram_tile> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 9-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tile_reg>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tile>          |          |
    -----------------------------------------------------------------------
Unit <tileset_16> synthesized (advanced).

Synthesizing (advanced) Unit <turn_24>.
INFO:Xst:3226 - The RAM <Mram_pixel> will be implemented as a BLOCK RAM, absorbing the following register(s): <index>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 3-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(row_reg,col_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pixel>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <turn_24> synthesized (advanced).

Synthesizing (advanced) Unit <two_30>.
INFO:Xst:3226 - The RAM <Mram_pixel> will be implemented as a BLOCK RAM, absorbing the following register(s): <index>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 3-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(row_reg,col_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pixel>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <two_30> synthesized (advanced).

Synthesizing (advanced) Unit <zero_28>.
INFO:Xst:3226 - The RAM <Mram_pixel> will be implemented as a BLOCK RAM, absorbing the following register(s): <index>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 3-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(row_reg,col_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <pixel>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <zero_28> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 10
 131072x3-bit single-port block Read Only RAM          : 1
 2048x3-bit single-port block Read Only RAM            : 4
 2048x3-bit single-port distributed Read Only RAM      : 1
 8192x3-bit single-port block Read Only RAM            : 2
 8x9-bit single-port distributed Read Only RAM         : 2
# MACs                                                 : 7
 2x2-to-4-bit MAC                                      : 1
 2x3-to-4-bit MAC with pre-adder                       : 1
 3x5-to-9-bit MAC with pre-adder                       : 1
 6x4-to-9-bit MAC with pre-adder                       : 1
 7x2-to-10-bit MAC                                     : 1
 7x2-to-4-bit MAC                                      : 1
 7x6-to-9-bit MAC                                      : 1
# Multipliers                                          : 7
 32x2-bit multiplier                                   : 1
 32x3-bit multiplier                                   : 1
 32x6-bit multiplier                                   : 1
 3x2-bit multiplier                                    : 1
 4x3-bit multiplier                                    : 1
 6x3-bit multiplier                                    : 1
 7x3-bit multiplier                                    : 1
# Adders/Subtractors                                   : 49
 11-bit subtractor                                     : 1
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 2
 5-bit adder                                           : 11
 5-bit subtractor                                      : 3
 6-bit subtractor                                      : 1
 7-bit adder carry in                                  : 14
 8-bit subtractor                                      : 1
 9-bit adder                                           : 12
# Counters                                             : 23
 11-bit up counter                                     : 2
 20-bit up counter                                     : 20
 28-bit up counter                                     : 1
# Registers                                            : 599
 Flip-Flops                                            : 599
# Comparators                                          : 53
 11-bit comparator greater                             : 18
 11-bit comparator lessequal                           : 15
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator lessequal                            : 12
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 661
 1-bit 2-to-1 multiplexer                              : 146
 11-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 398
 3-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 11
 5-bit 2-to-1 multiplexer                              : 24
 6-bit 2-to-1 multiplexer                              : 39
 7-bit 2-to-1 multiplexer                              : 18
 8-bit 2-to-1 multiplexer                              : 12
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 25
 17-bit shifter logical right                          : 1
 23-bit shifter logical right                          : 2
 39-bit shifter logical right                          : 5
 63-bit shifter logical right                          : 8
 769-bit shifter logical right                         : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch M_tileValidity_q hinder the constant cleaning in the block game_10.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <M_gold_q_0> has a constant value of 0 in block <game_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_gold_q_1> has a constant value of 0 in block <game_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_player_q_0> has a constant value of 0 in block <game_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_player_q_1> has a constant value of 0 in block <game_10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_player_q_2> has a constant value of 0 in block <game_10>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tiles/tile_reg_2> in Unit <game_10> is equivalent to the following FF/Latch, which will be removed : <tiles/tile_reg_0> 
WARNING:Xst:1710 - FF/Latch <tiles/tile_reg_1> (without init value) has a constant value of 0 in block <game_10>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <game/FSM_0> on signal <M_state_q[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0010  | 001
 0011  | 010
 0001  | 011
 0100  | 100
 0101  | 101
 0110  | 110
 1001  | unreached
-------------------
WARNING:Xst:2677 - Node <Mmult_n06221> of sequential type is unconnected in block <game_10>.
WARNING:Xst:2677 - Node <M_blink_q_26> of sequential type is unconnected in block <game_10>.
WARNING:Xst:2677 - Node <M_blink_q_27> of sequential type is unconnected in block <game_10>.

Optimizing unit <image_22> ...

Optimizing unit <moves_23> ...

Optimizing unit <turn_24> ...

Optimizing unit <zero_28> ...

Optimizing unit <one_29> ...

Optimizing unit <two_30> ...

Optimizing unit <three_31> ...

Optimizing unit <mojo_top_0> ...

Optimizing unit <game_10> ...

Optimizing unit <renderer2_17> ...

Optimizing unit <player_25> ...

Optimizing unit <numbers_26> ...

Optimizing unit <slash_27> ...
WARNING:Xst:2677 - Node <reset_cond/M_stage_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <reset_cond/M_stage_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <reset_cond/M_stage_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <reset_cond/M_stage_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <game/M_player_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <game/M_gold_q_2> of sequential type is unconnected in block <mojo_top_0>.
INFO:Xst:2399 - RAMs <Mram_pixel1>, <Mram_pixel6> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_pixel1>, <Mram_pixel7> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_pixel1>, <Mram_pixel8> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_pixel1>, <Mram_pixel9> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_pixel1>, <Mram_pixel14> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_pixel1>, <Mram_pixel15> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_pixel1>, <Mram_pixel16> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_pixel1>, <Mram_pixel17> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_pixel1>, <Mram_pixel22> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_pixel1>, <Mram_pixel23> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_pixel1>, <Mram_pixel24> are equivalent, second RAM is removed
INFO:Xst:2261 - The FF/Latch <game/M_blink_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game/renderer/M_pixel_q_0> 
INFO:Xst:2261 - The FF/Latch <game/M_blink_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game/renderer/M_pixel_q_1> 
INFO:Xst:2261 - The FF/Latch <game/M_blink_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game/renderer/M_pixel_q_2> 
INFO:Xst:2261 - The FF/Latch <game/M_blink_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <game/renderer/M_pixel_q_3> 
INFO:Xst:2261 - The FF/Latch <game/renderer/numbers/zero/row_reg_0> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <game/renderer/numbers/one/row_reg_0> <game/renderer/numbers/two/row_reg_0> <game/renderer/numbers/three/row_reg_0> 
INFO:Xst:2261 - The FF/Latch <game/renderer/numbers/zero/col_reg_0> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <game/renderer/numbers/one/col_reg_0> <game/renderer/numbers/two/col_reg_0> <game/renderer/numbers/three/col_reg_0> 
INFO:Xst:2261 - The FF/Latch <game/renderer/numbers/zero/row_reg_1> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <game/renderer/numbers/one/row_reg_1> <game/renderer/numbers/two/row_reg_1> <game/renderer/numbers/three/row_reg_1> 
INFO:Xst:2261 - The FF/Latch <game/renderer/numbers/zero/col_reg_1> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <game/renderer/numbers/one/col_reg_1> <game/renderer/numbers/two/col_reg_1> <game/renderer/numbers/three/col_reg_1> 
INFO:Xst:2261 - The FF/Latch <game/renderer/numbers/zero/row_reg_2> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <game/renderer/numbers/one/row_reg_2> <game/renderer/numbers/two/row_reg_2> <game/renderer/numbers/three/row_reg_2> 
INFO:Xst:2261 - The FF/Latch <game/renderer/numbers/zero/col_reg_2> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <game/renderer/numbers/one/col_reg_2> <game/renderer/numbers/two/col_reg_2> <game/renderer/numbers/three/col_reg_2> 
INFO:Xst:2261 - The FF/Latch <game/renderer/numbers/zero/row_reg_3> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <game/renderer/numbers/one/row_reg_3> <game/renderer/numbers/two/row_reg_3> <game/renderer/numbers/three/row_reg_3> 
INFO:Xst:2261 - The FF/Latch <game/renderer/numbers/zero/col_reg_3> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <game/renderer/numbers/one/col_reg_3> <game/renderer/numbers/two/col_reg_3> <game/renderer/numbers/three/col_reg_3> 
INFO:Xst:2261 - The FF/Latch <game/renderer/numbers/zero/row_reg_4> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <game/renderer/numbers/one/row_reg_4> <game/renderer/numbers/two/row_reg_4> <game/renderer/numbers/three/row_reg_4> 
INFO:Xst:2261 - The FF/Latch <game/renderer/numbers/zero/col_reg_4> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <game/renderer/numbers/one/col_reg_4> <game/renderer/numbers/two/col_reg_4> <game/renderer/numbers/three/col_reg_4> 
INFO:Xst:2261 - The FF/Latch <game/renderer/numbers/zero/row_reg_5> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <game/renderer/numbers/one/row_reg_5> <game/renderer/numbers/two/row_reg_5> <game/renderer/numbers/three/row_reg_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 113.
Optimizing block <mojo_top_0> to meet ratio 100 (+ 0) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <mojo_top_0>, final ratio is 132.
FlipFlop game/renderer/M_line_q_1 has been replicated 2 time(s)
FlipFlop game/renderer/M_line_q_2 has been replicated 2 time(s)
FlipFlop game/renderer/M_line_q_3 has been replicated 2 time(s)
FlipFlop game/renderer/M_line_q_4 has been replicated 2 time(s)
FlipFlop game/renderer/M_line_q_5 has been replicated 2 time(s)
FlipFlop game/renderer/M_line_q_6 has been replicated 1 time(s)
FlipFlop game/renderer/M_pixel_q_10 has been replicated 1 time(s)
FlipFlop game/renderer/M_pixel_q_4 has been replicated 1 time(s)
FlipFlop game/renderer/M_pixel_q_5 has been replicated 1 time(s)
FlipFlop game/renderer/M_pixel_q_6 has been replicated 1 time(s)
FlipFlop game/renderer/M_pixel_q_7 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <controller_cond_gen_0[0].controller_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond_gen_0[1].controller_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond_gen_0[2].controller_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond_gen_0[3].controller_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond_gen_0[4].controller_cond/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond2_gen_0[0].controller_cond2/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond2_gen_0[1].controller_cond2/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond2_gen_0[2].controller_cond2/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond2_gen_0[3].controller_cond2/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond2_gen_0[4].controller_cond2/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond3_gen_0[0].controller_cond3/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond3_gen_0[1].controller_cond3/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond3_gen_0[2].controller_cond3/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond3_gen_0[3].controller_cond3/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond3_gen_0[4].controller_cond3/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond4_gen_0[0].controller_cond4/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond4_gen_0[1].controller_cond4/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond4_gen_0[2].controller_cond4/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond4_gen_0[3].controller_cond4/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <controller_cond4_gen_0[4].controller_cond4/sync/M_pipe_q_1>.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 979
 Flip-Flops                                            : 979
# Shift Registers                                      : 20
 2-bit shift register                                  : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6647
#      GND                         : 45
#      INV                         : 45
#      LUT1                        : 428
#      LUT2                        : 69
#      LUT3                        : 575
#      LUT4                        : 186
#      LUT5                        : 1237
#      LUT6                        : 2928
#      MUXCY                       : 444
#      MUXF7                       : 178
#      VCC                         : 44
#      XORCY                       : 468
# FlipFlops/Latches                : 999
#      FD                          : 545
#      FDE                         : 20
#      FDR                         : 12
#      FDRE                        : 422
# RAMS                             : 21
#      RAMB16BWER                  : 15
#      RAMB8BWER                   : 6
# Shift Registers                  : 20
#      SRLC16E                     : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 68
#      IBUF                        : 20
#      OBUF                        : 42
#      OBUFT                       : 6
# DSPs                             : 11
#      DSP48A1                     : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             999  out of  11440     8%  
 Number of Slice LUTs:                 5488  out of   5720    95%  
    Number used as Logic:              5468  out of   5720    95%  
    Number used as Memory:               20  out of   1440     1%  
       Number used as SRL:               20

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5923
   Number with an unused Flip Flop:    4924  out of   5923    83%  
   Number with an unused LUT:           435  out of   5923     7%  
   Number of fully used LUT-FF pairs:   564  out of   5923     9%  
   Number of unique control sets:        72

IO Utilization: 
 Number of IOs:                          85
 Number of bonded IOBs:                  69  out of    102    67%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               18  out of     32    56%  
    Number using Block RAM only:         18
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     11  out of     16    68%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                       | Load  |
-----------------------------------+-------------------------------------------------------------+-------+
clk                                | BUFGP                                                       | 1043  |
game/ct2_ground_OBUF               | NONE(game/Madd_n0635_Madd1)                                 | 2     |
game/renderer/M_numbers_n<2>       | NONE(game/renderer/Madd_GND_17_o_GND_17_o_add_157_OUT_Madd1)| 2     |
-----------------------------------+-------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 24.103ns (Maximum Frequency: 41.489MHz)
   Minimum input arrival time before clock: 2.009ns
   Maximum output required time after clock: 29.382ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 24.103ns (frequency: 41.489MHz)
  Total number of paths / destination ports: 136070959 / 2142
-------------------------------------------------------------------------
Delay:               24.103ns (Levels of Logic = 14)
  Source:            game/renderer/M_line_q_1_1 (FF)
  Destination:       game/renderer/tiles/tile_reg_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: game/renderer/M_line_q_1_1 to game/renderer/tiles/tile_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.790  M_line_q_1_1 (M_line_q_1_1)
     LUT2:I0->O            5   0.250   0.841  M_line_q[10]_GND_17_o_LessThan_93_o111 (M_line_q[10]_GND_17_o_LessThan_93_o11)
     LUT6:I5->O           15   0.254   1.155  Msub_n0351_xor<7>11 (n0351<7>)
     LUT6:I5->O            7   0.254   1.018  M_line_q[10]_PWR_14_o_div_162_OUT<3>1 (M_line_q[10]_PWR_14_o_div_162_OUT<3>)
     LUT6:I4->O            3   0.250   0.765  M_line_q[10]_PWR_14_o_div_162_OUT<0>1 (M_line_q[10]_PWR_14_o_div_162_OUT<0>)
     DSP48A1:B0->P0      198   5.145   2.690  Maddsub_M_line_q[10]_PWR_14_o_MuLt_163_OUT (Madd_n0487_Madd_cy<0>)
     LUT5:I1->O           16   0.254   1.182  Madd_n0353_Madd_xor<4>11_3 (Madd_n0353_Madd_xor<4>113)
     LUT4:I3->O            1   0.254   0.910  M_pixel_q[10]_placed[384]_AND_7858_o77 (M_pixel_q[10]_placed[384]_AND_7858_o77)
     LUT6:I3->O            1   0.235   0.682  M_pixel_q[10]_placed[384]_AND_7858_o80 (M_pixel_q[10]_placed[384]_AND_7858_o80)
     LUT6:I5->O            1   0.254   0.682  M_pixel_q[10]_placed[384]_AND_7858_o84 (M_pixel_q[10]_placed[384]_AND_7858_o84)
     LUT6:I5->O            1   0.254   0.790  M_pixel_q[10]_placed[384]_AND_7858_o89 (M_pixel_q[10]_placed[384]_AND_7858_o89)
     LUT6:I4->O            2   0.250   0.954  M_pixel_q[10]_placed[384]_AND_7858_o113 (M_pixel_q[10]_placed[384]_AND_7858_o113)
     LUT6:I3->O            7   0.235   0.909  M_pixel_q[10]_placed[384]_AND_7858_o292 (M_pixel_q[10]_placed[384]_AND_7858_o)
     MUXF7:S->O            1   0.185   0.682  Mmux_M_tiles_tileIndex38_SW0 (N608)
     LUT6:I5->O            1   0.254   0.682  Mmux_M_tiles_tileIndex359_SW0 (N575)
     LUT6:I5->O            1   0.254   0.000  Mmux_M_tiles_tileIndex360 (M_tiles_tileIndex<2>)
     begin scope: 'game/renderer/tiles:tileIndex<2>'
     FD:D                      0.074          tile_reg_2
    ----------------------------------------
    Total                     23.913ns (9.181ns logic, 14.732ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              2.009ns (Levels of Logic = 2)
  Source:            ct3_button<3> (PAD)
  Destination:       controller_cond3_gen_0[3].controller_cond3/sync/Mshreg_M_pipe_q_1 (FF)
  Destination Clock: clk rising

  Data Path: ct3_button<3> to controller_cond3_gen_0[3].controller_cond3/sync/Mshreg_M_pipe_q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  ct3_button_3_IBUF (ct3_button_3_IBUF)
     begin scope: 'controller_cond3_gen_0[3].controller_cond3:in'
     begin scope: 'controller_cond3_gen_0[3].controller_cond3/sync:in'
     SRLC16E:D                -0.060          Mshreg_M_pipe_q_1
    ----------------------------------------
    Total                      2.009ns (1.328ns logic, 0.681ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 29750934 / 17
-------------------------------------------------------------------------
Offset:              29.382ns (Levels of Logic = 17)
  Source:            game/renderer/M_line_q_1_1 (FF)
  Destination:       red (PAD)
  Source Clock:      clk rising

  Data Path: game/renderer/M_line_q_1_1 to red
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.790  M_line_q_1_1 (M_line_q_1_1)
     LUT2:I0->O            5   0.250   0.841  M_line_q[10]_GND_17_o_LessThan_93_o111 (M_line_q[10]_GND_17_o_LessThan_93_o11)
     LUT6:I5->O           15   0.254   1.155  Msub_n0351_xor<7>11 (n0351<7>)
     LUT6:I5->O            7   0.254   1.018  M_line_q[10]_PWR_14_o_div_162_OUT<3>1 (M_line_q[10]_PWR_14_o_div_162_OUT<3>)
     LUT6:I4->O            3   0.250   0.765  M_line_q[10]_PWR_14_o_div_162_OUT<0>1 (M_line_q[10]_PWR_14_o_div_162_OUT<0>)
     DSP48A1:B0->P0      198   5.145   2.690  Maddsub_M_line_q[10]_PWR_14_o_MuLt_163_OUT (Madd_n0487_Madd_cy<0>)
     LUT6:I2->O           58   0.254   1.991  Madd_n0487_Madd_xor<5>1 (Madd_n0353_Madd_lut<5>)
     LUT3:I1->O           13   0.250   1.326  Sh60875111 (Sh6087511)
     LUT6:I3->O            1   0.235   0.790  Sh730454 (Sh730454)
     LUT2:I0->O            1   0.250   0.790  Sh730457_SW0 (N462)
     LUT6:I4->O            1   0.250   1.112  Sh730457 (Sh730457)
     LUT6:I1->O            1   0.254   0.910  Sh730470 (Sh730470)
     LUT6:I3->O            3   0.235   0.766  Sh730471 (Sh7304)
     LUT6:I5->O            1   0.254   0.910  Mmux_red45 (Mmux_red44)
     LUT6:I3->O            1   0.235   0.790  Mmux_red46 (Mmux_red45)
     LUT6:I4->O            1   0.250   0.681  Mmux_red47 (red)
     end scope: 'game/renderer:red'
     end scope: 'game:red'
     OBUF:I->O                 2.912          red_OBUF (red)
    ----------------------------------------
    Total                     29.382ns (12.057ns logic, 17.325ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   24.103|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock game/ct2_ground_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.219|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock game/renderer/M_numbers_n<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.948|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 112.00 secs
Total CPU time to Xst completion: 111.26 secs
 
--> 


Total memory usage is 1303428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   72 (   0 filtered)
Number of infos    :   47 (   0 filtered)

