

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_4_Pipeline_VITIS_LOOP_122_1'
================================================================
* Date:           Thu May 29 09:35:05 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_1  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tile = alloca i32 1" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:129]   --->   Operation 8 'alloca' 'tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sf = alloca i32 1" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:129]   --->   Operation 9 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:129]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_073156_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_073156_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_073_1158_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_073_1158_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_073_2160_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_073_2160_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_073_3162_i = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_073_3162_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_073_4164_i = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_073_4164_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_0_0_073_5166_i = alloca i32 1"   --->   Operation 16 'alloca' 'p_0_0_073_5166_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_0_0_073_6168_i = alloca i32 1"   --->   Operation 17 'alloca' 'p_0_0_073_6168_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_0_073_7170_i = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_0_073_7170_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_0_073_8172_i = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_0_073_8172_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_0_073_9174_i = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_0_073_9174_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_0_073_10176_i = alloca i32 1"   --->   Operation 21 'alloca' 'p_0_0_073_10176_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_0_0_073_11178_i = alloca i32 1"   --->   Operation 22 'alloca' 'p_0_0_073_11178_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0_0_073_12180_i = alloca i32 1"   --->   Operation 23 'alloca' 'p_0_0_073_12180_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0_0_073_13182_i = alloca i32 1"   --->   Operation 24 'alloca' 'p_0_0_073_13182_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_0_0_073_14184_i = alloca i32 1"   --->   Operation 25 'alloca' 'p_0_0_073_14184_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_0_073_15186_i = alloca i32 1"   --->   Operation 26 'alloca' 'p_0_0_073_15186_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inputBuf = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 27 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inputBuf_210 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 28 'alloca' 'inputBuf_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inputBuf_211 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 29 'alloca' 'inputBuf_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inputBuf_212 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 30 'alloca' 'inputBuf_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inputBuf_213 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 31 'alloca' 'inputBuf_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inputBuf_214 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 32 'alloca' 'inputBuf_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inputBuf_215 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 33 'alloca' 'inputBuf_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputBuf_216 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 34 'alloca' 'inputBuf_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inputBuf_217 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 35 'alloca' 'inputBuf_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%nf_13 = alloca i32 1" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 36 'alloca' 'nf_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mvOut_m_buffer_10, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %convInp_5, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mul_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_i"   --->   Operation 39 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 0, i32 %nf_13" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 40 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 0, i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:129]   --->   Operation 41 'store' 'store_ln122' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:129]   --->   Operation 42 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 0, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:129]   --->   Operation 43 'store' 'store_ln117' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sf_11 = load i32 %sf" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:129]   --->   Operation 45 'load' 'sf_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i_16 = load i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:129]   --->   Operation 46 'load' 'i_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%nf_14 = load i32 %nf_13" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:129]   --->   Operation 47 'load' 'nf_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.55ns)   --->   "%icmp_ln122 = icmp_eq  i32 %i_16, i32 %mul_i_read" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:129]   --->   Operation 48 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (2.55ns)   --->   "%i_17 = add i32 %i_16, i32 1" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:129]   --->   Operation 49 'add' 'i_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.body.split.i, void %Matrix_Vector_Activate_Batch<27u, 64u, 3u, 16u, 1u, Slice<ap_fixed<8, 1, 5, 0, 0>, 8u>, Slice<ap_uint<1>, 1u>, Recast<Binary>, ap_uint<24>, ap_uint<16>, BinaryWeights<3u, 16u, 36u>, ThresholdsActivation<4u, 16u, 1u, ap_fixed<24, 16, 5, 3, 0>, ap_uint<1>, 0, less<ap_fixed<24, 16, 5, 3, 0> > >, ap_resource_lut>.exit.exitStub" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:129]   --->   Operation 50 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../mvau.hpp:123->../convlayer.h:118->../top.cpp:129]   --->   Operation 51 'specpipeline' 'specpipeline_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:129]   --->   Operation 52 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %sf_11" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:129]   --->   Operation 53 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.55ns)   --->   "%icmp_ln125 = icmp_eq  i32 %nf_14, i32 0" [../mvau.hpp:125->../convlayer.h:118->../top.cpp:129]   --->   Operation 54 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %if.else.i, void %if.then.i" [../mvau.hpp:125->../convlayer.h:118->../top.cpp:129]   --->   Operation 55 'br' 'br_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%icmp_ln137 = icmp_eq  i32 %sf_11, i32 0" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 56 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%sf_12 = add i32 %sf_11, i32 1" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:129]   --->   Operation 57 'add' 'sf_12' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.55ns)   --->   "%icmp_ln159 = icmp_eq  i32 %sf_12, i32 9" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:129]   --->   Operation 58 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %if.end.i.for.inc84.i_crit_edge, void %VITIS_LOOP_162_6.i" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:129]   --->   Operation 59 'br' 'br_ln159' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 %sf_12, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:129]   --->   Operation 60 'store' 'store_ln116' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_14, i32 1" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:129]   --->   Operation 61 'add' 'nf' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.55ns)   --->   "%icmp_ln173 = icmp_eq  i32 %nf, i32 4" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:129]   --->   Operation 62 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.69ns)   --->   "%nf_15 = select i1 %icmp_ln173, i32 0, i32 %nf" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:129]   --->   Operation 63 'select' 'nf_15' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 %nf_15, i32 %nf_13" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 64 'store' 'store_ln137' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:129]   --->   Operation 65 'store' 'store_ln116' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 %i_17, i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:129]   --->   Operation 66 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.22>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%inputBuf_load = load i24 %inputBuf" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:129]   --->   Operation 67 'load' 'inputBuf_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%inputBuf_210_load = load i24 %inputBuf_210" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:129]   --->   Operation 68 'load' 'inputBuf_210_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%inputBuf_211_load = load i24 %inputBuf_211" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:129]   --->   Operation 69 'load' 'inputBuf_211_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%inputBuf_212_load = load i24 %inputBuf_212" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:129]   --->   Operation 70 'load' 'inputBuf_212_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%inputBuf_213_load = load i24 %inputBuf_213" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:129]   --->   Operation 71 'load' 'inputBuf_213_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%inputBuf_214_load = load i24 %inputBuf_214" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:129]   --->   Operation 72 'load' 'inputBuf_214_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%inputBuf_215_load = load i24 %inputBuf_215" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:129]   --->   Operation 73 'load' 'inputBuf_215_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%inputBuf_216_load = load i24 %inputBuf_216" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:129]   --->   Operation 74 'load' 'inputBuf_216_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%inputBuf_217_load = load i24 %inputBuf_217" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:129]   --->   Operation 75 'load' 'inputBuf_217_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (2.42ns)   --->   "%tmp_i = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.9i24.i24.i4, i4 0, i24 %inputBuf_load, i4 1, i24 %inputBuf_210_load, i4 2, i24 %inputBuf_211_load, i4 3, i24 %inputBuf_212_load, i4 4, i24 %inputBuf_213_load, i4 5, i24 %inputBuf_214_load, i4 6, i24 %inputBuf_215_load, i4 7, i24 %inputBuf_216_load, i4 8, i24 %inputBuf_217_load, i24 0, i4 %trunc_ln117" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:129]   --->   Operation 76 'sparsemux' 'tmp_i' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 2.42> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 1.58>
ST_3 : Operation 78 [1/1] (3.63ns)   --->   "%inputBuf_218 = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %convInp_5" [../mvau.hpp:127->../convlayer.h:118->../top.cpp:129]   --->   Operation 78 'read' 'inputBuf_218' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 79 [1/1] (1.88ns)   --->   "%switch_ln129 = switch i4 %trunc_ln117, void %arrayidx.case.8.i, i4 0, void %if.then.i.if.end.i_crit_edge98, i4 1, void %arrayidx.case.1.i, i4 2, void %arrayidx.case.2.i, i4 3, void %arrayidx.case.3.i, i4 4, void %arrayidx.case.4.i, i4 5, void %arrayidx.case.5.i, i4 6, void %arrayidx.case.6.i, i4 7, void %if.then.i.if.end.i_crit_edge" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:129]   --->   Operation 79 'switch' 'switch_ln129' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 1.88>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_216" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 80 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:129]   --->   Operation 81 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 1.58>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_215" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 82 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:129]   --->   Operation 83 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 1.58>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_214" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 84 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:129]   --->   Operation 85 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 1.58>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_213" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 86 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:129]   --->   Operation 87 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 1.58>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_212" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 88 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:129]   --->   Operation 89 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 1.58>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_211" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 90 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:129]   --->   Operation 91 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 1.58>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_210" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 92 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:129]   --->   Operation 93 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 1.58>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln108 = store i24 %inputBuf_218, i24 %inputBuf" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 94 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:129]   --->   Operation 95 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 1.58>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln108 = store i24 %inputBuf_218, i24 %inputBuf_217" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:129]   --->   Operation 96 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 != 0 & trunc_ln117 != 1 & trunc_ln117 != 2 & trunc_ln117 != 3 & trunc_ln117 != 4 & trunc_ln117 != 5 & trunc_ln117 != 6 & trunc_ln117 != 7)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:129]   --->   Operation 97 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 != 0 & trunc_ln117 != 1 & trunc_ln117 != 2 & trunc_ln117 != 3 & trunc_ln117 != 4 & trunc_ln117 != 5 & trunc_ln117 != 6 & trunc_ln117 != 7)> <Delay = 1.58>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tile_load = load i32 %tile" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:129]   --->   Operation 98 'load' 'tile_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%idxprom2_i24_i = zext i32 %tile_load" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:129]   --->   Operation 99 'zext' 'idxprom2_i24_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_ZL8weights0_0_addr = getelementptr i3 %p_ZL8weights0_0, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 100 'getelementptr' 'p_ZL8weights0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZL8weights0_1_addr = getelementptr i3 %p_ZL8weights0_1, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 101 'getelementptr' 'p_ZL8weights0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZL8weights0_2_addr = getelementptr i3 %p_ZL8weights0_2, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 102 'getelementptr' 'p_ZL8weights0_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZL8weights0_3_addr = getelementptr i3 %p_ZL8weights0_3, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 103 'getelementptr' 'p_ZL8weights0_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZL8weights0_4_addr = getelementptr i3 %p_ZL8weights0_4, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 104 'getelementptr' 'p_ZL8weights0_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZL8weights0_5_addr = getelementptr i3 %p_ZL8weights0_5, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 105 'getelementptr' 'p_ZL8weights0_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZL8weights0_6_addr = getelementptr i3 %p_ZL8weights0_6, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 106 'getelementptr' 'p_ZL8weights0_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZL8weights0_7_addr = getelementptr i3 %p_ZL8weights0_7, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 107 'getelementptr' 'p_ZL8weights0_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZL8weights0_8_addr = getelementptr i3 %p_ZL8weights0_8, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 108 'getelementptr' 'p_ZL8weights0_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_ZL8weights0_9_addr = getelementptr i3 %p_ZL8weights0_9, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 109 'getelementptr' 'p_ZL8weights0_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZL8weights0_10_addr = getelementptr i3 %p_ZL8weights0_10, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 110 'getelementptr' 'p_ZL8weights0_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%p_ZL8weights0_11_addr = getelementptr i3 %p_ZL8weights0_11, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 111 'getelementptr' 'p_ZL8weights0_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZL8weights0_12_addr = getelementptr i3 %p_ZL8weights0_12, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 112 'getelementptr' 'p_ZL8weights0_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZL8weights0_13_addr = getelementptr i3 %p_ZL8weights0_13, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 113 'getelementptr' 'p_ZL8weights0_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZL8weights0_14_addr = getelementptr i3 %p_ZL8weights0_14, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 114 'getelementptr' 'p_ZL8weights0_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZL8weights0_15_addr = getelementptr i3 %p_ZL8weights0_15, i64 0, i64 %idxprom2_i24_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 115 'getelementptr' 'p_ZL8weights0_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (2.32ns)   --->   "%wgt = load i6 %p_ZL8weights0_0_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 116 'load' 'wgt' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 117 [2/2] (2.32ns)   --->   "%wgt_50 = load i6 %p_ZL8weights0_1_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 117 'load' 'wgt_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 118 [2/2] (2.32ns)   --->   "%wgt_51 = load i6 %p_ZL8weights0_2_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 118 'load' 'wgt_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 119 [2/2] (2.32ns)   --->   "%wgt_52 = load i6 %p_ZL8weights0_3_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 119 'load' 'wgt_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 120 [2/2] (2.32ns)   --->   "%wgt_53 = load i6 %p_ZL8weights0_4_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 120 'load' 'wgt_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 121 [2/2] (2.32ns)   --->   "%wgt_54 = load i6 %p_ZL8weights0_5_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 121 'load' 'wgt_54' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 122 [2/2] (2.32ns)   --->   "%wgt_55 = load i6 %p_ZL8weights0_6_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 122 'load' 'wgt_55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 123 [2/2] (2.32ns)   --->   "%wgt_56 = load i6 %p_ZL8weights0_7_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 123 'load' 'wgt_56' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 124 [2/2] (2.32ns)   --->   "%wgt_57 = load i6 %p_ZL8weights0_8_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 124 'load' 'wgt_57' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 125 [2/2] (2.32ns)   --->   "%wgt_58 = load i6 %p_ZL8weights0_9_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 125 'load' 'wgt_58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 126 [2/2] (2.32ns)   --->   "%wgt_59 = load i6 %p_ZL8weights0_10_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 126 'load' 'wgt_59' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 127 [2/2] (2.32ns)   --->   "%wgt_60 = load i6 %p_ZL8weights0_11_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 127 'load' 'wgt_60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 128 [2/2] (2.32ns)   --->   "%wgt_61 = load i6 %p_ZL8weights0_12_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 128 'load' 'wgt_61' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 129 [2/2] (2.32ns)   --->   "%wgt_62 = load i6 %p_ZL8weights0_13_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 129 'load' 'wgt_62' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 130 [2/2] (2.32ns)   --->   "%wgt_63 = load i6 %p_ZL8weights0_14_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 130 'load' 'wgt_63' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 131 [2/2] (2.32ns)   --->   "%wgt_64 = load i6 %p_ZL8weights0_15_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 131 'load' 'wgt_64' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_3 : Operation 132 [1/1] (2.55ns)   --->   "%tile_15 = add i32 %tile_load, i32 1" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:129]   --->   Operation 132 'add' 'tile_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_15, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:129]   --->   Operation 133 'store' 'store_ln117' <Predicate = (!icmp_ln159)> <Delay = 1.70>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc84.i" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:129]   --->   Operation 134 'br' 'br_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.69ns)   --->   "%tile_16 = select i1 %icmp_ln173, i32 0, i32 %tile_15" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:129]   --->   Operation 135 'select' 'tile_16' <Predicate = (icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_16, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:129]   --->   Operation 136 'store' 'store_ln117' <Predicate = (icmp_ln159)> <Delay = 1.70>

State 4 <SV = 3> <Delay = 5.78>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%inElem = phi i24 %tmp_i, void %if.else.i, i24 %inputBuf_218, void %arrayidx.case.8.i, i24 %inputBuf_218, void %arrayidx.case.6.i, i24 %inputBuf_218, void %arrayidx.case.5.i, i24 %inputBuf_218, void %arrayidx.case.4.i, i24 %inputBuf_218, void %arrayidx.case.3.i, i24 %inputBuf_218, void %arrayidx.case.2.i, i24 %inputBuf_218, void %arrayidx.case.1.i, i24 %inputBuf_218, void %if.then.i.if.end.i_crit_edge, i24 %inputBuf_218, void %if.then.i.if.end.i_crit_edge98"   --->   Operation 137 'phi' 'inElem' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/2] (2.32ns)   --->   "%wgt = load i6 %p_ZL8weights0_0_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 138 'load' 'wgt' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp32_i)   --->   "%empty = trunc i3 %wgt" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 139 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%r = trunc i24 %inElem" [../interpret.hpp:215->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 140 'trunc' 'r' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i8 %r" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 141 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (1.91ns)   --->   "%sub_ln89 = sub i9 0, i9 %sext_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 142 'sub' 'sub_ln89' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp32_i)   --->   "%select_ln89 = select i1 %empty, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 143 'select' 'select_ln89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp32_i)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 144 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%r_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %inElem, i32 8, i32 15" [../interpret.hpp:215->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 145 'partselect' 'r_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i8 %r_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 146 'sext' 'sext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (1.91ns)   --->   "%sub_ln89_1 = sub i9 0, i9 %sext_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 147 'sub' 'sub_ln89_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node tmp32_i)   --->   "%select_ln89_1 = select i1 %tmp, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 148 'select' 'select_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node tmp32_i)   --->   "%select_ln89_cast_i = sext i9 %select_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 149 'sext' 'select_ln89_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node tmp32_i)   --->   "%select_ln89_1_cast_i = sext i9 %select_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 150 'sext' 'select_ln89_1_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp32_i = add i10 %select_ln89_1_cast_i, i10 %select_ln89_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 151 'add' 'tmp32_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_1770 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 152 'bitselect' 'tmp_1770' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%r_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %inElem, i32 16, i32 23" [../interpret.hpp:215->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 153 'partselect' 'r_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln89_2 = sext i8 %r_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 154 'sext' 'sext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (1.91ns)   --->   "%sub_ln89_2 = sub i9 0, i9 %sext_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 155 'sub' 'sub_ln89_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.96ns)   --->   "%select_ln89_2 = select i1 %tmp_1770, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 156 'select' 'select_ln89_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 157 [1/2] (2.32ns)   --->   "%wgt_50 = load i6 %p_ZL8weights0_1_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 157 'load' 'wgt_50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp10030_i)   --->   "%empty_1266 = trunc i3 %wgt_50" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 158 'trunc' 'empty_1266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp10030_i)   --->   "%select_ln89_3 = select i1 %empty_1266, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 159 'select' 'select_ln89_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp10030_i)   --->   "%tmp_1771 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_50, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 160 'bitselect' 'tmp_1771' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp10030_i)   --->   "%select_ln89_4 = select i1 %tmp_1771, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 161 'select' 'select_ln89_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp10030_i)   --->   "%select_ln89_3_cast_i = sext i9 %select_ln89_3" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 162 'sext' 'select_ln89_3_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp10030_i)   --->   "%select_ln89_4_cast_i = sext i9 %select_ln89_4" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 163 'sext' 'select_ln89_4_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp10030_i = add i10 %select_ln89_4_cast_i, i10 %select_ln89_3_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 164 'add' 'tmp10030_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_674)   --->   "%tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp10030_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 165 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_674)   --->   "%sext_ln143 = sext i11 %tmp_6" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 166 'sext' 'sext_ln143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_674)   --->   "%tmp_1772 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_50, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 167 'bitselect' 'tmp_1772' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_674)   --->   "%select_ln89_5 = select i1 %tmp_1772, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 168 'select' 'select_ln89_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_674)   --->   "%shl_ln169_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_5, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 169 'bitconcatenate' 'shl_ln169_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_674)   --->   "%sext_ln169_1 = sext i10 %shl_ln169_1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 170 'sext' 'sext_ln169_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_674 = add i12 %sext_ln143, i12 %sext_ln169_1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 171 'add' 'add_ln169_674' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/2] (2.32ns)   --->   "%wgt_51 = load i6 %p_ZL8weights0_2_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 172 'load' 'wgt_51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp10228_i)   --->   "%empty_1267 = trunc i3 %wgt_51" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 173 'trunc' 'empty_1267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node tmp10228_i)   --->   "%select_ln89_6 = select i1 %empty_1267, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 174 'select' 'select_ln89_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp10228_i)   --->   "%tmp_1773 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_51, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 175 'bitselect' 'tmp_1773' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp10228_i)   --->   "%select_ln89_7 = select i1 %tmp_1773, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 176 'select' 'select_ln89_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp10228_i)   --->   "%select_ln89_6_cast_i = sext i9 %select_ln89_6" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 177 'sext' 'select_ln89_6_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp10228_i)   --->   "%select_ln89_7_cast_i = sext i9 %select_ln89_7" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 178 'sext' 'select_ln89_7_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp10228_i = add i10 %select_ln89_7_cast_i, i10 %select_ln89_6_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 179 'add' 'tmp10228_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp10228_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 180 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%sext_ln143_1 = sext i11 %tmp_7" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 181 'sext' 'sext_ln143_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%tmp_1774 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_51, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 182 'bitselect' 'tmp_1774' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%select_ln89_8 = select i1 %tmp_1774, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 183 'select' 'select_ln89_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%shl_ln169_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_8, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 184 'bitconcatenate' 'shl_ln169_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_676)   --->   "%sext_ln169_3 = sext i10 %shl_ln169_2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 185 'sext' 'sext_ln169_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_676 = add i12 %sext_ln143_1, i12 %sext_ln169_3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 186 'add' 'add_ln169_676' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/2] (2.32ns)   --->   "%wgt_52 = load i6 %p_ZL8weights0_3_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 187 'load' 'wgt_52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp10426_i)   --->   "%empty_1268 = trunc i3 %wgt_52" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 188 'trunc' 'empty_1268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node tmp10426_i)   --->   "%select_ln89_9 = select i1 %empty_1268, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 189 'select' 'select_ln89_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node tmp10426_i)   --->   "%tmp_1775 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_52, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 190 'bitselect' 'tmp_1775' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node tmp10426_i)   --->   "%select_ln89_10 = select i1 %tmp_1775, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 191 'select' 'select_ln89_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp10426_i)   --->   "%select_ln89_9_cast_i = sext i9 %select_ln89_9" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 192 'sext' 'select_ln89_9_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node tmp10426_i)   --->   "%select_ln89_10_cast_i = sext i9 %select_ln89_10" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 193 'sext' 'select_ln89_10_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp10426_i = add i10 %select_ln89_10_cast_i, i10 %select_ln89_9_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 194 'add' 'tmp10426_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_678)   --->   "%tmp_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp10426_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 195 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_678)   --->   "%sext_ln143_2 = sext i11 %tmp_8" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 196 'sext' 'sext_ln143_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_678)   --->   "%tmp_1776 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_52, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 197 'bitselect' 'tmp_1776' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_678)   --->   "%select_ln89_11 = select i1 %tmp_1776, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 198 'select' 'select_ln89_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_678)   --->   "%shl_ln169_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_11, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 199 'bitconcatenate' 'shl_ln169_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_678)   --->   "%sext_ln169_5 = sext i10 %shl_ln169_3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 200 'sext' 'sext_ln169_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_678 = add i12 %sext_ln143_2, i12 %sext_ln169_5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 201 'add' 'add_ln169_678' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/2] (2.32ns)   --->   "%wgt_53 = load i6 %p_ZL8weights0_4_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 202 'load' 'wgt_53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node tmp10624_i)   --->   "%empty_1269 = trunc i3 %wgt_53" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 203 'trunc' 'empty_1269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node tmp10624_i)   --->   "%select_ln89_12 = select i1 %empty_1269, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 204 'select' 'select_ln89_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp10624_i)   --->   "%tmp_1777 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_53, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 205 'bitselect' 'tmp_1777' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node tmp10624_i)   --->   "%select_ln89_13 = select i1 %tmp_1777, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 206 'select' 'select_ln89_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node tmp10624_i)   --->   "%select_ln89_12_cast_i = sext i9 %select_ln89_12" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 207 'sext' 'select_ln89_12_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node tmp10624_i)   --->   "%select_ln89_13_cast_i = sext i9 %select_ln89_13" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 208 'sext' 'select_ln89_13_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp10624_i = add i10 %select_ln89_13_cast_i, i10 %select_ln89_12_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 209 'add' 'tmp10624_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%tmp_9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp10624_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 210 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%sext_ln143_3 = sext i11 %tmp_9" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 211 'sext' 'sext_ln143_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%tmp_1778 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_53, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 212 'bitselect' 'tmp_1778' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%select_ln89_14 = select i1 %tmp_1778, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 213 'select' 'select_ln89_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%shl_ln169_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_14, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 214 'bitconcatenate' 'shl_ln169_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_680)   --->   "%sext_ln169_7 = sext i10 %shl_ln169_4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 215 'sext' 'sext_ln169_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_680 = add i12 %sext_ln143_3, i12 %sext_ln169_7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 216 'add' 'add_ln169_680' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/2] (2.32ns)   --->   "%wgt_54 = load i6 %p_ZL8weights0_5_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 217 'load' 'wgt_54' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node tmp10822_i)   --->   "%empty_1270 = trunc i3 %wgt_54" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 218 'trunc' 'empty_1270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node tmp10822_i)   --->   "%select_ln89_15 = select i1 %empty_1270, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 219 'select' 'select_ln89_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node tmp10822_i)   --->   "%tmp_1779 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_54, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 220 'bitselect' 'tmp_1779' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node tmp10822_i)   --->   "%select_ln89_16 = select i1 %tmp_1779, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 221 'select' 'select_ln89_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node tmp10822_i)   --->   "%select_ln89_15_cast_i = sext i9 %select_ln89_15" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 222 'sext' 'select_ln89_15_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node tmp10822_i)   --->   "%select_ln89_16_cast_i = sext i9 %select_ln89_16" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 223 'sext' 'select_ln89_16_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp10822_i = add i10 %select_ln89_16_cast_i, i10 %select_ln89_15_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 224 'add' 'tmp10822_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp10822_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 225 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%sext_ln143_4 = sext i11 %tmp_s" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 226 'sext' 'sext_ln143_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%tmp_1780 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_54, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 227 'bitselect' 'tmp_1780' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%select_ln89_17 = select i1 %tmp_1780, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 228 'select' 'select_ln89_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%shl_ln169_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_17, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 229 'bitconcatenate' 'shl_ln169_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_682)   --->   "%sext_ln169_9 = sext i10 %shl_ln169_5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 230 'sext' 'sext_ln169_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_682 = add i12 %sext_ln143_4, i12 %sext_ln169_9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 231 'add' 'add_ln169_682' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/2] (2.32ns)   --->   "%wgt_55 = load i6 %p_ZL8weights0_6_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 232 'load' 'wgt_55' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node tmp11020_i)   --->   "%empty_1271 = trunc i3 %wgt_55" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 233 'trunc' 'empty_1271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node tmp11020_i)   --->   "%select_ln89_18 = select i1 %empty_1271, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 234 'select' 'select_ln89_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node tmp11020_i)   --->   "%tmp_1781 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_55, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 235 'bitselect' 'tmp_1781' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node tmp11020_i)   --->   "%select_ln89_19 = select i1 %tmp_1781, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 236 'select' 'select_ln89_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node tmp11020_i)   --->   "%select_ln89_18_cast_i = sext i9 %select_ln89_18" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 237 'sext' 'select_ln89_18_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node tmp11020_i)   --->   "%select_ln89_19_cast_i = sext i9 %select_ln89_19" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 238 'sext' 'select_ln89_19_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp11020_i = add i10 %select_ln89_19_cast_i, i10 %select_ln89_18_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 239 'add' 'tmp11020_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_684)   --->   "%tmp_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp11020_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 240 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_684)   --->   "%sext_ln143_5 = sext i11 %tmp_1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 241 'sext' 'sext_ln143_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_684)   --->   "%tmp_1782 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_55, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 242 'bitselect' 'tmp_1782' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_684)   --->   "%select_ln89_20 = select i1 %tmp_1782, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 243 'select' 'select_ln89_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_684)   --->   "%shl_ln169_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_20, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 244 'bitconcatenate' 'shl_ln169_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_684)   --->   "%sext_ln169_11 = sext i10 %shl_ln169_6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 245 'sext' 'sext_ln169_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_684 = add i12 %sext_ln143_5, i12 %sext_ln169_11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 246 'add' 'add_ln169_684' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/2] (2.32ns)   --->   "%wgt_56 = load i6 %p_ZL8weights0_7_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 247 'load' 'wgt_56' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node tmp11218_i)   --->   "%empty_1272 = trunc i3 %wgt_56" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 248 'trunc' 'empty_1272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node tmp11218_i)   --->   "%select_ln89_21 = select i1 %empty_1272, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 249 'select' 'select_ln89_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node tmp11218_i)   --->   "%tmp_1783 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_56, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 250 'bitselect' 'tmp_1783' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node tmp11218_i)   --->   "%select_ln89_22 = select i1 %tmp_1783, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 251 'select' 'select_ln89_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node tmp11218_i)   --->   "%select_ln89_21_cast_i = sext i9 %select_ln89_21" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 252 'sext' 'select_ln89_21_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node tmp11218_i)   --->   "%select_ln89_22_cast_i = sext i9 %select_ln89_22" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 253 'sext' 'select_ln89_22_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp11218_i = add i10 %select_ln89_22_cast_i, i10 %select_ln89_21_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 254 'add' 'tmp11218_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_686)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp11218_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 255 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_686)   --->   "%sext_ln143_6 = sext i11 %tmp_2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 256 'sext' 'sext_ln143_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_686)   --->   "%tmp_1784 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_56, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 257 'bitselect' 'tmp_1784' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_686)   --->   "%select_ln89_23 = select i1 %tmp_1784, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 258 'select' 'select_ln89_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_686)   --->   "%shl_ln169_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_23, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 259 'bitconcatenate' 'shl_ln169_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_686)   --->   "%sext_ln169_13 = sext i10 %shl_ln169_7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 260 'sext' 'sext_ln169_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_686 = add i12 %sext_ln143_6, i12 %sext_ln169_13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 261 'add' 'add_ln169_686' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/2] (2.32ns)   --->   "%wgt_57 = load i6 %p_ZL8weights0_8_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 262 'load' 'wgt_57' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node tmp11416_i)   --->   "%empty_1273 = trunc i3 %wgt_57" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 263 'trunc' 'empty_1273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node tmp11416_i)   --->   "%select_ln89_24 = select i1 %empty_1273, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 264 'select' 'select_ln89_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node tmp11416_i)   --->   "%tmp_1785 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_57, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 265 'bitselect' 'tmp_1785' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node tmp11416_i)   --->   "%select_ln89_25 = select i1 %tmp_1785, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 266 'select' 'select_ln89_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node tmp11416_i)   --->   "%select_ln89_24_cast_i = sext i9 %select_ln89_24" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 267 'sext' 'select_ln89_24_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node tmp11416_i)   --->   "%select_ln89_25_cast_i = sext i9 %select_ln89_25" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 268 'sext' 'select_ln89_25_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp11416_i = add i10 %select_ln89_25_cast_i, i10 %select_ln89_24_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 269 'add' 'tmp11416_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp11416_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 270 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%sext_ln143_7 = sext i11 %tmp_3" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 271 'sext' 'sext_ln143_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%tmp_1786 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_57, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 272 'bitselect' 'tmp_1786' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%select_ln89_26 = select i1 %tmp_1786, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 273 'select' 'select_ln89_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%shl_ln169_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_26, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 274 'bitconcatenate' 'shl_ln169_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_688)   --->   "%sext_ln169_15 = sext i10 %shl_ln169_8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 275 'sext' 'sext_ln169_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_688 = add i12 %sext_ln143_7, i12 %sext_ln169_15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 276 'add' 'add_ln169_688' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/2] (2.32ns)   --->   "%wgt_58 = load i6 %p_ZL8weights0_9_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 277 'load' 'wgt_58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node tmp11614_i)   --->   "%empty_1274 = trunc i3 %wgt_58" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 278 'trunc' 'empty_1274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node tmp11614_i)   --->   "%select_ln89_27 = select i1 %empty_1274, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 279 'select' 'select_ln89_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node tmp11614_i)   --->   "%tmp_1787 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_58, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 280 'bitselect' 'tmp_1787' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node tmp11614_i)   --->   "%select_ln89_28 = select i1 %tmp_1787, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 281 'select' 'select_ln89_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node tmp11614_i)   --->   "%select_ln89_27_cast_i = sext i9 %select_ln89_27" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 282 'sext' 'select_ln89_27_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node tmp11614_i)   --->   "%select_ln89_28_cast_i = sext i9 %select_ln89_28" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 283 'sext' 'select_ln89_28_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp11614_i = add i10 %select_ln89_28_cast_i, i10 %select_ln89_27_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 284 'add' 'tmp11614_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp11614_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 285 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%sext_ln143_8 = sext i11 %tmp_4" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 286 'sext' 'sext_ln143_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%tmp_1788 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_58, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 287 'bitselect' 'tmp_1788' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%select_ln89_29 = select i1 %tmp_1788, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 288 'select' 'select_ln89_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%shl_ln169_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_29, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 289 'bitconcatenate' 'shl_ln169_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_690)   --->   "%sext_ln169_17 = sext i10 %shl_ln169_9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 290 'sext' 'sext_ln169_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_690 = add i12 %sext_ln143_8, i12 %sext_ln169_17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 291 'add' 'add_ln169_690' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/2] (2.32ns)   --->   "%wgt_59 = load i6 %p_ZL8weights0_10_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 292 'load' 'wgt_59' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node tmp11812_i)   --->   "%empty_1275 = trunc i3 %wgt_59" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 293 'trunc' 'empty_1275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node tmp11812_i)   --->   "%select_ln89_30 = select i1 %empty_1275, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 294 'select' 'select_ln89_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node tmp11812_i)   --->   "%tmp_1789 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_59, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 295 'bitselect' 'tmp_1789' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node tmp11812_i)   --->   "%select_ln89_31 = select i1 %tmp_1789, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 296 'select' 'select_ln89_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node tmp11812_i)   --->   "%select_ln89_30_cast_i = sext i9 %select_ln89_30" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 297 'sext' 'select_ln89_30_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node tmp11812_i)   --->   "%select_ln89_31_cast_i = sext i9 %select_ln89_31" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 298 'sext' 'select_ln89_31_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp11812_i = add i10 %select_ln89_31_cast_i, i10 %select_ln89_30_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 299 'add' 'tmp11812_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_692)   --->   "%tmp_10 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp11812_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 300 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_692)   --->   "%sext_ln143_9 = sext i11 %tmp_10" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 301 'sext' 'sext_ln143_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_692)   --->   "%tmp_1790 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_59, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 302 'bitselect' 'tmp_1790' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_692)   --->   "%select_ln89_32 = select i1 %tmp_1790, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 303 'select' 'select_ln89_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_692)   --->   "%shl_ln169_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_32, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 304 'bitconcatenate' 'shl_ln169_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_692)   --->   "%sext_ln169_19 = sext i10 %shl_ln169_s" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 305 'sext' 'sext_ln169_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_692 = add i12 %sext_ln143_9, i12 %sext_ln169_19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 306 'add' 'add_ln169_692' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/2] (2.32ns)   --->   "%wgt_60 = load i6 %p_ZL8weights0_11_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 307 'load' 'wgt_60' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node tmp12010_i)   --->   "%empty_1276 = trunc i3 %wgt_60" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 308 'trunc' 'empty_1276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node tmp12010_i)   --->   "%select_ln89_33 = select i1 %empty_1276, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 309 'select' 'select_ln89_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node tmp12010_i)   --->   "%tmp_1791 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_60, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 310 'bitselect' 'tmp_1791' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node tmp12010_i)   --->   "%select_ln89_34 = select i1 %tmp_1791, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 311 'select' 'select_ln89_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node tmp12010_i)   --->   "%select_ln89_33_cast_i = sext i9 %select_ln89_33" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 312 'sext' 'select_ln89_33_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node tmp12010_i)   --->   "%select_ln89_34_cast_i = sext i9 %select_ln89_34" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 313 'sext' 'select_ln89_34_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp12010_i = add i10 %select_ln89_34_cast_i, i10 %select_ln89_33_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 314 'add' 'tmp12010_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%tmp_11 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp12010_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 315 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%sext_ln143_10 = sext i11 %tmp_11" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 316 'sext' 'sext_ln143_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%tmp_1792 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_60, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 317 'bitselect' 'tmp_1792' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%select_ln89_35 = select i1 %tmp_1792, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 318 'select' 'select_ln89_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%shl_ln169_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_35, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 319 'bitconcatenate' 'shl_ln169_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_694)   --->   "%sext_ln169_21 = sext i10 %shl_ln169_10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 320 'sext' 'sext_ln169_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_694 = add i12 %sext_ln143_10, i12 %sext_ln169_21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 321 'add' 'add_ln169_694' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/2] (2.32ns)   --->   "%wgt_61 = load i6 %p_ZL8weights0_12_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 322 'load' 'wgt_61' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node tmp1228_i)   --->   "%empty_1277 = trunc i3 %wgt_61" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 323 'trunc' 'empty_1277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node tmp1228_i)   --->   "%select_ln89_36 = select i1 %empty_1277, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 324 'select' 'select_ln89_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node tmp1228_i)   --->   "%tmp_1793 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_61, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 325 'bitselect' 'tmp_1793' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node tmp1228_i)   --->   "%select_ln89_37 = select i1 %tmp_1793, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 326 'select' 'select_ln89_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node tmp1228_i)   --->   "%select_ln89_36_cast_i = sext i9 %select_ln89_36" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 327 'sext' 'select_ln89_36_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node tmp1228_i)   --->   "%select_ln89_37_cast_i = sext i9 %select_ln89_37" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 328 'sext' 'select_ln89_37_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp1228_i = add i10 %select_ln89_37_cast_i, i10 %select_ln89_36_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 329 'add' 'tmp1228_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_696)   --->   "%tmp_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp1228_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 330 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_696)   --->   "%sext_ln143_11 = sext i11 %tmp_12" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 331 'sext' 'sext_ln143_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_696)   --->   "%tmp_1794 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_61, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 332 'bitselect' 'tmp_1794' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_696)   --->   "%select_ln89_38 = select i1 %tmp_1794, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 333 'select' 'select_ln89_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_696)   --->   "%shl_ln169_11 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_38, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 334 'bitconcatenate' 'shl_ln169_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_696)   --->   "%sext_ln169_23 = sext i10 %shl_ln169_11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 335 'sext' 'sext_ln169_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_696 = add i12 %sext_ln143_11, i12 %sext_ln169_23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 336 'add' 'add_ln169_696' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/2] (2.32ns)   --->   "%wgt_62 = load i6 %p_ZL8weights0_13_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 337 'load' 'wgt_62' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node tmp1246_i)   --->   "%empty_1278 = trunc i3 %wgt_62" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 338 'trunc' 'empty_1278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node tmp1246_i)   --->   "%select_ln89_39 = select i1 %empty_1278, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 339 'select' 'select_ln89_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node tmp1246_i)   --->   "%tmp_1795 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_62, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 340 'bitselect' 'tmp_1795' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node tmp1246_i)   --->   "%select_ln89_40 = select i1 %tmp_1795, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 341 'select' 'select_ln89_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node tmp1246_i)   --->   "%select_ln89_39_cast_i = sext i9 %select_ln89_39" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 342 'sext' 'select_ln89_39_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node tmp1246_i)   --->   "%select_ln89_40_cast_i = sext i9 %select_ln89_40" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 343 'sext' 'select_ln89_40_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp1246_i = add i10 %select_ln89_40_cast_i, i10 %select_ln89_39_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 344 'add' 'tmp1246_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_698)   --->   "%tmp_13 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp1246_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 345 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_698)   --->   "%sext_ln143_12 = sext i11 %tmp_13" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 346 'sext' 'sext_ln143_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_698)   --->   "%tmp_1796 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_62, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 347 'bitselect' 'tmp_1796' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_698)   --->   "%select_ln89_41 = select i1 %tmp_1796, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 348 'select' 'select_ln89_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_698)   --->   "%shl_ln169_12 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_41, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 349 'bitconcatenate' 'shl_ln169_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_698)   --->   "%sext_ln169_25 = sext i10 %shl_ln169_12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 350 'sext' 'sext_ln169_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_698 = add i12 %sext_ln143_12, i12 %sext_ln169_25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 351 'add' 'add_ln169_698' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/2] (2.32ns)   --->   "%wgt_63 = load i6 %p_ZL8weights0_14_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 352 'load' 'wgt_63' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node tmp1264_i)   --->   "%empty_1279 = trunc i3 %wgt_63" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 353 'trunc' 'empty_1279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node tmp1264_i)   --->   "%select_ln89_42 = select i1 %empty_1279, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 354 'select' 'select_ln89_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node tmp1264_i)   --->   "%tmp_1797 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_63, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 355 'bitselect' 'tmp_1797' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node tmp1264_i)   --->   "%select_ln89_43 = select i1 %tmp_1797, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 356 'select' 'select_ln89_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node tmp1264_i)   --->   "%select_ln89_42_cast_i = sext i9 %select_ln89_42" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 357 'sext' 'select_ln89_42_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node tmp1264_i)   --->   "%select_ln89_43_cast_i = sext i9 %select_ln89_43" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 358 'sext' 'select_ln89_43_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp1264_i = add i10 %select_ln89_43_cast_i, i10 %select_ln89_42_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 359 'add' 'tmp1264_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_700)   --->   "%tmp_14 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp1264_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 360 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_700)   --->   "%sext_ln143_13 = sext i11 %tmp_14" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 361 'sext' 'sext_ln143_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_700)   --->   "%tmp_1798 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_63, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 362 'bitselect' 'tmp_1798' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_700)   --->   "%select_ln89_44 = select i1 %tmp_1798, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 363 'select' 'select_ln89_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_700)   --->   "%shl_ln169_13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_44, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 364 'bitconcatenate' 'shl_ln169_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_700)   --->   "%sext_ln169_27 = sext i10 %shl_ln169_13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 365 'sext' 'sext_ln169_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_700 = add i12 %sext_ln143_13, i12 %sext_ln169_27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 366 'add' 'add_ln169_700' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/2] (2.32ns)   --->   "%wgt_64 = load i6 %p_ZL8weights0_15_addr" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 367 'load' 'wgt_64' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_4 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node tmp1282_i)   --->   "%empty_1280 = trunc i3 %wgt_64" [../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129]   --->   Operation 368 'trunc' 'empty_1280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node tmp1282_i)   --->   "%select_ln89_45 = select i1 %empty_1280, i9 %sext_ln89, i9 %sub_ln89" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 369 'select' 'select_ln89_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node tmp1282_i)   --->   "%tmp_1799 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_64, i32 1" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 370 'bitselect' 'tmp_1799' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node tmp1282_i)   --->   "%select_ln89_46 = select i1 %tmp_1799, i9 %sext_ln89_1, i9 %sub_ln89_1" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 371 'select' 'select_ln89_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node tmp1282_i)   --->   "%select_ln89_45_cast_i = sext i9 %select_ln89_45" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 372 'sext' 'select_ln89_45_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node tmp1282_i)   --->   "%select_ln89_46_cast_i = sext i9 %select_ln89_46" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 373 'sext' 'select_ln89_46_cast_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp1282_i = add i10 %select_ln89_46_cast_i, i10 %select_ln89_45_cast_i" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 374 'add' 'tmp1282_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_702)   --->   "%tmp_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp1282_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 375 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_702)   --->   "%sext_ln143_14 = sext i11 %tmp_15" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 376 'sext' 'sext_ln143_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_702)   --->   "%tmp_1800 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %wgt_64, i32 2" [../interpret.hpp:143->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 377 'bitselect' 'tmp_1800' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_702)   --->   "%select_ln89_47 = select i1 %tmp_1800, i9 %sext_ln89_2, i9 %sub_ln89_2" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 378 'select' 'select_ln89_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_702)   --->   "%shl_ln169_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_47, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 379 'bitconcatenate' 'shl_ln169_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_702)   --->   "%sext_ln169_29 = sext i10 %shl_ln169_14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 380 'sext' 'sext_ln169_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln169_702 = add i12 %sext_ln143_14, i12 %sext_ln169_29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 381 'add' 'add_ln169_702' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns)   --->   "%idxprom2_i_i = zext i32 %nf_14" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:129]   --->   Operation 382 'zext' 'idxprom2_i_i' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_0_addr = getelementptr i24 %p_ZL8threshs0_0, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 383 'getelementptr' 'p_ZL8threshs0_0_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_1_addr = getelementptr i24 %p_ZL8threshs0_1, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 384 'getelementptr' 'p_ZL8threshs0_1_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_2_addr = getelementptr i24 %p_ZL8threshs0_2, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 385 'getelementptr' 'p_ZL8threshs0_2_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_3_addr = getelementptr i24 %p_ZL8threshs0_3, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 386 'getelementptr' 'p_ZL8threshs0_3_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_4_addr = getelementptr i24 %p_ZL8threshs0_4, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 387 'getelementptr' 'p_ZL8threshs0_4_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_5_addr = getelementptr i24 %p_ZL8threshs0_5, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 388 'getelementptr' 'p_ZL8threshs0_5_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_6_addr = getelementptr i24 %p_ZL8threshs0_6, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 389 'getelementptr' 'p_ZL8threshs0_6_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_7_addr = getelementptr i24 %p_ZL8threshs0_7, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 390 'getelementptr' 'p_ZL8threshs0_7_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_8_addr = getelementptr i24 %p_ZL8threshs0_8, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 391 'getelementptr' 'p_ZL8threshs0_8_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_9_addr = getelementptr i24 %p_ZL8threshs0_9, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 392 'getelementptr' 'p_ZL8threshs0_9_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_10_addr = getelementptr i24 %p_ZL8threshs0_10, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 393 'getelementptr' 'p_ZL8threshs0_10_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_11_addr = getelementptr i24 %p_ZL8threshs0_11, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 394 'getelementptr' 'p_ZL8threshs0_11_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_12_addr = getelementptr i24 %p_ZL8threshs0_12, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 395 'getelementptr' 'p_ZL8threshs0_12_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 396 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_13_addr = getelementptr i24 %p_ZL8threshs0_13, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 396 'getelementptr' 'p_ZL8threshs0_13_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_14_addr = getelementptr i24 %p_ZL8threshs0_14, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 397 'getelementptr' 'p_ZL8threshs0_14_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_15_addr = getelementptr i24 %p_ZL8threshs0_15, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 398 'getelementptr' 'p_ZL8threshs0_15_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 399 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_0_load = load i2 %p_ZL8threshs0_0_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 399 'load' 'p_ZL8threshs0_0_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 400 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_1_load = load i2 %p_ZL8threshs0_1_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 400 'load' 'p_ZL8threshs0_1_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 401 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_2_load = load i2 %p_ZL8threshs0_2_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 401 'load' 'p_ZL8threshs0_2_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 402 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_3_load = load i2 %p_ZL8threshs0_3_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 402 'load' 'p_ZL8threshs0_3_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 403 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_4_load = load i2 %p_ZL8threshs0_4_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 403 'load' 'p_ZL8threshs0_4_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 404 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_5_load = load i2 %p_ZL8threshs0_5_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 404 'load' 'p_ZL8threshs0_5_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 405 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_6_load = load i2 %p_ZL8threshs0_6_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 405 'load' 'p_ZL8threshs0_6_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 406 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_7_load = load i2 %p_ZL8threshs0_7_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 406 'load' 'p_ZL8threshs0_7_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 407 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_8_load = load i2 %p_ZL8threshs0_8_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 407 'load' 'p_ZL8threshs0_8_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 408 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_9_load = load i2 %p_ZL8threshs0_9_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 408 'load' 'p_ZL8threshs0_9_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 409 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_10_load = load i2 %p_ZL8threshs0_10_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 409 'load' 'p_ZL8threshs0_10_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 410 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_11_load = load i2 %p_ZL8threshs0_11_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 410 'load' 'p_ZL8threshs0_11_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 411 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_12_load = load i2 %p_ZL8threshs0_12_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 411 'load' 'p_ZL8threshs0_12_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 412 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_13_load = load i2 %p_ZL8threshs0_13_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 412 'load' 'p_ZL8threshs0_13_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 413 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_14_load = load i2 %p_ZL8threshs0_14_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 413 'load' 'p_ZL8threshs0_14_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_4 : Operation 414 [2/2] (2.32ns)   --->   "%p_ZL8threshs0_15_load = load i2 %p_ZL8threshs0_15_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 414 'load' 'p_ZL8threshs0_15_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%p_0_0_073156_i_load = load i24 %p_0_0_073156_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 415 'load' 'p_0_0_073156_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%p_0_0_073_1158_i_load = load i24 %p_0_0_073_1158_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 416 'load' 'p_0_0_073_1158_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%p_0_0_073_2160_i_load = load i24 %p_0_0_073_2160_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 417 'load' 'p_0_0_073_2160_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%p_0_0_073_3162_i_load = load i24 %p_0_0_073_3162_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 418 'load' 'p_0_0_073_3162_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%p_0_0_073_4164_i_load = load i24 %p_0_0_073_4164_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 419 'load' 'p_0_0_073_4164_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%p_0_0_073_5166_i_load = load i24 %p_0_0_073_5166_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 420 'load' 'p_0_0_073_5166_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%p_0_0_073_6168_i_load = load i24 %p_0_0_073_6168_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 421 'load' 'p_0_0_073_6168_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%p_0_0_073_7170_i_load = load i24 %p_0_0_073_7170_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 422 'load' 'p_0_0_073_7170_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%p_0_0_073_8172_i_load = load i24 %p_0_0_073_8172_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 423 'load' 'p_0_0_073_8172_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%p_0_0_073_9174_i_load = load i24 %p_0_0_073_9174_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 424 'load' 'p_0_0_073_9174_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%p_0_0_073_10176_i_load = load i24 %p_0_0_073_10176_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 425 'load' 'p_0_0_073_10176_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%p_0_0_073_11178_i_load = load i24 %p_0_0_073_11178_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 426 'load' 'p_0_0_073_11178_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%p_0_0_073_12180_i_load = load i24 %p_0_0_073_12180_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 427 'load' 'p_0_0_073_12180_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%p_0_0_073_13182_i_load = load i24 %p_0_0_073_13182_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 428 'load' 'p_0_0_073_13182_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%p_0_0_073_14184_i_load = load i24 %p_0_0_073_14184_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 429 'load' 'p_0_0_073_14184_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%p_0_0_073_15186_i_load = load i24 %p_0_0_073_15186_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 430 'load' 'p_0_0_073_15186_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_703)   --->   "%select_ln137 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_15186_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 431 'select' 'select_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_701)   --->   "%select_ln137_19 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_14184_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 432 'select' 'select_ln137_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_699)   --->   "%select_ln137_20 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_13182_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 433 'select' 'select_ln137_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_697)   --->   "%select_ln137_21 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_12180_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 434 'select' 'select_ln137_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_695)   --->   "%select_ln137_22 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_11178_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 435 'select' 'select_ln137_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_693)   --->   "%select_ln137_23 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_10176_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 436 'select' 'select_ln137_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_691)   --->   "%select_ln137_24 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_9174_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 437 'select' 'select_ln137_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_689)   --->   "%select_ln137_25 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_8172_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 438 'select' 'select_ln137_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_687)   --->   "%select_ln137_26 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_7170_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 439 'select' 'select_ln137_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_685)   --->   "%select_ln137_27 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_6168_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 440 'select' 'select_ln137_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_683)   --->   "%select_ln137_28 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_5166_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 441 'select' 'select_ln137_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_681)   --->   "%select_ln137_29 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_4164_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 442 'select' 'select_ln137_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_679)   --->   "%select_ln137_30 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_3162_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 443 'select' 'select_ln137_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_677)   --->   "%select_ln137_31 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_2160_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 444 'select' 'select_ln137_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_675)   --->   "%select_ln137_32 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073_1158_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 445 'select' 'select_ln137_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 446 [1/1] (0.69ns)   --->   "%select_ln137_33 = select i1 %icmp_ln137, i24 0, i24 %p_0_0_073156_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:129]   --->   Operation 446 'select' 'select_ln137_33' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %tmp32_i, i1 0" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 447 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%tmp99_i = sext i11 %tmp_5" [../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 448 'sext' 'tmp99_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %select_ln89_2, i1 0" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 449 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln169 = sext i10 %shl_ln" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 450 'sext' 'sext_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169 = add i24 %select_ln137_33, i24 %sext_ln169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 451 'add' 'add_ln169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 452 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%add_ln169_673 = add i24 %add_ln169, i24 %tmp99_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 452 'add' 'add_ln169_673' <Predicate = true> <Delay = 4.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_675)   --->   "%sext_ln169_2 = sext i12 %add_ln169_674" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 453 'sext' 'sext_ln169_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_675 = add i24 %sext_ln169_2, i24 %select_ln137_32" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 454 'add' 'add_ln169_675' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_677)   --->   "%sext_ln169_4 = sext i12 %add_ln169_676" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 455 'sext' 'sext_ln169_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_677 = add i24 %sext_ln169_4, i24 %select_ln137_31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 456 'add' 'add_ln169_677' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_679)   --->   "%sext_ln169_6 = sext i12 %add_ln169_678" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 457 'sext' 'sext_ln169_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_679 = add i24 %sext_ln169_6, i24 %select_ln137_30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 458 'add' 'add_ln169_679' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_681)   --->   "%sext_ln169_8 = sext i12 %add_ln169_680" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 459 'sext' 'sext_ln169_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_681 = add i24 %sext_ln169_8, i24 %select_ln137_29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 460 'add' 'add_ln169_681' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_683)   --->   "%sext_ln169_10 = sext i12 %add_ln169_682" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 461 'sext' 'sext_ln169_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_683 = add i24 %sext_ln169_10, i24 %select_ln137_28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 462 'add' 'add_ln169_683' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_685)   --->   "%sext_ln169_12 = sext i12 %add_ln169_684" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 463 'sext' 'sext_ln169_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_685 = add i24 %sext_ln169_12, i24 %select_ln137_27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 464 'add' 'add_ln169_685' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_687)   --->   "%sext_ln169_14 = sext i12 %add_ln169_686" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 465 'sext' 'sext_ln169_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_687 = add i24 %sext_ln169_14, i24 %select_ln137_26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 466 'add' 'add_ln169_687' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_689)   --->   "%sext_ln169_16 = sext i12 %add_ln169_688" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 467 'sext' 'sext_ln169_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_689 = add i24 %sext_ln169_16, i24 %select_ln137_25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 468 'add' 'add_ln169_689' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_691)   --->   "%sext_ln169_18 = sext i12 %add_ln169_690" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 469 'sext' 'sext_ln169_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_691 = add i24 %sext_ln169_18, i24 %select_ln137_24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 470 'add' 'add_ln169_691' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_693)   --->   "%sext_ln169_20 = sext i12 %add_ln169_692" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 471 'sext' 'sext_ln169_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_693 = add i24 %sext_ln169_20, i24 %select_ln137_23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 472 'add' 'add_ln169_693' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_695)   --->   "%sext_ln169_22 = sext i12 %add_ln169_694" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 473 'sext' 'sext_ln169_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_695 = add i24 %sext_ln169_22, i24 %select_ln137_22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 474 'add' 'add_ln169_695' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_697)   --->   "%sext_ln169_24 = sext i12 %add_ln169_696" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 475 'sext' 'sext_ln169_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_697 = add i24 %sext_ln169_24, i24 %select_ln137_21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 476 'add' 'add_ln169_697' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_699)   --->   "%sext_ln169_26 = sext i12 %add_ln169_698" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 477 'sext' 'sext_ln169_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_699 = add i24 %sext_ln169_26, i24 %select_ln137_20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 478 'add' 'add_ln169_699' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_701)   --->   "%sext_ln169_28 = sext i12 %add_ln169_700" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 479 'sext' 'sext_ln169_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_701 = add i24 %sext_ln169_28, i24 %select_ln137_19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 480 'add' 'add_ln169_701' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_703)   --->   "%sext_ln169_30 = sext i12 %add_ln169_702" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 481 'sext' 'sext_ln169_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (2.31ns) (out node of the LUT)   --->   "%add_ln169_703 = add i24 %sext_ln169_30, i24 %select_ln137" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 482 'add' 'add_ln169_703' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 483 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_0_load = load i2 %p_ZL8threshs0_0_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 483 'load' 'p_ZL8threshs0_0_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 484 [1/1] (2.31ns)   --->   "%result = icmp_slt  i24 %p_ZL8threshs0_0_load, i24 %add_ln169_673" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 484 'icmp' 'result' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 485 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_1_load = load i2 %p_ZL8threshs0_1_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 485 'load' 'p_ZL8threshs0_1_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 486 [1/1] (2.31ns)   --->   "%result_50 = icmp_slt  i24 %p_ZL8threshs0_1_load, i24 %add_ln169_675" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 486 'icmp' 'result_50' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 487 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_2_load = load i2 %p_ZL8threshs0_2_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 487 'load' 'p_ZL8threshs0_2_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 488 [1/1] (2.31ns)   --->   "%result_51 = icmp_slt  i24 %p_ZL8threshs0_2_load, i24 %add_ln169_677" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 488 'icmp' 'result_51' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 489 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_3_load = load i2 %p_ZL8threshs0_3_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 489 'load' 'p_ZL8threshs0_3_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 490 [1/1] (2.31ns)   --->   "%result_52 = icmp_slt  i24 %p_ZL8threshs0_3_load, i24 %add_ln169_679" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 490 'icmp' 'result_52' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 491 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_4_load = load i2 %p_ZL8threshs0_4_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 491 'load' 'p_ZL8threshs0_4_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 492 [1/1] (2.31ns)   --->   "%result_53 = icmp_slt  i24 %p_ZL8threshs0_4_load, i24 %add_ln169_681" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 492 'icmp' 'result_53' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 493 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_5_load = load i2 %p_ZL8threshs0_5_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 493 'load' 'p_ZL8threshs0_5_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 494 [1/1] (2.31ns)   --->   "%result_54 = icmp_slt  i24 %p_ZL8threshs0_5_load, i24 %add_ln169_683" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 494 'icmp' 'result_54' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 495 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_6_load = load i2 %p_ZL8threshs0_6_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 495 'load' 'p_ZL8threshs0_6_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 496 [1/1] (2.31ns)   --->   "%result_55 = icmp_slt  i24 %p_ZL8threshs0_6_load, i24 %add_ln169_685" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 496 'icmp' 'result_55' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 497 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_7_load = load i2 %p_ZL8threshs0_7_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 497 'load' 'p_ZL8threshs0_7_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 498 [1/1] (2.31ns)   --->   "%result_56 = icmp_slt  i24 %p_ZL8threshs0_7_load, i24 %add_ln169_687" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 498 'icmp' 'result_56' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 499 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_8_load = load i2 %p_ZL8threshs0_8_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 499 'load' 'p_ZL8threshs0_8_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 500 [1/1] (2.31ns)   --->   "%result_57 = icmp_slt  i24 %p_ZL8threshs0_8_load, i24 %add_ln169_689" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 500 'icmp' 'result_57' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 501 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_9_load = load i2 %p_ZL8threshs0_9_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 501 'load' 'p_ZL8threshs0_9_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 502 [1/1] (2.31ns)   --->   "%result_58 = icmp_slt  i24 %p_ZL8threshs0_9_load, i24 %add_ln169_691" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 502 'icmp' 'result_58' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 503 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_10_load = load i2 %p_ZL8threshs0_10_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 503 'load' 'p_ZL8threshs0_10_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 504 [1/1] (2.31ns)   --->   "%result_59 = icmp_slt  i24 %p_ZL8threshs0_10_load, i24 %add_ln169_693" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 504 'icmp' 'result_59' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 505 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_11_load = load i2 %p_ZL8threshs0_11_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 505 'load' 'p_ZL8threshs0_11_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 506 [1/1] (2.31ns)   --->   "%result_60 = icmp_slt  i24 %p_ZL8threshs0_11_load, i24 %add_ln169_695" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 506 'icmp' 'result_60' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 507 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_12_load = load i2 %p_ZL8threshs0_12_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 507 'load' 'p_ZL8threshs0_12_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 508 [1/1] (2.31ns)   --->   "%result_61 = icmp_slt  i24 %p_ZL8threshs0_12_load, i24 %add_ln169_697" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 508 'icmp' 'result_61' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 509 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_13_load = load i2 %p_ZL8threshs0_13_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 509 'load' 'p_ZL8threshs0_13_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 510 [1/1] (2.31ns)   --->   "%result_62 = icmp_slt  i24 %p_ZL8threshs0_13_load, i24 %add_ln169_699" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 510 'icmp' 'result_62' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 511 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_14_load = load i2 %p_ZL8threshs0_14_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 511 'load' 'p_ZL8threshs0_14_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 512 [1/1] (2.31ns)   --->   "%result_63 = icmp_slt  i24 %p_ZL8threshs0_14_load, i24 %add_ln169_701" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 512 'icmp' 'result_63' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 513 [1/2] (2.32ns)   --->   "%p_ZL8threshs0_15_load = load i2 %p_ZL8threshs0_15_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 513 'load' 'p_ZL8threshs0_15_load' <Predicate = (icmp_ln159)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_5 : Operation 514 [1/1] (2.31ns)   --->   "%result_64 = icmp_slt  i24 %p_ZL8threshs0_15_load, i24 %add_ln169_703" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 514 'icmp' 'result_64' <Predicate = (icmp_ln159)> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_703, i24 %p_0_0_073_15186_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 515 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_701, i24 %p_0_0_073_14184_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 516 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_699, i24 %p_0_0_073_13182_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 517 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_697, i24 %p_0_0_073_12180_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 518 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_695, i24 %p_0_0_073_11178_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 519 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_693, i24 %p_0_0_073_10176_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 520 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_691, i24 %p_0_0_073_9174_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 521 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_689, i24 %p_0_0_073_8172_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 522 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_687, i24 %p_0_0_073_7170_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 523 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 524 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_685, i24 %p_0_0_073_6168_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 524 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_683, i24 %p_0_0_073_5166_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 525 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_681, i24 %p_0_0_073_4164_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 526 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 527 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_679, i24 %p_0_0_073_3162_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 527 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 528 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_677, i24 %p_0_0_073_2160_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 528 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 529 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_675, i24 %p_0_0_073_1158_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 529 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 530 [1/1] (0.00ns)   --->   "%store_ln169 = store i24 %add_ln169_673, i24 %p_0_0_073156_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129]   --->   Operation 530 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.body.i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:129]   --->   Operation 531 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 535 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 535 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.63>
ST_6 : Operation 532 [1/1] (0.00ns)   --->   "%outElem = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1, i1 %result_64, i1 %result_63, i1 %result_62, i1 %result_61, i1 %result_60, i1 %result_59, i1 %result_58, i1 %result_57, i1 %result_56, i1 %result_55, i1 %result_54, i1 %result_53, i1 %result_52, i1 %result_51, i1 %result_50, i1 %result" [../mvau.hpp:166->../convlayer.h:118->../top.cpp:129]   --->   Operation 532 'bitconcatenate' 'outElem' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_6 : Operation 533 [1/1] (3.63ns)   --->   "%write_ln170 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %mvOut_m_buffer_10, i16 %outElem" [../mvau.hpp:170->../convlayer.h:118->../top.cpp:129]   --->   Operation 533 'write' 'write_ln170' <Predicate = (icmp_ln159)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_6 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc84.i" [../mvau.hpp:177->../convlayer.h:118->../top.cpp:129]   --->   Operation 534 'br' 'br_ln177' <Predicate = (icmp_ln159)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:129) [36]  (0.000 ns)
	'store' operation 0 bit ('store_ln117', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:129) of constant 0 on local variable 'tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:129 [71]  (1.707 ns)

 <State 2>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129 [76]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129) [521]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129) [522]  (2.552 ns)
	'select' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129) [524]  (0.698 ns)
	'store' operation 0 bit ('store_ln137', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129) of variable 'nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:129 on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129 [525]  (1.588 ns)
	blocking operation 0.28 ns on control path)

 <State 3>: 5.222ns
The critical path consists of the following:
	fifo read operation ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:129) on port 'convInp_5' (../mvau.hpp:127->../convlayer.h:118->../top.cpp:129) [99]  (3.634 ns)
	multiplexor before 'phi' operation 24 bit ('inputBuf') with incoming values : ('tmp_i', ../mvau.hpp:133->../convlayer.h:118->../top.cpp:129) ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:129) [129]  (1.588 ns)

 <State 4>: 5.784ns
The critical path consists of the following:
	'load' operation 3 bit ('wgt', ../interpret.hpp:136->../interpret.hpp:163->../mvau.hpp:150->../convlayer.h:118->../top.cpp:129) on array 'p_ZL8weights0_1' [206]  (2.322 ns)
	'select' operation 9 bit ('select_ln89_4', ../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129) [210]  (0.000 ns)
	'add' operation 10 bit ('tmp10030_i', ../interpret.hpp:89->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129) [213]  (1.823 ns)
	'add' operation 12 bit ('add_ln169_674', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129) [220]  (1.639 ns)

 <State 5>: 7.146ns
The critical path consists of the following:
	'load' operation 24 bit ('p_0_0_073156_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:129) on local variable 'p_0_0_073156_i' [131]  (0.000 ns)
	'select' operation 24 bit ('select_ln137_33', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:129) [163]  (0.694 ns)
	'add' operation 24 bit ('add_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129) [204]  (0.000 ns)
	'add' operation 24 bit ('add_ln169_673', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:129) [205]  (4.137 ns)
	'icmp' operation 1 bit ('result', D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:129) [488]  (2.314 ns)

 <State 6>: 3.634ns
The critical path consists of the following:
	fifo write operation ('write_ln170', ../mvau.hpp:170->../convlayer.h:118->../top.cpp:129) on port 'mvOut_m_buffer_10' (../mvau.hpp:170->../convlayer.h:118->../top.cpp:129) [520]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
