// Seed: 1490837937
module module_0 (
    output supply1 id_0,
    output tri id_1
);
endmodule
module module_1 #(
    parameter id_0 = 32'd83
) (
    input tri _id_0,
    output supply0 id_1,
    output wire id_2,
    input tri id_3,
    output tri id_4
);
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  assign modCall_1.id_0 = 0;
  logic [id_0 : -1] id_6;
  ;
  always $clog2(35);
  ;
endmodule
module module_2 (
    output tri0 id_0,
    output wor id_1,
    output supply0 id_2,
    output wand id_3,
    output uwire id_4,
    output tri0 id_5,
    output wor id_6,
    output wire id_7,
    input tri id_8,
    input tri1 id_9,
    input tri1 id_10,
    output wire id_11,
    input supply0 id_12,
    input supply0 id_13,
    input wor id_14,
    input wire id_15,
    input tri0 id_16
);
  wire id_18;
  logic [1 'd0 -  -1 : 1] id_19;
  assign id_19 = id_14;
  assign id_2  = 1'd0;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  assign modCall_1.id_1 = 0;
  wire id_20;
  assign id_6 = id_13 !=? id_14;
endmodule
