
---------- Begin Simulation Statistics ----------
final_tick                               341198784000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229421                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725816                       # Number of bytes of host memory used
host_op_rate                                   447884                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   754.07                       # Real time elapsed on the host
host_tick_rate                              452475354                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   173000006                       # Number of instructions simulated
sim_ops                                     337736188                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.341199                       # Number of seconds simulated
sim_ticks                                341198784000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           44                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.181818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           42     95.45%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      2.27%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           44                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              82.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        82.000000                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     14601609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     17721738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32323348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       111000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 133607.338893                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 53721.559310                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77762.763064                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       109000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 131607.338893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 68829.090023                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94004.244193                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     14568634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     17645140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        32213774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       111000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4405702000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data   4114964000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8520777000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.004322                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        32975                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data        76598                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        109574                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data        27344                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        27344                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4339752000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   3390108000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7729969000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.002258                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.002779                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        32975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data        49254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        82230                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     10072566                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     13296516                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23369084                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       116000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 117313.383350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 86740.990035                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106905.017905                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       114000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 115313.383350                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 84793.642696                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104941.141134                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      9919951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     13217738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       23137690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       116000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  17903782000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   6833281713                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24737179713                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.015152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.005925                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009902                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       152615                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        78778                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       231394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          209                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       114000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  17598552000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   6662151713                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  24260817713                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.015152                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.005909                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009893                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       152615                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        78569                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       231185                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.893728                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              1722                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        17037                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     24674175                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     31018254                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     55692432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       113500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 120208.437955                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 70462.913918                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 97539.818144                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       111500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 118208.437955                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 78642.026185                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102071.651685                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     24488585                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     30862878                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         55351464                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       227000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  22309484000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  10948245713                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33257956713                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007522                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.005009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006122                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       185590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       155376                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         340968                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data        27553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        27553                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  21938304000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  10052259713                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31990786713                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007522                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005628                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       185590                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       127823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       313415                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     24674175                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     31018254                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     55692432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       113500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 120208.437955                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 70462.913918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 97539.818144                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       111500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 118208.437955                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 78642.026185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102071.651685                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     24488585                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     30862878                       # number of overall hits
system.cpu.dcache.overall_hits::total        55351464                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       227000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  22309484000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  10948245713                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33257956713                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007522                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.005009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006122                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       185590                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       155376                       # number of overall misses
system.cpu.dcache.overall_misses::total        340968                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data        27553                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        27553                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       223000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21938304000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  10052259713                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  31990786713                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005628                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       185590                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       127823                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       313415                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 312391                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          638                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            177.607578                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        111698279                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.001363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   841.230259                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   182.189313                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.821514                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.177919                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            313415                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         111698279                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.420935                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            55664879                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            225000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       297578                       # number of writebacks
system.cpu.dcache.writebacks::total            297578                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       39                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.004065                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 36                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.073171                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.653061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.097131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       44     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      2.04%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      2.04%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   49                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     99729721                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     16908208                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    116637934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst       106200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 26277.546513                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 26020.747743                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26174.937303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst       104000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 24277.546513                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 24135.854161                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24221.462269                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     99407339                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     16691076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       116098415                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       531000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   8471408000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   5649936999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14121875999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.003233                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.012842                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004626                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       322382                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       217132                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        539519                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst         2203                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2204                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       416000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   7826644000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   5187494999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13014554999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.003233                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.012712                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004607                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       322382                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       214929                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       537315                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          256                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     99729721                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     16908208                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    116637934                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst       106200                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 26277.546513                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 26020.747743                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26174.937303                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst       104000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 24277.546513                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 24135.854161                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24221.462269                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst     99407339                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     16691076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        116098415                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       531000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   8471408000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   5649936999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14121875999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.003233                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.012842                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004626                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       322382                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       217132                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         539519                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst         2203                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2204                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       416000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   7826644000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   5187494999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13014554999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.003233                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.012712                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004607                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       322382                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       214929                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       537315                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     99729721                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     16908208                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    116637934                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst       106200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 26277.546513                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 26020.747743                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26174.937303                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst       104000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 24277.546513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 24135.854161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24221.462269                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst     99407339                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     16691076                       # number of overall hits
system.cpu.icache.overall_hits::total       116098415                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       531000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   8471408000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   5649936999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14121875999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.003233                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.012842                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004626                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       322382                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       217132                       # number of overall misses
system.cpu.icache.overall_misses::total        539519                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst         2203                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2204                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       416000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   7826644000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   5187494999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13014554999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.003233                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.012712                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004607                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       322382                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       214929                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       537315                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 537059                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            217.071420                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        233813183                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001041                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   238.518707                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    17.440004                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.931714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.068125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999843                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            537315                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         233813183                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.959752                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           116635730                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       537059                       # number of writebacks
system.cpu.icache.writebacks::total            537059                       # number of writebacks
system.cpu.idleCycles                             197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.085366                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.081301                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.012195                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.012195                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 97                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            49                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.489796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.308983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  41     83.67%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.04%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      8.16%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      2.04%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      2.04%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              49                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.097561                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              246                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   341190718000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       39                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   196                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           66                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            66                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       322382                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       214929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         537315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       101000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 108807.615230                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 123533.018868                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 111353.377265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        81000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 88807.615230                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 103533.018868                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91353.377265                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       321384                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       214717                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             536101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       404000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    108590000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     26189000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    135183000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.003096                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.000986                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          998                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          212                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       324000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     88630000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     21949000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    110903000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.003096                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.000986                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002259                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          998                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          212                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1214                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       152615                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data        78571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            231187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       111000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 146059.446020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 116272.554739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 136825.180066                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        91000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 126059.446020                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 96272.554739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116825.180066                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        41203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data        28515                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 69718                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       111000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data  16272775000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   5820139000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22093025000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.730020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.637080                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.698435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data       111412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data        50056                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161469                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data        91000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  14044535000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   4819019000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18863645000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.730020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.637080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.698435                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       111412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        50056                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161469                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        32975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data        49252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       106000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 157559.422522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 119802.107941                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 140239.143119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        86000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 137559.422522                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 99802.107941                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 120239.143119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         7000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data        27240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             34240                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       106000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   4092606000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   2637084000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6729796000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.787718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.446926                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.583597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        25975                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data        22012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           47988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data        86000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3573106000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   2196844000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5770036000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.787718                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.446926                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.583597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        25975                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data        22012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        47988                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       537054                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       537054                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       537054                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           537054                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       297578                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       297578                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       297578                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           297578                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       322382                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       185590                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst       214929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       127823                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               850730                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       101000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       108500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 108807.615230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 148233.682954                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 123533.018868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 117350.599434                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 137456.052328                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        81000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        88500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 88807.615230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 128233.682954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 103533.018868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 97350.599434                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117456.052328                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.inst       321384                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        48203                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst       214717                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        55755                       # number of demand (read+write) hits
system.l2.demand_hits::total                   640059                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       217000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst    108590000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20365381000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst     26189000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data   8457223000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28958004000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.003096                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.740272                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.000986                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.563811                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.247636                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          998                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       137387                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst          212                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data        72068                       # number of demand (read+write) misses
system.l2.demand_misses::total                 210671                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst       324000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     88630000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17617641000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     21949000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   7015863000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24744584000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.003096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.740272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.563811                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.247636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst          998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       137387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst          212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data        72068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            210671                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       322382                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       185590                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       214929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       127823                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              850730                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       101000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       108500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 108807.615230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 148233.682954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 123533.018868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 117350.599434                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 137456.052328                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        81000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        88500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 88807.615230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 128233.682954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 103533.018868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 97350.599434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117456.052328                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.inst       321384                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        48203                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst       214717                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        55755                       # number of overall hits
system.l2.overall_hits::total                  640059                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       404000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       217000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    108590000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20365381000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     26189000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data   8457223000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28958004000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.003096                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.740272                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.000986                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.563811                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.247636                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          998                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       137387                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst          212                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data        72068                       # number of overall misses
system.l2.overall_misses::total                210671                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst       324000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     88630000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17617641000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     21949000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   7015863000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24744584000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.003096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.740272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.563811                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.247636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       137387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data        72068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           210671                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         207096                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2632                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.l2.tags.avg_refs                      8.050035                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 13812544                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      11.772471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.018223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.010092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    17.565629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3356.811030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     4.377768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   697.245468                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.819534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.001069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.170226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    211192                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  13812544                       # Number of tag accesses
system.l2.tags.tagsinuse                  4087.800682                       # Cycle average of tags in use
system.l2.tags.total_refs                     1700103                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              201240                       # number of writebacks
system.l2.writebacks::total                    201240                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     828331.10                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                65992.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    201240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    137375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     72059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     47242.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        39.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        37.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst          750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       187199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        39766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           227715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst               750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       187199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     25770221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst        39766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     13518079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39516389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       37747380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       187199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     25770221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        39766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     13518079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             77263769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       37747380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37747380                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       308418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.464895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.950970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    60.063905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       242068     78.49%     78.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        58792     19.06%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4638      1.50%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1475      0.48%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          739      0.24%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          386      0.13%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          178      0.06%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           55      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           87      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       308418                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               13481600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                13482944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12877440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             12879360                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        63872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         77696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        63872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      8792768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      4612352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13482944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12879360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12879360                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       137387                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        72068                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37471.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     76792.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     51946.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     45825.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        63872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      8792000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        13568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      4611776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 750.295757208795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375.147878604397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 187198.791423594288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 25767969.911639545113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 39765.675132066121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 13516390.492177136242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst       118500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        74000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     37397000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10550230500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     11012750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3302530000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       201240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  40370018.52                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     12877440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 37741752.326995402575                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 8124062527250                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        11533                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              692042                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             190771                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        11533                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       137387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        72068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              210671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       201240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             201240                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    25.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             13213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             12605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             12480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            12533                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001393237750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        11533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.263678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.730389                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.153244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11523     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  188970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   17996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    210671                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                210671                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      210671                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 15.62                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    32907                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1053250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  341198690000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             13901362750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   9951675250                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        11533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.446458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.413697                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.061424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3717     32.23%     32.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              127      1.10%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6686     57.97%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              832      7.21%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              168      1.46%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   201240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               201240                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     201240                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                35.05                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   70533                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          16103046630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1104722220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     83021996820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            501.765573                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1348407750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   10225800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  33840960250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  87580330500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   26137410250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 182065875250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            907995840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                587166195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     33630859680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               757703940                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         24173791200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      10377465000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           171201803325                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         303487024250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              522083520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          16280754390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1097396580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     81846537690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            500.777392                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1400512750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   10186800000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  34963887750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  88598817500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   26561842000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 179486924000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            925681440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                583280115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     34022016960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               746337060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         24081595200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      10737637860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           170864637165                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         303048871750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              528232680                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       627652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       627652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 627652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     26362304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26362304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26362304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          1221941000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1150123250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            210671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  210671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              210671                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       206314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        416981                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              49202                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       201240                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5070                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161469                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49202                       # Transaction distribution
system.switch_cpus.Branches                  17532708                       # Number of branches fetched
system.switch_cpus.committedInsts            73000001                       # Number of instructions committed
system.switch_cpus.committedOps             142546694                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            14601609                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 18266                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses            10072566                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 22108                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000024                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses            99729721                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   127                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999976                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                278571065                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       278564479.530427                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     92156258                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     45387952                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts     14209828                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses        1167363                       # Number of float alu accesses
system.switch_cpus.num_fp_insts               1167363                       # number of float instructions
system.switch_cpus.num_fp_register_reads      1767239                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes       989373                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             1521064                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        6585.469573                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     141173725                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            141173725                       # number of integer instructions
system.switch_cpus.num_int_register_reads    272079001                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    115065071                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            14595066                       # Number of load instructions
system.switch_cpus.num_mem_refs              24662465                       # number of memory refs
system.switch_cpus.num_store_insts           10067399                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass        450804      0.32%      0.32% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         115463184     81.00%     81.32% # Class of executed instruction
system.switch_cpus.op_class::IntMult           519788      0.36%     81.68% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            531629      0.37%     82.05% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd           70485      0.05%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt             128      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu               52      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     82.10% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt           177606      0.12%     82.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          670553      0.47%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     82.70% # Class of executed instruction
system.switch_cpus.op_class::MemRead         14417210     10.11%     92.81% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        10067143      7.06%     99.88% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead       177856      0.12%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite          256      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          142546694                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF 341198784000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     23025667                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        70571                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       503725                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     27133106                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8913144                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     23025667                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     14112523                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      27133106                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       1131872                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       240534                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       128531991                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       64665467                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       503980                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         24542624                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     11568220                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           85                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     12835980                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    195189486                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples     60395551                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     3.231852                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.886799                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     13625033     22.56%     22.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1      8654555     14.33%     36.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7362375     12.19%     49.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      8163050     13.52%     62.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      4312350      7.14%     69.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      3591776      5.95%     75.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2260353      3.74%     79.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       857839      1.42%     80.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     11568220     19.15%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total     60395551                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          1567710                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       982915                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       193384920                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            20062549                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       567113      0.29%      0.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    159010636     81.46%     81.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       640438      0.33%     82.08% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       401984      0.21%     82.29% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        89390      0.05%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.34% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       254400      0.13%     82.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       880130      0.45%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     19808149     10.15%     93.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     13282846      6.81%     99.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       254400      0.13%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    195189486                       # Class of committed instruction
system.switch_cpus_1.commit.refs             33345395                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         100000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           195189486                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.626197                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.626197                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles      6243129                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    214286212                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       21053787                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        33329681                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       504822                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      1146779                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          20873245                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               82023                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses          13609887                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               82085                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          27133106                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        16908209                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            40161067                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       111702                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            111014494                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          358                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         2934                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       1009644                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               88                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.433300                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     21608901                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     10045016                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.772838                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     62278216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.482765                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.571911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       26454189     42.48%     42.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        3094964      4.97%     47.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        3104402      4.98%     52.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        2063141      3.31%     55.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1461980      2.35%     58.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        2776381      4.46%     62.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        2023276      3.25%     65.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         861314      1.38%     67.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       20438569     32.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     62278216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         2447886                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        1362828                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                341437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       612618                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       25084809                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           3.232773                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           34450165                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         13591791                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       1875659                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     21593743                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        33453                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       278786                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     14081097                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    208025123                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     20858374                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1066257                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    202435100                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        22726                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         9687                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       504822                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        40076                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         1052                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      3110027                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         6092                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         1055                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         1956                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      1531194                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       798250                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1055                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       457451                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       155167                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       227878246                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           201972095                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.635469                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       144809554                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             3.225379                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            202186506                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      294990637                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     162699437                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.596943                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.596943                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       736307      0.36%      0.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    165747642     81.45%     81.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       671125      0.33%     82.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       402557      0.20%     82.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        89508      0.04%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       277480      0.14%     82.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       898689      0.44%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.96% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     20720524     10.18%     93.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     13652916      6.71%     99.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       299886      0.15%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4723      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    203501357                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1662068                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      3325096                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1634667                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1887380                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           4028704                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.019797                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       3788747     94.04%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     94.04% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt          691      0.02%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc           12      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     94.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       203956      5.06%     99.12% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        33610      0.83%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           10      0.00%     99.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite         1678      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    205131686                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    470111694                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    200337428                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    218974400                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        207923038                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       203501357                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       102085                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     12835632                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       127156                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       102000                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     18745334                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples     62278216                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.267617                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.424124                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     11874319     19.07%     19.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1      6323577     10.15%     29.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2      8431718     13.54%     42.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      6416730     10.30%     53.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4      8365385     13.43%     66.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      6568614     10.55%     77.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      7179986     11.53%     88.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      5263468      8.45%     97.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      1854419      2.98%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total     62278216                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.249800                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses          16908734                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 548                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads       658320                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       289075                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     21593743                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     14081097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads      84826932                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles               62619653                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF 341198784000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles       2764606                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    220870678                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       276858                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       21733849                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents            2                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        34251                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    538444739                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    211906756                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    239728067                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        33731721                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      3057051                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       504822                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles      3541926                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       18857375                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2589196                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    311329729                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         1275                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           85                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         5061511                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          256852797                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         417959070                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 69786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1611689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       939221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2550910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     68759936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     39103552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              107863488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 341198784000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3369454000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1611957987                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940544700                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  12879360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1057826                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000816                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028551                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1056963     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    863      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1057826                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       849450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          852                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1700180                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            852                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          207096                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            619543                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       498818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       537059                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           20669                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           231187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          231187                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        537315                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82228                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
