// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        data_18_val,
        data_19_val,
        data_20_val,
        data_21_val,
        data_22_val,
        data_24_val,
        data_25_val,
        data_26_val,
        data_27_val,
        data_28_val,
        data_30_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [7:0] data_0_val;
input  [7:0] data_1_val;
input  [7:0] data_2_val;
input  [7:0] data_3_val;
input  [5:0] data_6_val;
input  [6:0] data_7_val;
input  [9:0] data_8_val;
input  [9:0] data_11_val;
input  [7:0] data_12_val;
input  [7:0] data_13_val;
input  [9:0] data_14_val;
input  [7:0] data_15_val;
input  [9:0] data_18_val;
input  [7:0] data_19_val;
input  [7:0] data_20_val;
input  [6:0] data_21_val;
input  [9:0] data_22_val;
input  [8:0] data_24_val;
input  [8:0] data_25_val;
input  [7:0] data_26_val;
input  [6:0] data_27_val;
input  [9:0] data_28_val;
input  [8:0] data_30_val;
output  [11:0] ap_return_0;
output  [11:0] ap_return_1;
output  [11:0] ap_return_2;
output  [11:0] ap_return_3;
output  [11:0] ap_return_4;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [16:0] add_ln58_950_fu_4902_p2;
reg   [16:0] add_ln58_950_reg_6055;
wire    ap_block_pp0_stage0_11001;
wire   [16:0] add_ln58_953_fu_4928_p2;
reg   [16:0] add_ln58_953_reg_6060;
wire   [16:0] add_ln58_961_fu_4982_p2;
reg   [16:0] add_ln58_961_reg_6065;
wire   [16:0] add_ln58_964_fu_5142_p2;
reg   [16:0] add_ln58_964_reg_6070;
wire   [14:0] add_ln58_967_fu_5164_p2;
reg   [14:0] add_ln58_967_reg_6075;
wire   [14:0] add_ln58_969_fu_5170_p2;
reg   [14:0] add_ln58_969_reg_6080;
wire   [16:0] add_ln58_970_fu_5176_p2;
reg   [16:0] add_ln58_970_reg_6085;
wire   [16:0] add_ln58_974_fu_5202_p2;
reg   [16:0] add_ln58_974_reg_6090;
wire   [14:0] add_ln58_978_fu_5324_p2;
reg   [14:0] add_ln58_978_reg_6095;
wire   [16:0] add_ln58_981_fu_5346_p2;
reg   [16:0] add_ln58_981_reg_6100;
wire   [16:0] add_ln58_990_fu_5406_p2;
reg   [16:0] add_ln58_990_reg_6105;
wire   [16:0] add_ln58_994_fu_5598_p2;
reg   [16:0] add_ln58_994_reg_6110;
wire   [16:0] add_ln58_997_fu_5620_p2;
reg   [16:0] add_ln58_997_reg_6115;
wire   [16:0] add_ln58_1004_fu_5674_p2;
reg   [16:0] add_ln58_1004_reg_6120;
wire   [14:0] add_ln58_1008_fu_5808_p2;
reg   [14:0] add_ln58_1008_reg_6125;
wire   [16:0] add_ln58_1010_fu_5834_p2;
reg   [16:0] add_ln58_1010_reg_6130;
wire   [16:0] add_ln58_1019_fu_5898_p2;
reg   [16:0] add_ln58_1019_reg_6135;
wire   [9:0] mul_ln42_1_fu_348_p0;
wire  signed [6:0] mul_ln42_1_fu_348_p1;
wire    ap_block_pp0_stage0;
wire   [9:0] mul_ln42_4_fu_380_p0;
wire   [14:0] zext_ln42_39_fu_4597_p1;
wire   [5:0] mul_ln42_4_fu_380_p1;
wire   [9:0] mul_ln42_fu_384_p0;
wire  signed [5:0] mul_ln42_fu_384_p1;
wire   [9:0] mul_ln42_5_fu_393_p0;
wire   [5:0] mul_ln42_5_fu_393_p1;
wire   [9:0] mul_ln42_2_fu_398_p0;
wire   [4:0] mul_ln42_2_fu_398_p1;
wire   [9:0] mul_ln42_6_fu_412_p0;
wire   [5:0] mul_ln42_6_fu_412_p1;
wire   [9:0] mul_ln42_3_fu_424_p0;
wire   [5:0] mul_ln42_3_fu_424_p1;
wire   [10:0] tmp_361_fu_3793_p3;
wire   [13:0] p_shl19_fu_3785_p3;
wire   [13:0] zext_ln42_1_fu_3801_p1;
wire   [13:0] sub_ln42_fu_3805_p2;
wire   [13:0] tmp_362_fu_3819_p3;
wire   [10:0] tmp_363_fu_3831_p3;
wire   [14:0] zext_ln42_5_fu_3839_p1;
wire   [14:0] zext_ln42_3_fu_3827_p1;
wire   [9:0] tmp_364_fu_3849_p3;
wire   [10:0] zext_ln42_7_fu_3857_p1;
wire   [10:0] sub_ln42_2_fu_3861_p2;
wire   [10:0] shl_ln_fu_3871_p3;
wire   [10:0] tmp_365_fu_3895_p3;
wire   [11:0] zext_ln42_8_fu_3903_p1;
wire  signed [11:0] sub_ln42_3_fu_3907_p2;
wire   [8:0] tmp_366_fu_3921_p3;
wire   [11:0] zext_ln42_13_fu_3929_p1;
wire   [13:0] tmp_367_fu_3943_p3;
wire   [11:0] tmp_368_fu_3955_p3;
wire   [14:0] zext_ln42_17_fu_3963_p1;
wire   [14:0] zext_ln42_14_fu_3951_p1;
wire   [14:0] tmp_369_fu_3973_p3;
wire   [12:0] tmp_370_fu_3985_p3;
wire   [15:0] zext_ln42_19_fu_3993_p1;
wire   [15:0] zext_ln42_18_fu_3981_p1;
wire   [15:0] sub_ln42_6_fu_3997_p2;
wire   [13:0] mul_ln42_2_fu_398_p2;
wire   [9:0] tmp_371_fu_4042_p3;
wire   [12:0] p_shl20_fu_4034_p3;
wire   [12:0] zext_ln42_20_fu_4050_p1;
wire   [12:0] sub_ln42_7_fu_4054_p2;
wire   [10:0] tmp_372_fu_4068_p3;
wire   [13:0] zext_ln42_25_fu_4064_p1;
wire   [13:0] zext_ln42_26_fu_4076_p1;
wire   [13:0] add_ln42_fu_4080_p2;
wire   [13:0] tmp_373_fu_4098_p3;
wire   [10:0] tmp_374_fu_4110_p3;
wire   [14:0] zext_ln42_35_fu_4118_p1;
wire   [14:0] zext_ln42_27_fu_4106_p1;
wire   [14:0] tmp_375_fu_4134_p3;
wire   [12:0] tmp_376_fu_4146_p3;
wire   [15:0] zext_ln42_38_fu_4154_p1;
wire   [15:0] zext_ln42_37_fu_4142_p1;
wire   [11:0] shl_ln42_1_fu_4164_p3;
wire   [10:0] tmp_377_fu_4176_p3;
wire   [8:0] tmp_378_fu_4188_p3;
wire   [11:0] zext_ln42_44_fu_4196_p1;
wire   [11:0] zext_ln42_41_fu_4184_p1;
wire   [11:0] sub_ln42_10_fu_4200_p2;
wire   [12:0] zext_ln42_45_fu_4210_p1;
wire   [12:0] zext_ln42_46_fu_4214_p1;
wire   [12:0] add_ln42_2_fu_4218_p2;
wire   [14:0] mul_ln42_3_fu_424_p2;
wire   [15:0] tmp_379_fu_4241_p3;
wire   [11:0] tmp_380_fu_4253_p3;
wire   [16:0] zext_ln42_48_fu_4261_p1;
wire   [16:0] zext_ln42_47_fu_4249_p1;
wire   [13:0] tmp_381_fu_4271_p3;
wire   [14:0] zext_ln42_49_fu_4279_p1;
wire   [14:0] zext_ln42_50_fu_4283_p1;
wire   [12:0] tmp_382_fu_4293_p3;
wire   [14:0] zext_ln42_51_fu_4301_p1;
wire   [10:0] tmp_383_fu_4311_p3;
wire   [14:0] sub_ln42_12_fu_4305_p2;
wire   [14:0] zext_ln42_52_fu_4319_p1;
wire   [14:0] sub_ln42_13_fu_4323_p2;
wire   [13:0] tmp_384_fu_4333_p3;
wire   [11:0] tmp_385_fu_4345_p3;
wire   [14:0] zext_ln42_54_fu_4353_p1;
wire   [14:0] zext_ln42_53_fu_4341_p1;
wire   [8:0] tmp_386_fu_4367_p3;
wire   [11:0] zext_ln42_56_fu_4375_p1;
wire   [11:0] zext_ln42_55_fu_4363_p1;
wire   [9:0] tmp_387_fu_4385_p3;
wire   [13:0] zext_ln42_57_fu_4393_p1;
wire   [13:0] sub_ln42_16_fu_4397_p2;
wire   [10:0] shl_ln42_2_fu_4411_p3;
wire   [8:0] shl_ln42_4_fu_4427_p3;
wire   [8:0] shl_ln42_5_fu_4443_p3;
wire   [9:0] shl_ln42_3_fu_4455_p3;
wire   [13:0] tmp_388_fu_4487_p3;
wire   [15:0] zext_ln42_58_fu_4495_p1;
wire   [10:0] tmp_389_fu_4505_p3;
wire   [15:0] sub_ln42_17_fu_4499_p2;
wire   [15:0] zext_ln42_59_fu_4513_p1;
wire   [12:0] tmp_390_fu_4527_p3;
wire   [10:0] tmp_391_fu_4539_p3;
wire   [13:0] zext_ln42_61_fu_4547_p1;
wire   [13:0] zext_ln42_60_fu_4535_p1;
wire  signed [13:0] sub_ln42_19_fu_4551_p2;
wire   [13:0] add_ln42_4_fu_4565_p2;
wire   [11:0] tmp_392_fu_4575_p3;
wire   [12:0] zext_ln42_62_fu_4583_p1;
wire   [12:0] sub_ln42_20_fu_4587_p2;
wire   [14:0] mul_ln42_4_fu_380_p2;
wire   [14:0] mul_ln42_5_fu_393_p2;
wire   [14:0] mul_ln42_6_fu_412_p2;
wire   [13:0] tmp_393_fu_4616_p3;
wire   [14:0] zext_ln42_64_fu_4624_p1;
wire  signed [14:0] sub_ln42_21_fu_4628_p2;
wire   [13:0] tmp_394_fu_4646_p3;
wire   [11:0] tmp_395_fu_4658_p3;
wire   [14:0] zext_ln42_66_fu_4666_p1;
wire   [14:0] zext_ln42_65_fu_4654_p1;
wire   [15:0] zext_ln42_67_fu_4676_p1;
wire   [15:0] sub_ln42_23_fu_4680_p2;
wire   [15:0] zext_ln42_68_fu_4686_p1;
wire   [10:0] zext_ln42_28_fu_4407_p1;
wire   [10:0] zext_ln42_6_fu_3939_p1;
wire   [10:0] tmp_fu_4696_p2;
wire   [11:0] tmp_cast_fu_4702_p1;
wire   [11:0] zext_ln73_309_fu_4471_p1;
wire   [11:0] tmp5_fu_4706_p2;
wire   [13:0] tmp_396_fu_4720_p3;
wire   [16:0] p_shl21_fu_4712_p3;
wire  signed [16:0] p_shl106_fu_4728_p1;
wire   [8:0] zext_ln42_12_fu_4030_p1;
wire   [8:0] data_2_val_cast25_fu_4738_p1;
wire   [8:0] empty_fu_4742_p2;
wire   [9:0] p_cast_fu_4748_p1;
wire   [9:0] data_24_val_cast_fu_4752_p1;
wire   [9:0] tmp925_fu_4756_p2;
wire   [12:0] tmp_s_fu_4762_p3;
wire   [10:0] zext_ln42_16_fu_4094_p1;
wire   [10:0] zext_ln42_34_fu_4483_p1;
wire   [10:0] tmp12_fu_4774_p2;
wire   [12:0] tmp_397_fu_4788_p3;
wire   [15:0] p_shl22_fu_4780_p3;
wire  signed [15:0] p_shl104_fu_4796_p1;
wire   [8:0] zext_ln73_303_fu_4090_p1;
wire   [8:0] zext_ln42_4_fu_3891_p1;
wire   [8:0] tmp15_fu_4806_p2;
wire   [14:0] tmp_398_fu_4812_p3;
wire   [11:0] tmp_399_fu_4824_p3;
wire  signed [15:0] p_shl101_fu_4820_p1;
wire  signed [15:0] p_shl102_fu_4832_p1;
wire   [8:0] zext_ln73_296_fu_3777_p1;
wire   [8:0] data_3_val_cast31_fu_4842_p1;
wire   [8:0] tmp1823_fu_4846_p2;
wire   [12:0] tmp_115_fu_4852_p3;
wire   [8:0] zext_ln42_fu_3781_p1;
wire   [8:0] zext_ln73_300_fu_3887_p1;
wire   [8:0] add_ln58_fu_4864_p2;
wire   [12:0] tmp_400_fu_4870_p3;
wire   [13:0] zext_ln58_fu_4878_p1;
wire   [13:0] sub_ln58_fu_4882_p2;
wire  signed [15:0] sext_ln58_418_fu_4860_p1;
wire   [15:0] mul_ln42_fu_384_p2;
wire   [15:0] add_ln58_949_fu_4892_p2;
wire  signed [16:0] sext_ln58_430_fu_4898_p1;
wire  signed [16:0] sext_ln58_fu_4888_p1;
wire   [15:0] tmp16_fu_4836_p2;
wire   [15:0] zext_ln42_21_fu_4172_p1;
wire   [15:0] add_ln58_951_fu_4908_p2;
wire   [15:0] zext_ln42_24_fu_4237_p1;
wire  signed [15:0] sext_ln42_5_fu_4329_p1;
wire   [15:0] add_ln58_952_fu_4918_p2;
wire  signed [16:0] sext_ln58_412_fu_4924_p1;
wire  signed [16:0] sext_ln58_411_fu_4914_p1;
wire   [16:0] tmp6_fu_4732_p2;
wire  signed [16:0] tmp10_fu_4770_p1;
wire  signed [15:0] sext_ln42_7_fu_4561_p1;
wire   [15:0] tmp13_fu_4800_p2;
wire   [15:0] add_ln58_956_fu_4940_p2;
wire  signed [16:0] sext_ln58_413_fu_4946_p1;
wire   [16:0] add_ln58_955_fu_4934_p2;
wire  signed [15:0] sext_ln73_1_fu_4593_p1;
wire   [15:0] zext_ln42_40_fu_4604_p1;
wire   [14:0] sub_ln42_22_fu_4670_p2;
wire   [14:0] add_ln58_959_fu_4962_p2;
wire  signed [15:0] sext_ln58_414_fu_4968_p1;
wire   [15:0] add_ln58_958_fu_4956_p2;
wire   [15:0] add_ln58_960_fu_4972_p2;
wire  signed [16:0] sext_ln58_415_fu_4978_p1;
wire   [16:0] add_ln58_957_fu_4950_p2;
wire   [10:0] data_13_val_cast34_fu_4988_p1;
wire   [10:0] data_22_val_cast35_fu_4992_p1;
wire   [10:0] empty_27_fu_4996_p2;
wire  signed [11:0] p_cast36_fu_5002_p1;
wire   [11:0] data_30_val_cast37_fu_5006_p1;
wire   [11:0] tmp2321_fu_5010_p2;
wire   [14:0] tmp_116_fu_5016_p3;
wire   [8:0] zext_ln42_31_fu_4439_p1;
wire   [8:0] tmp27_fu_5028_p2;
wire  signed [10:0] tmp27_cast_fu_5034_p1;
wire   [10:0] tmp28_fu_5038_p2;
wire   [15:0] tmp_401_fu_5044_p3;
wire   [13:0] tmp_402_fu_5056_p3;
wire  signed [16:0] p_shl97_fu_5052_p1;
wire  signed [16:0] p_shl98_fu_5064_p1;
wire   [10:0] zext_ln73_310_fu_4475_p1;
wire   [10:0] zext_ln42_22_fu_4228_p1;
wire   [10:0] tmp30_fu_5074_p2;
wire   [15:0] tmp31_fu_5080_p3;
wire   [8:0] data_27_val_cast41_fu_5096_p1;
wire   [8:0] tmp3319_fu_5100_p2;
wire   [12:0] tmp_117_fu_5106_p3;
wire   [10:0] zext_ln42_2_fu_3815_p1;
wire   [10:0] tmp3517_fu_5118_p2;
wire   [12:0] tmp36_fu_5124_p3;
wire  signed [16:0] sext_ln42_fu_3913_p1;
wire   [16:0] mul_ln42_1_fu_348_p2;
wire   [16:0] add_ln58_963_fu_5136_p2;
wire   [13:0] zext_ln58_293_fu_5132_p1;
wire   [13:0] zext_ln42_15_fu_4060_p1;
wire   [13:0] add_ln58_965_fu_5148_p2;
wire   [14:0] sub_ln42_8_fu_4122_p2;
wire  signed [14:0] sext_ln42_4_fu_4206_p1;
wire   [14:0] add_ln58_966_fu_5158_p2;
wire   [14:0] zext_ln58_294_fu_5154_p1;
wire   [14:0] sub_ln42_14_fu_4357_p2;
wire   [14:0] zext_ln42_30_fu_4423_p1;
wire   [16:0] tmp31_cast_fu_5088_p1;
wire   [16:0] tmp29_fu_5068_p2;
wire   [15:0] zext_ln42_63_fu_4608_p1;
wire  signed [15:0] tmp_120_cast_fu_5114_p1;
wire   [15:0] add_ln58_972_fu_5182_p2;
wire  signed [15:0] tmp_119_cast_fu_5024_p1;
wire   [15:0] add_ln58_973_fu_5192_p2;
wire  signed [16:0] sext_ln58_432_fu_5198_p1;
wire  signed [16:0] sext_ln58_431_fu_5188_p1;
wire   [8:0] data_15_val_cast45_fu_5208_p1;
wire   [8:0] empty_28_fu_5212_p2;
wire  signed [11:0] p_cast46_fu_5218_p1;
wire   [11:0] empty_29_fu_5226_p2;
wire   [11:0] data_24_val_cast48_fu_5222_p1;
wire   [11:0] tmp4115_fu_5232_p2;
wire   [15:0] tmp_118_fu_5238_p3;
wire   [8:0] tmp44_fu_5250_p2;
wire   [13:0] tmp_403_fu_5256_p3;
wire   [11:0] tmp_404_fu_5268_p3;
wire  signed [14:0] p_shl95_fu_5264_p1;
wire  signed [14:0] p_shl96_fu_5276_p1;
wire   [14:0] tmp45_fu_5280_p2;
wire   [8:0] tmp4713_fu_5290_p2;
wire   [11:0] tmp_119_fu_5296_p3;
wire   [11:0] zext_ln73_298_fu_3879_p1;
wire   [11:0] sub_ln58_52_fu_5308_p2;
wire  signed [14:0] sext_ln58_433_fu_5304_p1;
wire   [14:0] sub_ln42_5_fu_3967_p2;
wire   [14:0] add_ln58_977_fu_5318_p2;
wire  signed [14:0] sext_ln58_434_fu_5314_p1;
wire   [14:0] zext_ln73_301_fu_4026_p1;
wire   [14:0] add_ln42_1_fu_4128_p2;
wire   [14:0] add_ln58_979_fu_5330_p2;
wire  signed [16:0] tmp45_cast_fu_5286_p1;
wire   [16:0] sub_ln42_11_fu_4265_p2;
wire   [16:0] add_ln58_980_fu_5340_p2;
wire   [16:0] zext_ln58_295_fu_5336_p1;
wire   [11:0] sub_ln42_15_fu_4379_p2;
wire   [11:0] zext_ln42_29_fu_4419_p1;
wire   [11:0] add_ln58_983_fu_5352_p2;
wire   [15:0] zext_ln42_32_fu_4451_p1;
wire   [15:0] sub_ln42_18_fu_4517_p2;
wire   [15:0] add_ln58_984_fu_5362_p2;
wire  signed [15:0] sext_ln58_419_fu_5358_p1;
wire   [15:0] add_ln58_985_fu_5368_p2;
wire  signed [16:0] tmp42_fu_5246_p1;
wire  signed [16:0] sext_ln42_6_fu_4557_p1;
wire   [15:0] sub_ln42_24_fu_4690_p2;
wire   [15:0] add_ln58_987_fu_5384_p2;
wire   [15:0] zext_ln42_42_fu_4612_p1;
wire   [15:0] add_ln58_988_fu_5390_p2;
wire  signed [16:0] sext_ln58_421_fu_5396_p1;
wire   [16:0] add_ln58_986_fu_5378_p2;
wire   [16:0] add_ln58_989_fu_5400_p2;
wire  signed [16:0] sext_ln58_420_fu_5374_p1;
wire   [10:0] data_27_val_cast52_fu_5092_p1;
wire   [10:0] tmp4911_fu_5412_p2;
wire   [14:0] tmp50_fu_5418_p3;
wire   [11:0] tmp_405_fu_5438_p3;
wire   [14:0] p_shl23_fu_5430_p3;
wire   [14:0] p_shl94_fu_5446_p1;
wire   [8:0] tmp54_fu_5456_p2;
wire   [14:0] tmp_406_fu_5462_p3;
wire   [12:0] tmp_407_fu_5474_p3;
wire  signed [15:0] p_shl91_fu_5470_p1;
wire  signed [15:0] p_shl92_fu_5482_p1;
wire   [15:0] tmp55_fu_5486_p2;
wire   [10:0] zext_ln42_9_fu_4012_p1;
wire   [10:0] tmp56_fu_5496_p2;
wire   [15:0] tmp_408_fu_5502_p3;
wire   [12:0] tmp_409_fu_5514_p3;
wire   [16:0] p_shl90_fu_5522_p1;
wire   [16:0] p_shl88_fu_5510_p1;
wire   [9:0] zext_ln42_43_fu_4642_p1;
wire   [9:0] zext_ln73_299_fu_3883_p1;
wire   [9:0] tmp58_fu_5532_p2;
wire   [14:0] tmp_410_fu_5538_p3;
wire   [9:0] zext_ln42_33_fu_4479_p1;
wire   [9:0] zext_ln73_fu_3773_p1;
wire   [9:0] tmp60_fu_5550_p2;
wire   [14:0] tmp_411_fu_5564_p3;
wire   [16:0] p_shl85_fu_5572_p1;
wire   [16:0] p_shl24_fu_5556_p3;
wire   [14:0] sub_ln42_1_fu_3843_p2;
wire  signed [14:0] sext_ln42_2_fu_3917_p1;
wire   [14:0] add_ln58_992_fu_5582_p2;
wire  signed [16:0] sext_ln42_3_fu_4003_p1;
wire  signed [16:0] tmp55_cast_fu_5492_p1;
wire   [16:0] add_ln58_993_fu_5592_p2;
wire  signed [16:0] sext_ln58_422_fu_5588_p1;
wire   [16:0] zext_ln73_304_fu_4224_p1;
wire   [16:0] tmp57_fu_5526_p2;
wire   [14:0] zext_ln73_305_fu_4403_p1;
wire   [14:0] add_ln58_996_fu_5610_p2;
wire   [16:0] zext_ln58_296_fu_5616_p1;
wire   [16:0] add_ln58_995_fu_5604_p2;
wire   [14:0] zext_ln73_308_fu_4467_p1;
wire   [14:0] tmp52_fu_5450_p2;
wire   [14:0] add_ln58_999_fu_5626_p2;
wire   [16:0] zext_ln73_311_fu_4571_p1;
wire   [16:0] tmp61_fu_5576_p2;
wire   [16:0] add_ln58_1000_fu_5636_p2;
wire   [16:0] zext_ln58_297_fu_5632_p1;
wire  signed [15:0] sext_ln73_3_fu_4638_p1;
wire   [15:0] tmp50_cast_fu_5426_p1;
wire   [15:0] add_ln58_1002_fu_5648_p2;
wire   [15:0] p_shl86_fu_5546_p1;
wire   [15:0] sub_ln58_53_fu_5658_p2;
wire  signed [16:0] sext_ln58_424_fu_5664_p1;
wire  signed [16:0] sext_ln58_423_fu_5654_p1;
wire   [16:0] add_ln58_1003_fu_5668_p2;
wire   [16:0] add_ln58_1001_fu_5642_p2;
wire   [8:0] empty_30_fu_5680_p2;
wire  signed [9:0] p_cast63_fu_5686_p1;
wire   [9:0] data_13_val_cast64_fu_5690_p1;
wire   [9:0] empty_31_fu_5694_p2;
wire  signed [10:0] p_cast79_fu_5700_p1;
wire   [10:0] tmp679_fu_5704_p2;
wire   [9:0] zext_ln42_36_fu_4523_p1;
wire   [9:0] tmp69_fu_5718_p2;
wire   [14:0] tmp_412_fu_5724_p3;
wire   [15:0] p_shl_fu_5732_p1;
wire   [11:0] tmp_413_fu_5742_p3;
wire   [15:0] p_neg_fu_5736_p2;
wire   [15:0] p_shl82_fu_5750_p1;
wire   [10:0] tmp717_fu_5760_p2;
wire   [10:0] tmp745_fu_5774_p2;
wire   [15:0] tmp_120_fu_5780_p3;
wire   [14:0] zext_ln73_297_fu_3811_p1;
wire  signed [14:0] sext_ln73_fu_3867_p1;
wire   [11:0] sub_ln42_4_fu_3933_p2;
wire   [11:0] add_ln58_1007_fu_5798_p2;
wire  signed [14:0] sext_ln58_425_fu_5804_p1;
wire   [14:0] add_ln58_1006_fu_5792_p2;
wire   [14:0] zext_ln73_302_fu_4086_p1;
wire   [14:0] sub_ln58_54_fu_5814_p2;
wire   [15:0] sub_ln42_9_fu_4158_p2;
wire   [15:0] add_ln58_1009_fu_5824_p2;
wire  signed [16:0] sext_ln58_428_fu_5830_p1;
wire  signed [16:0] sext_ln58_427_fu_5820_p1;
wire   [14:0] add_ln42_3_fu_4287_p2;
wire   [14:0] zext_ln73_306_fu_4435_p1;
wire   [14:0] add_ln58_1012_fu_5840_p2;
wire   [13:0] zext_ln73_307_fu_4463_p1;
wire   [13:0] tmp72_fu_5766_p3;
wire   [13:0] add_ln58_1013_fu_5850_p2;
wire   [15:0] zext_ln58_299_fu_5856_p1;
wire   [15:0] zext_ln58_298_fu_5846_p1;
wire   [15:0] add_ln58_1014_fu_5860_p2;
wire   [16:0] tmp68_fu_5710_p3;
wire  signed [16:0] sext_ln73_2_fu_4634_p1;
wire   [15:0] tmp70_fu_5754_p2;
wire   [15:0] add_ln58_1016_fu_5876_p2;
wire  signed [16:0] sext_ln58_429_fu_5882_p1;
wire  signed [16:0] tmp75_fu_5788_p1;
wire   [16:0] add_ln58_1017_fu_5886_p2;
wire   [16:0] add_ln58_1015_fu_5870_p2;
wire   [16:0] add_ln58_1018_fu_5892_p2;
wire   [16:0] zext_ln58_300_fu_5866_p1;
wire   [16:0] add_ln58_954_fu_5904_p2;
wire  signed [16:0] sext_ln58_416_fu_5913_p1;
wire  signed [16:0] sext_ln58_417_fu_5921_p1;
wire   [16:0] add_ln58_971_fu_5924_p2;
wire   [16:0] add_ln58_975_fu_5929_p2;
wire   [16:0] add_ln58_968_fu_5916_p2;
wire  signed [16:0] sext_ln58_435_fu_5940_p1;
wire   [16:0] add_ln58_982_fu_5943_p2;
wire   [16:0] add_ln58_998_fu_5953_p2;
wire  signed [16:0] sext_ln58_426_fu_5962_p1;
wire   [16:0] add_ln58_1011_fu_5965_p2;
wire   [16:0] add_ln58_962_fu_5908_p2;
wire   [16:0] add_ln58_976_fu_5934_p2;
wire   [16:0] add_ln58_991_fu_5948_p2;
wire   [16:0] add_ln58_1005_fu_5957_p2;
wire   [16:0] add_ln58_1020_fu_5970_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [16:0] mul_ln42_1_fu_348_p00;
wire   [13:0] mul_ln42_2_fu_398_p00;
wire   [14:0] mul_ln42_3_fu_424_p00;
wire   [15:0] mul_ln42_fu_384_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

myproject_mul_10ns_7s_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 17 ))
mul_10ns_7s_17_1_1_U232(
    .din0(mul_ln42_1_fu_348_p0),
    .din1(mul_ln42_1_fu_348_p1),
    .dout(mul_ln42_1_fu_348_p2)
);

myproject_mul_10ns_6ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 15 ))
mul_10ns_6ns_15_1_1_U233(
    .din0(mul_ln42_4_fu_380_p0),
    .din1(mul_ln42_4_fu_380_p1),
    .dout(mul_ln42_4_fu_380_p2)
);

myproject_mul_10ns_6s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
mul_10ns_6s_16_1_1_U234(
    .din0(mul_ln42_fu_384_p0),
    .din1(mul_ln42_fu_384_p1),
    .dout(mul_ln42_fu_384_p2)
);

myproject_mul_10ns_6ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 15 ))
mul_10ns_6ns_15_1_1_U235(
    .din0(mul_ln42_5_fu_393_p0),
    .din1(mul_ln42_5_fu_393_p1),
    .dout(mul_ln42_5_fu_393_p2)
);

myproject_mul_10ns_5ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 14 ))
mul_10ns_5ns_14_1_1_U236(
    .din0(mul_ln42_2_fu_398_p0),
    .din1(mul_ln42_2_fu_398_p1),
    .dout(mul_ln42_2_fu_398_p2)
);

myproject_mul_10ns_6ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 15 ))
mul_10ns_6ns_15_1_1_U237(
    .din0(mul_ln42_6_fu_412_p0),
    .din1(mul_ln42_6_fu_412_p1),
    .dout(mul_ln42_6_fu_412_p2)
);

myproject_mul_10ns_6ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 15 ))
mul_10ns_6ns_15_1_1_U238(
    .din0(mul_ln42_3_fu_424_p0),
    .din1(mul_ln42_3_fu_424_p1),
    .dout(mul_ln42_3_fu_424_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln58_1004_reg_6120[16 : 1] <= add_ln58_1004_fu_5674_p2[16 : 1];
        add_ln58_1008_reg_6125[14 : 2] <= add_ln58_1008_fu_5808_p2[14 : 2];
        add_ln58_1010_reg_6130[16 : 3] <= add_ln58_1010_fu_5834_p2[16 : 3];
        add_ln58_1019_reg_6135[16 : 1] <= add_ln58_1019_fu_5898_p2[16 : 1];
        add_ln58_950_reg_6055 <= add_ln58_950_fu_4902_p2;
        add_ln58_953_reg_6060 <= add_ln58_953_fu_4928_p2;
        add_ln58_961_reg_6065 <= add_ln58_961_fu_4982_p2;
        add_ln58_964_reg_6070 <= add_ln58_964_fu_5142_p2;
        add_ln58_967_reg_6075[14 : 1] <= add_ln58_967_fu_5164_p2[14 : 1];
        add_ln58_969_reg_6080[14 : 3] <= add_ln58_969_fu_5170_p2[14 : 3];
        add_ln58_970_reg_6085[16 : 3] <= add_ln58_970_fu_5176_p2[16 : 3];
        add_ln58_974_reg_6090 <= add_ln58_974_fu_5202_p2;
        add_ln58_978_reg_6095[14 : 2] <= add_ln58_978_fu_5324_p2[14 : 2];
        add_ln58_981_reg_6100 <= add_ln58_981_fu_5346_p2;
        add_ln58_990_reg_6105 <= add_ln58_990_fu_5406_p2;
        add_ln58_994_reg_6110[16 : 3] <= add_ln58_994_fu_5598_p2[16 : 3];
        add_ln58_997_reg_6115[16 : 1] <= add_ln58_997_fu_5620_p2[16 : 1];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln42_1_fu_4128_p2 = (zext_ln42_27_fu_4106_p1 + zext_ln42_35_fu_4118_p1);

assign add_ln42_2_fu_4218_p2 = (zext_ln42_45_fu_4210_p1 + zext_ln42_46_fu_4214_p1);

assign add_ln42_3_fu_4287_p2 = (zext_ln42_49_fu_4279_p1 + zext_ln42_50_fu_4283_p1);

assign add_ln42_4_fu_4565_p2 = (zext_ln42_60_fu_4535_p1 + zext_ln42_61_fu_4547_p1);

assign add_ln42_fu_4080_p2 = (zext_ln42_25_fu_4064_p1 + zext_ln42_26_fu_4076_p1);

assign add_ln58_1000_fu_5636_p2 = (zext_ln73_311_fu_4571_p1 + tmp61_fu_5576_p2);

assign add_ln58_1001_fu_5642_p2 = (add_ln58_1000_fu_5636_p2 + zext_ln58_297_fu_5632_p1);

assign add_ln58_1002_fu_5648_p2 = ($signed(sext_ln73_3_fu_4638_p1) + $signed(tmp50_cast_fu_5426_p1));

assign add_ln58_1003_fu_5668_p2 = ($signed(sext_ln58_424_fu_5664_p1) + $signed(sext_ln58_423_fu_5654_p1));

assign add_ln58_1004_fu_5674_p2 = (add_ln58_1003_fu_5668_p2 + add_ln58_1001_fu_5642_p2);

assign add_ln58_1005_fu_5957_p2 = (add_ln58_1004_reg_6120 + add_ln58_998_fu_5953_p2);

assign add_ln58_1006_fu_5792_p2 = ($signed(zext_ln73_297_fu_3811_p1) + $signed(sext_ln73_fu_3867_p1));

assign add_ln58_1007_fu_5798_p2 = (zext_ln73_298_fu_3879_p1 + sub_ln42_4_fu_3933_p2);

assign add_ln58_1008_fu_5808_p2 = ($signed(sext_ln58_425_fu_5804_p1) + $signed(add_ln58_1006_fu_5792_p2));

assign add_ln58_1009_fu_5824_p2 = (sub_ln42_9_fu_4158_p2 + zext_ln42_21_fu_4172_p1);

assign add_ln58_1010_fu_5834_p2 = ($signed(sext_ln58_428_fu_5830_p1) + $signed(sext_ln58_427_fu_5820_p1));

assign add_ln58_1011_fu_5965_p2 = ($signed(add_ln58_1010_reg_6130) + $signed(sext_ln58_426_fu_5962_p1));

assign add_ln58_1012_fu_5840_p2 = (add_ln42_3_fu_4287_p2 + zext_ln73_306_fu_4435_p1);

assign add_ln58_1013_fu_5850_p2 = (zext_ln73_307_fu_4463_p1 + tmp72_fu_5766_p3);

assign add_ln58_1014_fu_5860_p2 = (zext_ln58_299_fu_5856_p1 + zext_ln58_298_fu_5846_p1);

assign add_ln58_1015_fu_5870_p2 = ($signed(tmp68_fu_5710_p3) + $signed(sext_ln73_2_fu_4634_p1));

assign add_ln58_1016_fu_5876_p2 = ($signed(tmp70_fu_5754_p2) + $signed(16'd65312));

assign add_ln58_1017_fu_5886_p2 = ($signed(sext_ln58_429_fu_5882_p1) + $signed(tmp75_fu_5788_p1));

assign add_ln58_1018_fu_5892_p2 = (add_ln58_1017_fu_5886_p2 + add_ln58_1015_fu_5870_p2);

assign add_ln58_1019_fu_5898_p2 = (add_ln58_1018_fu_5892_p2 + zext_ln58_300_fu_5866_p1);

assign add_ln58_1020_fu_5970_p2 = (add_ln58_1019_reg_6135 + add_ln58_1011_fu_5965_p2);

assign add_ln58_949_fu_4892_p2 = ($signed(sext_ln58_418_fu_4860_p1) + $signed(mul_ln42_fu_384_p2));

assign add_ln58_950_fu_4902_p2 = ($signed(sext_ln58_430_fu_4898_p1) + $signed(sext_ln58_fu_4888_p1));

assign add_ln58_951_fu_4908_p2 = (tmp16_fu_4836_p2 + zext_ln42_21_fu_4172_p1);

assign add_ln58_952_fu_4918_p2 = ($signed(zext_ln42_24_fu_4237_p1) + $signed(sext_ln42_5_fu_4329_p1));

assign add_ln58_953_fu_4928_p2 = ($signed(sext_ln58_412_fu_4924_p1) + $signed(sext_ln58_411_fu_4914_p1));

assign add_ln58_954_fu_5904_p2 = (add_ln58_953_reg_6060 + add_ln58_950_reg_6055);

assign add_ln58_955_fu_4934_p2 = ($signed(tmp6_fu_4732_p2) + $signed(tmp10_fu_4770_p1));

assign add_ln58_956_fu_4940_p2 = ($signed(sext_ln42_7_fu_4561_p1) + $signed(tmp13_fu_4800_p2));

assign add_ln58_957_fu_4950_p2 = ($signed(sext_ln58_413_fu_4946_p1) + $signed(add_ln58_955_fu_4934_p2));

assign add_ln58_958_fu_4956_p2 = ($signed(sext_ln73_1_fu_4593_p1) + $signed(zext_ln42_40_fu_4604_p1));

assign add_ln58_959_fu_4962_p2 = ($signed(sub_ln42_22_fu_4670_p2) + $signed(15'd31792));

assign add_ln58_960_fu_4972_p2 = ($signed(sext_ln58_414_fu_4968_p1) + $signed(add_ln58_958_fu_4956_p2));

assign add_ln58_961_fu_4982_p2 = ($signed(sext_ln58_415_fu_4978_p1) + $signed(add_ln58_957_fu_4950_p2));

assign add_ln58_962_fu_5908_p2 = (add_ln58_961_reg_6065 + add_ln58_954_fu_5904_p2);

assign add_ln58_963_fu_5136_p2 = ($signed(sext_ln42_fu_3913_p1) + $signed(mul_ln42_1_fu_348_p2));

assign add_ln58_964_fu_5142_p2 = ($signed(add_ln58_963_fu_5136_p2) + $signed(sext_ln58_fu_4888_p1));

assign add_ln58_965_fu_5148_p2 = (zext_ln58_293_fu_5132_p1 + zext_ln42_15_fu_4060_p1);

assign add_ln58_966_fu_5158_p2 = ($signed(sub_ln42_8_fu_4122_p2) + $signed(sext_ln42_4_fu_4206_p1));

assign add_ln58_967_fu_5164_p2 = (add_ln58_966_fu_5158_p2 + zext_ln58_294_fu_5154_p1);

assign add_ln58_968_fu_5916_p2 = ($signed(sext_ln58_416_fu_5913_p1) + $signed(add_ln58_964_reg_6070));

assign add_ln58_969_fu_5170_p2 = (sub_ln42_14_fu_4357_p2 + zext_ln42_30_fu_4423_p1);

assign add_ln58_970_fu_5176_p2 = (tmp31_cast_fu_5088_p1 + tmp29_fu_5068_p2);

assign add_ln58_971_fu_5924_p2 = ($signed(add_ln58_970_reg_6085) + $signed(sext_ln58_417_fu_5921_p1));

assign add_ln58_972_fu_5182_p2 = ($signed(zext_ln42_63_fu_4608_p1) + $signed(tmp_120_cast_fu_5114_p1));

assign add_ln58_973_fu_5192_p2 = ($signed(tmp_119_cast_fu_5024_p1) + $signed(16'd848));

assign add_ln58_974_fu_5202_p2 = ($signed(sext_ln58_432_fu_5198_p1) + $signed(sext_ln58_431_fu_5188_p1));

assign add_ln58_975_fu_5929_p2 = (add_ln58_974_reg_6090 + add_ln58_971_fu_5924_p2);

assign add_ln58_976_fu_5934_p2 = (add_ln58_975_fu_5929_p2 + add_ln58_968_fu_5916_p2);

assign add_ln58_977_fu_5318_p2 = ($signed(sext_ln58_433_fu_5304_p1) + $signed(sub_ln42_5_fu_3967_p2));

assign add_ln58_978_fu_5324_p2 = ($signed(add_ln58_977_fu_5318_p2) + $signed(sext_ln58_434_fu_5314_p1));

assign add_ln58_979_fu_5330_p2 = (zext_ln73_301_fu_4026_p1 + add_ln42_1_fu_4128_p2);

assign add_ln58_980_fu_5340_p2 = ($signed(tmp45_cast_fu_5286_p1) + $signed(sub_ln42_11_fu_4265_p2));

assign add_ln58_981_fu_5346_p2 = (add_ln58_980_fu_5340_p2 + zext_ln58_295_fu_5336_p1);

assign add_ln58_982_fu_5943_p2 = ($signed(add_ln58_981_reg_6100) + $signed(sext_ln58_435_fu_5940_p1));

assign add_ln58_983_fu_5352_p2 = (sub_ln42_15_fu_4379_p2 + zext_ln42_29_fu_4419_p1);

assign add_ln58_984_fu_5362_p2 = (zext_ln42_32_fu_4451_p1 + sub_ln42_18_fu_4517_p2);

assign add_ln58_985_fu_5368_p2 = ($signed(add_ln58_984_fu_5362_p2) + $signed(sext_ln58_419_fu_5358_p1));

assign add_ln58_986_fu_5378_p2 = ($signed(tmp42_fu_5246_p1) + $signed(sext_ln42_6_fu_4557_p1));

assign add_ln58_987_fu_5384_p2 = (sub_ln42_24_fu_4690_p2 + 16'd288);

assign add_ln58_988_fu_5390_p2 = (add_ln58_987_fu_5384_p2 + zext_ln42_42_fu_4612_p1);

assign add_ln58_989_fu_5400_p2 = ($signed(sext_ln58_421_fu_5396_p1) + $signed(add_ln58_986_fu_5378_p2));

assign add_ln58_990_fu_5406_p2 = ($signed(add_ln58_989_fu_5400_p2) + $signed(sext_ln58_420_fu_5374_p1));

assign add_ln58_991_fu_5948_p2 = (add_ln58_990_reg_6105 + add_ln58_982_fu_5943_p2);

assign add_ln58_992_fu_5582_p2 = ($signed(sub_ln42_1_fu_3843_p2) + $signed(sext_ln42_2_fu_3917_p1));

assign add_ln58_993_fu_5592_p2 = ($signed(sext_ln42_3_fu_4003_p1) + $signed(tmp55_cast_fu_5492_p1));

assign add_ln58_994_fu_5598_p2 = ($signed(add_ln58_993_fu_5592_p2) + $signed(sext_ln58_422_fu_5588_p1));

assign add_ln58_995_fu_5604_p2 = (zext_ln73_304_fu_4224_p1 + tmp57_fu_5526_p2);

assign add_ln58_996_fu_5610_p2 = (zext_ln73_305_fu_4403_p1 + zext_ln42_30_fu_4423_p1);

assign add_ln58_997_fu_5620_p2 = (zext_ln58_296_fu_5616_p1 + add_ln58_995_fu_5604_p2);

assign add_ln58_998_fu_5953_p2 = (add_ln58_997_reg_6115 + add_ln58_994_reg_6110);

assign add_ln58_999_fu_5626_p2 = (zext_ln73_308_fu_4467_p1 + tmp52_fu_5450_p2);

assign add_ln58_fu_4864_p2 = (zext_ln42_fu_3781_p1 + zext_ln73_300_fu_3887_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = {{add_ln58_962_fu_5908_p2[16:5]}};

assign ap_return_1 = {{add_ln58_976_fu_5934_p2[16:5]}};

assign ap_return_2 = {{add_ln58_991_fu_5948_p2[16:5]}};

assign ap_return_3 = {{add_ln58_1005_fu_5957_p2[16:5]}};

assign ap_return_4 = {{add_ln58_1020_fu_5970_p2[16:5]}};

assign data_13_val_cast34_fu_4988_p1 = data_13_val;

assign data_13_val_cast64_fu_5690_p1 = data_13_val;

assign data_15_val_cast45_fu_5208_p1 = data_15_val;

assign data_22_val_cast35_fu_4992_p1 = data_22_val;

assign data_24_val_cast48_fu_5222_p1 = data_24_val;

assign data_24_val_cast_fu_4752_p1 = data_24_val;

assign data_27_val_cast41_fu_5096_p1 = data_27_val;

assign data_27_val_cast52_fu_5092_p1 = data_27_val;

assign data_2_val_cast25_fu_4738_p1 = data_2_val;

assign data_30_val_cast37_fu_5006_p1 = data_30_val;

assign data_3_val_cast31_fu_4842_p1 = data_3_val;

assign empty_27_fu_4996_p2 = (data_13_val_cast34_fu_4988_p1 - data_22_val_cast35_fu_4992_p1);

assign empty_28_fu_5212_p2 = (data_2_val_cast25_fu_4738_p1 - data_15_val_cast45_fu_5208_p1);

assign empty_29_fu_5226_p2 = ($signed(p_cast46_fu_5218_p1) - $signed(zext_ln73_309_fu_4471_p1));

assign empty_30_fu_5680_p2 = (zext_ln73_296_fu_3777_p1 - zext_ln73_300_fu_3887_p1);

assign empty_31_fu_5694_p2 = ($signed(p_cast63_fu_5686_p1) - $signed(data_13_val_cast64_fu_5690_p1));

assign empty_fu_4742_p2 = (zext_ln42_12_fu_4030_p1 + data_2_val_cast25_fu_4738_p1);

assign mul_ln42_1_fu_348_p0 = mul_ln42_1_fu_348_p00;

assign mul_ln42_1_fu_348_p00 = data_11_val;

assign mul_ln42_1_fu_348_p1 = 17'd131028;

assign mul_ln42_2_fu_398_p0 = mul_ln42_2_fu_398_p00;

assign mul_ln42_2_fu_398_p00 = data_11_val;

assign mul_ln42_2_fu_398_p1 = 14'd13;

assign mul_ln42_3_fu_424_p0 = mul_ln42_3_fu_424_p00;

assign mul_ln42_3_fu_424_p00 = data_18_val;

assign mul_ln42_3_fu_424_p1 = 15'd22;

assign mul_ln42_4_fu_380_p0 = zext_ln42_39_fu_4597_p1;

assign mul_ln42_4_fu_380_p1 = 15'd19;

assign mul_ln42_5_fu_393_p0 = zext_ln42_39_fu_4597_p1;

assign mul_ln42_5_fu_393_p1 = 15'd23;

assign mul_ln42_6_fu_412_p0 = zext_ln42_39_fu_4597_p1;

assign mul_ln42_6_fu_412_p1 = 15'd21;

assign mul_ln42_fu_384_p0 = mul_ln42_fu_384_p00;

assign mul_ln42_fu_384_p00 = data_11_val;

assign mul_ln42_fu_384_p1 = 16'd65509;

assign p_cast36_fu_5002_p1 = $signed(empty_27_fu_4996_p2);

assign p_cast46_fu_5218_p1 = $signed(empty_28_fu_5212_p2);

assign p_cast63_fu_5686_p1 = $signed(empty_30_fu_5680_p2);

assign p_cast79_fu_5700_p1 = $signed(empty_31_fu_5694_p2);

assign p_cast_fu_4748_p1 = empty_fu_4742_p2;

assign p_neg_fu_5736_p2 = (16'd0 - p_shl_fu_5732_p1);

assign p_shl101_fu_4820_p1 = $signed(tmp_398_fu_4812_p3);

assign p_shl102_fu_4832_p1 = $signed(tmp_399_fu_4824_p3);

assign p_shl104_fu_4796_p1 = $signed(tmp_397_fu_4788_p3);

assign p_shl106_fu_4728_p1 = $signed(tmp_396_fu_4720_p3);

assign p_shl19_fu_3785_p3 = {{data_1_val}, {6'd0}};

assign p_shl20_fu_4034_p3 = {{data_12_val}, {5'd0}};

assign p_shl21_fu_4712_p3 = {{tmp5_fu_4706_p2}, {5'd0}};

assign p_shl22_fu_4780_p3 = {{tmp12_fu_4774_p2}, {5'd0}};

assign p_shl23_fu_5430_p3 = {{tmp30_fu_5074_p2}, {4'd0}};

assign p_shl24_fu_5556_p3 = {{tmp60_fu_5550_p2}, {7'd0}};

assign p_shl82_fu_5750_p1 = tmp_413_fu_5742_p3;

assign p_shl85_fu_5572_p1 = tmp_411_fu_5564_p3;

assign p_shl86_fu_5546_p1 = tmp_410_fu_5538_p3;

assign p_shl88_fu_5510_p1 = tmp_408_fu_5502_p3;

assign p_shl90_fu_5522_p1 = tmp_409_fu_5514_p3;

assign p_shl91_fu_5470_p1 = $signed(tmp_406_fu_5462_p3);

assign p_shl92_fu_5482_p1 = $signed(tmp_407_fu_5474_p3);

assign p_shl94_fu_5446_p1 = tmp_405_fu_5438_p3;

assign p_shl95_fu_5264_p1 = $signed(tmp_403_fu_5256_p3);

assign p_shl96_fu_5276_p1 = $signed(tmp_404_fu_5268_p3);

assign p_shl97_fu_5052_p1 = $signed(tmp_401_fu_5044_p3);

assign p_shl98_fu_5064_p1 = $signed(tmp_402_fu_5056_p3);

assign p_shl_fu_5732_p1 = tmp_412_fu_5724_p3;

assign sext_ln42_2_fu_3917_p1 = sub_ln42_3_fu_3907_p2;

assign sext_ln42_3_fu_4003_p1 = $signed(sub_ln42_6_fu_3997_p2);

assign sext_ln42_4_fu_4206_p1 = $signed(sub_ln42_10_fu_4200_p2);

assign sext_ln42_5_fu_4329_p1 = $signed(sub_ln42_13_fu_4323_p2);

assign sext_ln42_6_fu_4557_p1 = sub_ln42_19_fu_4551_p2;

assign sext_ln42_7_fu_4561_p1 = sub_ln42_19_fu_4551_p2;

assign sext_ln42_fu_3913_p1 = sub_ln42_3_fu_3907_p2;

assign sext_ln58_411_fu_4914_p1 = $signed(add_ln58_951_fu_4908_p2);

assign sext_ln58_412_fu_4924_p1 = $signed(add_ln58_952_fu_4918_p2);

assign sext_ln58_413_fu_4946_p1 = $signed(add_ln58_956_fu_4940_p2);

assign sext_ln58_414_fu_4968_p1 = $signed(add_ln58_959_fu_4962_p2);

assign sext_ln58_415_fu_4978_p1 = $signed(add_ln58_960_fu_4972_p2);

assign sext_ln58_416_fu_5913_p1 = $signed(add_ln58_967_reg_6075);

assign sext_ln58_417_fu_5921_p1 = $signed(add_ln58_969_reg_6080);

assign sext_ln58_418_fu_4860_p1 = $signed(tmp_115_fu_4852_p3);

assign sext_ln58_419_fu_5358_p1 = $signed(add_ln58_983_fu_5352_p2);

assign sext_ln58_420_fu_5374_p1 = $signed(add_ln58_985_fu_5368_p2);

assign sext_ln58_421_fu_5396_p1 = $signed(add_ln58_988_fu_5390_p2);

assign sext_ln58_422_fu_5588_p1 = $signed(add_ln58_992_fu_5582_p2);

assign sext_ln58_423_fu_5654_p1 = $signed(add_ln58_1002_fu_5648_p2);

assign sext_ln58_424_fu_5664_p1 = $signed(sub_ln58_53_fu_5658_p2);

assign sext_ln58_425_fu_5804_p1 = $signed(add_ln58_1007_fu_5798_p2);

assign sext_ln58_426_fu_5962_p1 = $signed(add_ln58_1008_reg_6125);

assign sext_ln58_427_fu_5820_p1 = $signed(sub_ln58_54_fu_5814_p2);

assign sext_ln58_428_fu_5830_p1 = $signed(add_ln58_1009_fu_5824_p2);

assign sext_ln58_429_fu_5882_p1 = $signed(add_ln58_1016_fu_5876_p2);

assign sext_ln58_430_fu_4898_p1 = $signed(add_ln58_949_fu_4892_p2);

assign sext_ln58_431_fu_5188_p1 = $signed(add_ln58_972_fu_5182_p2);

assign sext_ln58_432_fu_5198_p1 = $signed(add_ln58_973_fu_5192_p2);

assign sext_ln58_433_fu_5304_p1 = $signed(tmp_119_fu_5296_p3);

assign sext_ln58_434_fu_5314_p1 = $signed(sub_ln58_52_fu_5308_p2);

assign sext_ln58_435_fu_5940_p1 = $signed(add_ln58_978_reg_6095);

assign sext_ln58_fu_4888_p1 = $signed(sub_ln58_fu_4882_p2);

assign sext_ln73_1_fu_4593_p1 = $signed(sub_ln42_20_fu_4587_p2);

assign sext_ln73_2_fu_4634_p1 = sub_ln42_21_fu_4628_p2;

assign sext_ln73_3_fu_4638_p1 = sub_ln42_21_fu_4628_p2;

assign sext_ln73_fu_3867_p1 = $signed(sub_ln42_2_fu_3861_p2);

assign shl_ln42_1_fu_4164_p3 = {{data_15_val}, {4'd0}};

assign shl_ln42_2_fu_4411_p3 = {{data_20_val}, {3'd0}};

assign shl_ln42_3_fu_4455_p3 = {{data_21_val}, {3'd0}};

assign shl_ln42_4_fu_4427_p3 = {{data_20_val}, {1'd0}};

assign shl_ln42_5_fu_4443_p3 = {{data_21_val}, {2'd0}};

assign shl_ln_fu_3871_p3 = {{data_3_val}, {3'd0}};

assign sub_ln42_10_fu_4200_p2 = (zext_ln42_44_fu_4196_p1 - zext_ln42_41_fu_4184_p1);

assign sub_ln42_11_fu_4265_p2 = (zext_ln42_48_fu_4261_p1 - zext_ln42_47_fu_4249_p1);

assign sub_ln42_12_fu_4305_p2 = (15'd0 - zext_ln42_51_fu_4301_p1);

assign sub_ln42_13_fu_4323_p2 = (sub_ln42_12_fu_4305_p2 - zext_ln42_52_fu_4319_p1);

assign sub_ln42_14_fu_4357_p2 = (zext_ln42_54_fu_4353_p1 - zext_ln42_53_fu_4341_p1);

assign sub_ln42_15_fu_4379_p2 = (zext_ln42_56_fu_4375_p1 - zext_ln42_55_fu_4363_p1);

assign sub_ln42_16_fu_4397_p2 = (tmp_384_fu_4333_p3 - zext_ln42_57_fu_4393_p1);

assign sub_ln42_17_fu_4499_p2 = (16'd0 - zext_ln42_58_fu_4495_p1);

assign sub_ln42_18_fu_4517_p2 = (sub_ln42_17_fu_4499_p2 - zext_ln42_59_fu_4513_p1);

assign sub_ln42_19_fu_4551_p2 = (zext_ln42_61_fu_4547_p1 - zext_ln42_60_fu_4535_p1);

assign sub_ln42_1_fu_3843_p2 = (zext_ln42_5_fu_3839_p1 - zext_ln42_3_fu_3827_p1);

assign sub_ln42_20_fu_4587_p2 = (13'd0 - zext_ln42_62_fu_4583_p1);

assign sub_ln42_21_fu_4628_p2 = (15'd0 - zext_ln42_64_fu_4624_p1);

assign sub_ln42_22_fu_4670_p2 = (zext_ln42_66_fu_4666_p1 - zext_ln42_65_fu_4654_p1);

assign sub_ln42_23_fu_4680_p2 = (16'd0 - zext_ln42_67_fu_4676_p1);

assign sub_ln42_24_fu_4690_p2 = (sub_ln42_23_fu_4680_p2 - zext_ln42_68_fu_4686_p1);

assign sub_ln42_2_fu_3861_p2 = (11'd0 - zext_ln42_7_fu_3857_p1);

assign sub_ln42_3_fu_3907_p2 = (12'd0 - zext_ln42_8_fu_3903_p1);

assign sub_ln42_4_fu_3933_p2 = (zext_ln42_13_fu_3929_p1 - zext_ln42_8_fu_3903_p1);

assign sub_ln42_5_fu_3967_p2 = (zext_ln42_17_fu_3963_p1 - zext_ln42_14_fu_3951_p1);

assign sub_ln42_6_fu_3997_p2 = (zext_ln42_19_fu_3993_p1 - zext_ln42_18_fu_3981_p1);

assign sub_ln42_7_fu_4054_p2 = (p_shl20_fu_4034_p3 - zext_ln42_20_fu_4050_p1);

assign sub_ln42_8_fu_4122_p2 = (zext_ln42_35_fu_4118_p1 - zext_ln42_27_fu_4106_p1);

assign sub_ln42_9_fu_4158_p2 = (zext_ln42_38_fu_4154_p1 - zext_ln42_37_fu_4142_p1);

assign sub_ln42_fu_3805_p2 = (p_shl19_fu_3785_p3 - zext_ln42_1_fu_3801_p1);

assign sub_ln58_52_fu_5308_p2 = (zext_ln73_298_fu_3879_p1 - zext_ln42_8_fu_3903_p1);

assign sub_ln58_53_fu_5658_p2 = ($signed(16'd65504) - $signed(p_shl86_fu_5546_p1));

assign sub_ln58_54_fu_5814_p2 = (zext_ln73_302_fu_4086_p1 - zext_ln42_14_fu_3951_p1);

assign sub_ln58_fu_4882_p2 = (14'd0 - zext_ln58_fu_4878_p1);

assign tmp10_fu_4770_p1 = $signed(tmp_s_fu_4762_p3);

assign tmp12_fu_4774_p2 = (zext_ln42_16_fu_4094_p1 - zext_ln42_34_fu_4483_p1);

assign tmp13_fu_4800_p2 = ($signed(p_shl22_fu_4780_p3) - $signed(p_shl104_fu_4796_p1));

assign tmp15_fu_4806_p2 = (zext_ln73_303_fu_4090_p1 - zext_ln42_4_fu_3891_p1);

assign tmp16_fu_4836_p2 = ($signed(p_shl101_fu_4820_p1) - $signed(p_shl102_fu_4832_p1));

assign tmp1823_fu_4846_p2 = (zext_ln73_296_fu_3777_p1 - data_3_val_cast31_fu_4842_p1);

assign tmp2321_fu_5010_p2 = ($signed(p_cast36_fu_5002_p1) - $signed(data_30_val_cast37_fu_5006_p1));

assign tmp27_cast_fu_5034_p1 = $signed(tmp27_fu_5028_p2);

assign tmp27_fu_5028_p2 = (zext_ln73_296_fu_3777_p1 - zext_ln42_31_fu_4439_p1);

assign tmp28_fu_5038_p2 = ($signed(tmp27_cast_fu_5034_p1) - $signed(zext_ln42_34_fu_4483_p1));

assign tmp29_fu_5068_p2 = ($signed(p_shl97_fu_5052_p1) - $signed(p_shl98_fu_5064_p1));

assign tmp30_fu_5074_p2 = (zext_ln73_310_fu_4475_p1 + zext_ln42_22_fu_4228_p1);

assign tmp31_cast_fu_5088_p1 = tmp31_fu_5080_p3;

assign tmp31_fu_5080_p3 = {{tmp30_fu_5074_p2}, {5'd0}};

assign tmp3319_fu_5100_p2 = (data_3_val_cast31_fu_4842_p1 - data_27_val_cast41_fu_5096_p1);

assign tmp3517_fu_5118_p2 = (zext_ln42_6_fu_3939_p1 + zext_ln42_2_fu_3815_p1);

assign tmp36_fu_5124_p3 = {{tmp3517_fu_5118_p2}, {2'd0}};

assign tmp4115_fu_5232_p2 = (empty_29_fu_5226_p2 + data_24_val_cast48_fu_5222_p1);

assign tmp42_fu_5246_p1 = $signed(tmp_118_fu_5238_p3);

assign tmp44_fu_5250_p2 = (zext_ln73_303_fu_4090_p1 - zext_ln42_fu_3781_p1);

assign tmp45_cast_fu_5286_p1 = $signed(tmp45_fu_5280_p2);

assign tmp45_fu_5280_p2 = ($signed(p_shl95_fu_5264_p1) - $signed(p_shl96_fu_5276_p1));

assign tmp4713_fu_5290_p2 = (zext_ln73_300_fu_3887_p1 - zext_ln73_296_fu_3777_p1);

assign tmp4911_fu_5412_p2 = (data_27_val_cast52_fu_5092_p1 + data_22_val_cast35_fu_4992_p1);

assign tmp50_cast_fu_5426_p1 = tmp50_fu_5418_p3;

assign tmp50_fu_5418_p3 = {{tmp4911_fu_5412_p2}, {4'd0}};

assign tmp52_fu_5450_p2 = (p_shl23_fu_5430_p3 - p_shl94_fu_5446_p1);

assign tmp54_fu_5456_p2 = (zext_ln42_12_fu_4030_p1 - zext_ln73_303_fu_4090_p1);

assign tmp55_cast_fu_5492_p1 = $signed(tmp55_fu_5486_p2);

assign tmp55_fu_5486_p2 = ($signed(p_shl91_fu_5470_p1) - $signed(p_shl92_fu_5482_p1));

assign tmp56_fu_5496_p2 = (zext_ln42_16_fu_4094_p1 + zext_ln42_9_fu_4012_p1);

assign tmp57_fu_5526_p2 = (p_shl90_fu_5522_p1 - p_shl88_fu_5510_p1);

assign tmp58_fu_5532_p2 = (zext_ln42_43_fu_4642_p1 + zext_ln73_299_fu_3883_p1);

assign tmp5_fu_4706_p2 = (tmp_cast_fu_4702_p1 - zext_ln73_309_fu_4471_p1);

assign tmp60_fu_5550_p2 = (zext_ln42_33_fu_4479_p1 + zext_ln73_fu_3773_p1);

assign tmp61_fu_5576_p2 = (p_shl85_fu_5572_p1 - p_shl24_fu_5556_p3);

assign tmp679_fu_5704_p2 = ($signed(p_cast79_fu_5700_p1) - $signed(zext_ln42_34_fu_4483_p1));

assign tmp68_fu_5710_p3 = {{tmp679_fu_5704_p2}, {6'd0}};

assign tmp69_fu_5718_p2 = (zext_ln42_43_fu_4642_p1 + zext_ln42_36_fu_4523_p1);

assign tmp6_fu_4732_p2 = ($signed(p_shl21_fu_4712_p3) + $signed(p_shl106_fu_4728_p1));

assign tmp70_fu_5754_p2 = (p_neg_fu_5736_p2 - p_shl82_fu_5750_p1);

assign tmp717_fu_5760_p2 = (zext_ln73_310_fu_4475_p1 + data_22_val_cast35_fu_4992_p1);

assign tmp72_fu_5766_p3 = {{tmp717_fu_5760_p2}, {3'd0}};

assign tmp745_fu_5774_p2 = (data_27_val_cast52_fu_5092_p1 - zext_ln42_9_fu_4012_p1);

assign tmp75_fu_5788_p1 = $signed(tmp_120_fu_5780_p3);

assign tmp925_fu_4756_p2 = (p_cast_fu_4748_p1 - data_24_val_cast_fu_4752_p1);

assign tmp_115_fu_4852_p3 = {{tmp1823_fu_4846_p2}, {4'd0}};

assign tmp_116_fu_5016_p3 = {{tmp2321_fu_5010_p2}, {3'd0}};

assign tmp_117_fu_5106_p3 = {{tmp3319_fu_5100_p2}, {4'd0}};

assign tmp_118_fu_5238_p3 = {{tmp4115_fu_5232_p2}, {4'd0}};

assign tmp_119_cast_fu_5024_p1 = $signed(tmp_116_fu_5016_p3);

assign tmp_119_fu_5296_p3 = {{tmp4713_fu_5290_p2}, {3'd0}};

assign tmp_120_cast_fu_5114_p1 = $signed(tmp_117_fu_5106_p3);

assign tmp_120_fu_5780_p3 = {{tmp745_fu_5774_p2}, {5'd0}};

assign tmp_361_fu_3793_p3 = {{data_1_val}, {3'd0}};

assign tmp_362_fu_3819_p3 = {{data_2_val}, {6'd0}};

assign tmp_363_fu_3831_p3 = {{data_2_val}, {3'd0}};

assign tmp_364_fu_3849_p3 = {{data_2_val}, {2'd0}};

assign tmp_365_fu_3895_p3 = {{data_7_val}, {4'd0}};

assign tmp_366_fu_3921_p3 = {{data_7_val}, {2'd0}};

assign tmp_367_fu_3943_p3 = {{data_8_val}, {4'd0}};

assign tmp_368_fu_3955_p3 = {{data_8_val}, {2'd0}};

assign tmp_369_fu_3973_p3 = {{data_8_val}, {5'd0}};

assign tmp_370_fu_3985_p3 = {{data_8_val}, {3'd0}};

assign tmp_371_fu_4042_p3 = {{data_12_val}, {2'd0}};

assign tmp_372_fu_4068_p3 = {{data_12_val}, {3'd0}};

assign tmp_373_fu_4098_p3 = {{data_14_val}, {4'd0}};

assign tmp_374_fu_4110_p3 = {{data_14_val}, {1'd0}};

assign tmp_375_fu_4134_p3 = {{data_14_val}, {5'd0}};

assign tmp_376_fu_4146_p3 = {{data_14_val}, {3'd0}};

assign tmp_377_fu_4176_p3 = {{data_15_val}, {3'd0}};

assign tmp_378_fu_4188_p3 = {{data_15_val}, {1'd0}};

assign tmp_379_fu_4241_p3 = {{data_18_val}, {6'd0}};

assign tmp_380_fu_4253_p3 = {{data_18_val}, {2'd0}};

assign tmp_381_fu_4271_p3 = {{data_18_val}, {4'd0}};

assign tmp_382_fu_4293_p3 = {{data_19_val}, {5'd0}};

assign tmp_383_fu_4311_p3 = {{data_19_val}, {3'd0}};

assign tmp_384_fu_4333_p3 = {{data_19_val}, {6'd0}};

assign tmp_385_fu_4345_p3 = {{data_19_val}, {4'd0}};

assign tmp_386_fu_4367_p3 = {{data_19_val}, {1'd0}};

assign tmp_387_fu_4385_p3 = {{data_19_val}, {2'd0}};

assign tmp_388_fu_4487_p3 = {{data_25_val}, {5'd0}};

assign tmp_389_fu_4505_p3 = {{data_25_val}, {2'd0}};

assign tmp_390_fu_4527_p3 = {{data_26_val}, {5'd0}};

assign tmp_391_fu_4539_p3 = {{data_26_val}, {3'd0}};

assign tmp_392_fu_4575_p3 = {{data_27_val}, {5'd0}};

assign tmp_393_fu_4616_p3 = {{data_28_val}, {4'd0}};

assign tmp_394_fu_4646_p3 = {{data_30_val}, {5'd0}};

assign tmp_395_fu_4658_p3 = {{data_30_val}, {3'd0}};

assign tmp_396_fu_4720_p3 = {{tmp5_fu_4706_p2}, {2'd0}};

assign tmp_397_fu_4788_p3 = {{tmp12_fu_4774_p2}, {2'd0}};

assign tmp_398_fu_4812_p3 = {{tmp15_fu_4806_p2}, {6'd0}};

assign tmp_399_fu_4824_p3 = {{tmp15_fu_4806_p2}, {3'd0}};

assign tmp_400_fu_4870_p3 = {{add_ln58_fu_4864_p2}, {4'd0}};

assign tmp_401_fu_5044_p3 = {{tmp28_fu_5038_p2}, {5'd0}};

assign tmp_402_fu_5056_p3 = {{tmp28_fu_5038_p2}, {3'd0}};

assign tmp_403_fu_5256_p3 = {{tmp44_fu_5250_p2}, {5'd0}};

assign tmp_404_fu_5268_p3 = {{tmp44_fu_5250_p2}, {3'd0}};

assign tmp_405_fu_5438_p3 = {{tmp30_fu_5074_p2}, {1'd0}};

assign tmp_406_fu_5462_p3 = {{tmp54_fu_5456_p2}, {6'd0}};

assign tmp_407_fu_5474_p3 = {{tmp54_fu_5456_p2}, {4'd0}};

assign tmp_408_fu_5502_p3 = {{tmp56_fu_5496_p2}, {5'd0}};

assign tmp_409_fu_5514_p3 = {{tmp56_fu_5496_p2}, {2'd0}};

assign tmp_410_fu_5538_p3 = {{tmp58_fu_5532_p2}, {5'd0}};

assign tmp_411_fu_5564_p3 = {{tmp60_fu_5550_p2}, {5'd0}};

assign tmp_412_fu_5724_p3 = {{tmp69_fu_5718_p2}, {5'd0}};

assign tmp_413_fu_5742_p3 = {{tmp69_fu_5718_p2}, {2'd0}};

assign tmp_cast_fu_4702_p1 = tmp_fu_4696_p2;

assign tmp_fu_4696_p2 = (zext_ln42_28_fu_4407_p1 + zext_ln42_6_fu_3939_p1);

assign tmp_s_fu_4762_p3 = {{tmp925_fu_4756_p2}, {3'd0}};

assign zext_ln42_12_fu_4030_p1 = data_12_val;

assign zext_ln42_13_fu_3929_p1 = tmp_366_fu_3921_p3;

assign zext_ln42_14_fu_3951_p1 = tmp_367_fu_3943_p3;

assign zext_ln42_15_fu_4060_p1 = sub_ln42_7_fu_4054_p2;

assign zext_ln42_16_fu_4094_p1 = data_14_val;

assign zext_ln42_17_fu_3963_p1 = tmp_368_fu_3955_p3;

assign zext_ln42_18_fu_3981_p1 = tmp_369_fu_3973_p3;

assign zext_ln42_19_fu_3993_p1 = tmp_370_fu_3985_p3;

assign zext_ln42_1_fu_3801_p1 = tmp_361_fu_3793_p3;

assign zext_ln42_20_fu_4050_p1 = tmp_371_fu_4042_p3;

assign zext_ln42_21_fu_4172_p1 = shl_ln42_1_fu_4164_p3;

assign zext_ln42_22_fu_4228_p1 = data_18_val;

assign zext_ln42_24_fu_4237_p1 = mul_ln42_3_fu_424_p2;

assign zext_ln42_25_fu_4064_p1 = p_shl20_fu_4034_p3;

assign zext_ln42_26_fu_4076_p1 = tmp_372_fu_4068_p3;

assign zext_ln42_27_fu_4106_p1 = tmp_373_fu_4098_p3;

assign zext_ln42_28_fu_4407_p1 = data_20_val;

assign zext_ln42_29_fu_4419_p1 = shl_ln42_2_fu_4411_p3;

assign zext_ln42_2_fu_3815_p1 = data_2_val;

assign zext_ln42_30_fu_4423_p1 = shl_ln42_2_fu_4411_p3;

assign zext_ln42_31_fu_4439_p1 = data_21_val;

assign zext_ln42_32_fu_4451_p1 = shl_ln42_5_fu_4443_p3;

assign zext_ln42_33_fu_4479_p1 = data_25_val;

assign zext_ln42_34_fu_4483_p1 = data_25_val;

assign zext_ln42_35_fu_4118_p1 = tmp_374_fu_4110_p3;

assign zext_ln42_36_fu_4523_p1 = data_26_val;

assign zext_ln42_37_fu_4142_p1 = tmp_375_fu_4134_p3;

assign zext_ln42_38_fu_4154_p1 = tmp_376_fu_4146_p3;

assign zext_ln42_39_fu_4597_p1 = data_28_val;

assign zext_ln42_3_fu_3827_p1 = tmp_362_fu_3819_p3;

assign zext_ln42_40_fu_4604_p1 = mul_ln42_4_fu_380_p2;

assign zext_ln42_41_fu_4184_p1 = tmp_377_fu_4176_p3;

assign zext_ln42_42_fu_4612_p1 = mul_ln42_6_fu_412_p2;

assign zext_ln42_43_fu_4642_p1 = data_30_val;

assign zext_ln42_44_fu_4196_p1 = tmp_378_fu_4188_p3;

assign zext_ln42_45_fu_4210_p1 = shl_ln42_1_fu_4164_p3;

assign zext_ln42_46_fu_4214_p1 = tmp_378_fu_4188_p3;

assign zext_ln42_47_fu_4249_p1 = tmp_379_fu_4241_p3;

assign zext_ln42_48_fu_4261_p1 = tmp_380_fu_4253_p3;

assign zext_ln42_49_fu_4279_p1 = tmp_381_fu_4271_p3;

assign zext_ln42_4_fu_3891_p1 = data_7_val;

assign zext_ln42_50_fu_4283_p1 = tmp_380_fu_4253_p3;

assign zext_ln42_51_fu_4301_p1 = tmp_382_fu_4293_p3;

assign zext_ln42_52_fu_4319_p1 = tmp_383_fu_4311_p3;

assign zext_ln42_53_fu_4341_p1 = tmp_384_fu_4333_p3;

assign zext_ln42_54_fu_4353_p1 = tmp_385_fu_4345_p3;

assign zext_ln42_55_fu_4363_p1 = tmp_383_fu_4311_p3;

assign zext_ln42_56_fu_4375_p1 = tmp_386_fu_4367_p3;

assign zext_ln42_57_fu_4393_p1 = tmp_387_fu_4385_p3;

assign zext_ln42_58_fu_4495_p1 = tmp_388_fu_4487_p3;

assign zext_ln42_59_fu_4513_p1 = tmp_389_fu_4505_p3;

assign zext_ln42_5_fu_3839_p1 = tmp_363_fu_3831_p3;

assign zext_ln42_60_fu_4535_p1 = tmp_390_fu_4527_p3;

assign zext_ln42_61_fu_4547_p1 = tmp_391_fu_4539_p3;

assign zext_ln42_62_fu_4583_p1 = tmp_392_fu_4575_p3;

assign zext_ln42_63_fu_4608_p1 = mul_ln42_5_fu_393_p2;

assign zext_ln42_64_fu_4624_p1 = tmp_393_fu_4616_p3;

assign zext_ln42_65_fu_4654_p1 = tmp_394_fu_4646_p3;

assign zext_ln42_66_fu_4666_p1 = tmp_395_fu_4658_p3;

assign zext_ln42_67_fu_4676_p1 = tmp_394_fu_4646_p3;

assign zext_ln42_68_fu_4686_p1 = tmp_395_fu_4658_p3;

assign zext_ln42_6_fu_3939_p1 = data_8_val;

assign zext_ln42_7_fu_3857_p1 = tmp_364_fu_3849_p3;

assign zext_ln42_8_fu_3903_p1 = tmp_365_fu_3895_p3;

assign zext_ln42_9_fu_4012_p1 = data_11_val;

assign zext_ln42_fu_3781_p1 = data_1_val;

assign zext_ln58_293_fu_5132_p1 = tmp36_fu_5124_p3;

assign zext_ln58_294_fu_5154_p1 = add_ln58_965_fu_5148_p2;

assign zext_ln58_295_fu_5336_p1 = add_ln58_979_fu_5330_p2;

assign zext_ln58_296_fu_5616_p1 = add_ln58_996_fu_5610_p2;

assign zext_ln58_297_fu_5632_p1 = add_ln58_999_fu_5626_p2;

assign zext_ln58_298_fu_5846_p1 = add_ln58_1012_fu_5840_p2;

assign zext_ln58_299_fu_5856_p1 = add_ln58_1013_fu_5850_p2;

assign zext_ln58_300_fu_5866_p1 = add_ln58_1014_fu_5860_p2;

assign zext_ln58_fu_4878_p1 = tmp_400_fu_4870_p3;

assign zext_ln73_296_fu_3777_p1 = data_0_val;

assign zext_ln73_297_fu_3811_p1 = sub_ln42_fu_3805_p2;

assign zext_ln73_298_fu_3879_p1 = shl_ln_fu_3871_p3;

assign zext_ln73_299_fu_3883_p1 = data_6_val;

assign zext_ln73_300_fu_3887_p1 = data_6_val;

assign zext_ln73_301_fu_4026_p1 = mul_ln42_2_fu_398_p2;

assign zext_ln73_302_fu_4086_p1 = add_ln42_fu_4080_p2;

assign zext_ln73_303_fu_4090_p1 = data_13_val;

assign zext_ln73_304_fu_4224_p1 = add_ln42_2_fu_4218_p2;

assign zext_ln73_305_fu_4403_p1 = sub_ln42_16_fu_4397_p2;

assign zext_ln73_306_fu_4435_p1 = shl_ln42_4_fu_4427_p3;

assign zext_ln73_307_fu_4463_p1 = shl_ln42_3_fu_4455_p3;

assign zext_ln73_308_fu_4467_p1 = shl_ln42_3_fu_4455_p3;

assign zext_ln73_309_fu_4471_p1 = data_22_val;

assign zext_ln73_310_fu_4475_p1 = data_24_val;

assign zext_ln73_311_fu_4571_p1 = add_ln42_4_fu_4565_p2;

assign zext_ln73_fu_3773_p1 = data_0_val;

always @ (posedge ap_clk) begin
    add_ln58_967_reg_6075[0] <= 1'b0;
    add_ln58_969_reg_6080[2:0] <= 3'b000;
    add_ln58_970_reg_6085[2:0] <= 3'b000;
    add_ln58_978_reg_6095[1:0] <= 2'b00;
    add_ln58_994_reg_6110[2:0] <= 3'b000;
    add_ln58_997_reg_6115[0] <= 1'b0;
    add_ln58_1004_reg_6120[0] <= 1'b0;
    add_ln58_1008_reg_6125[1:0] <= 2'b00;
    add_ln58_1010_reg_6130[2:0] <= 3'b000;
    add_ln58_1019_reg_6135[0] <= 1'b0;
end

endmodule //myproject_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s
