Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/wei/Software/Vivado/install/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto a3a32cb82f5f42009bfb8d8145ff46ac --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot xrx_stream_l_fsm_sim_behav xil_defaultlib.xrx_stream_l_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3715] size mismatch in mixed language port association, vhdl port 'd_req_i' [/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1-vivado-Streamers-light/wr-cores-Quabo/syn/wrc_board_quabo_ip/wrc_board_quabo_ip.srcs/sim_1/new/xrx_stream_l_fsm_sim.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.delay_pkg
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.genram_pkg
Compiling architecture behavioral of entity xil_defaultlib.delay_six_cyc [delay_six_cyc_default]
Compiling architecture behavioral of entity xil_defaultlib.xrx_stream_l_fsm [xrx_stream_l_fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.dropping_buffer [\dropping_buffer(g_size=256,g_da...]
Compiling module xil_defaultlib.xrx_stream_l_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot xrx_stream_l_fsm_sim_behav
