// Seed: 653348027
module module_0 (
    output uwire id_0,
    input wand id_1,
    input tri1 id_2,
    output supply0 id_3,
    input tri1 id_4
);
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    output tri id_2,
    input wor id_3,
    output supply1 id_4,
    output uwire id_5,
    input tri id_6,
    input wand id_7
);
  logic id_9 = 1;
  assign id_2 = 1'b0;
  parameter id_10 = 1;
  final id_0 <= 1'h0;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_1,
      id_4,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire id_11, id_12, id_13;
  logic id_14;
endmodule
