\hypertarget{fam12h_8hh_source}{}\doxysection{fam12h.\+hh}
\label{fam12h_8hh_source}\index{fam12h.hh@{fam12h.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{keyword}{namespace }optkit::amd64::fam12h\{}
\DoxyCodeLine{00003     \textcolor{keyword}{enum} fam12h : uint64\_t \{}
\DoxyCodeLine{00004         DISPATCHED\_FPU = 0x0, \textcolor{comment}{// Dispatched FPU Operations}}
\DoxyCodeLine{00005         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM12H\_DISPATCHED\_FPU\_\_OPS\_ADD = 0x1, \textcolor{comment}{// Add pipe ops excluding load ops and SSE move ops}}
\DoxyCodeLine{00006         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM12H\_DISPATCHED\_FPU\_\_OPS\_MULTIPLY = 0x2, \textcolor{comment}{// Multiply pipe ops excluding load ops and SSE move ops}}
\DoxyCodeLine{00007         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM12H\_DISPATCHED\_FPU\_\_OPS\_STORE = 0x4, \textcolor{comment}{// Store pipe ops excluding load ops and SSE move ops}}
\DoxyCodeLine{00008         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM12H\_DISPATCHED\_FPU\_\_OPS\_ADD\_PIPE\_LOAD\_OPS = 0x8, \textcolor{comment}{// Add pipe load ops and SSE move ops}}
\DoxyCodeLine{00009         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM12H\_DISPATCHED\_FPU\_\_OPS\_MULTIPLY\_PIPE\_LOAD\_OPS = 0x10, \textcolor{comment}{// Multiply pipe load ops and SSE move ops}}
\DoxyCodeLine{00010         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM12H\_DISPATCHED\_FPU\_\_OPS\_STORE\_PIPE\_LOAD\_OPS = 0x20, \textcolor{comment}{// Store pipe load ops and SSE move ops}}
\DoxyCodeLine{00011         DISPATCHED\_FPU\_\_MASK\_\_AMD64\_FAM12H\_DISPATCHED\_FPU\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00012         CYCLES\_NO\_FPU\_OPS\_RETIRED = 0x1, \textcolor{comment}{// Cycles in which the FPU is Empty}}
\DoxyCodeLine{00013         DISPATCHED\_FPU\_OPS\_FAST\_FLAG = 0x2, \textcolor{comment}{// Dispatched Fast Flag FPU Operations}}
\DoxyCodeLine{00014         RETIRED\_SSE\_OPERATIONS = 0x3, \textcolor{comment}{// Retired SSE Operations}}
\DoxyCodeLine{00015         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SSE\_OPERATIONS\_\_SINGLE\_ADD\_SUB\_OPS = 0x1, \textcolor{comment}{// Single precision add/subtract ops}}
\DoxyCodeLine{00016         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SSE\_OPERATIONS\_\_SINGLE\_MUL\_OPS = 0x2, \textcolor{comment}{// Single precision multiply ops}}
\DoxyCodeLine{00017         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SSE\_OPERATIONS\_\_SINGLE\_DIV\_OPS = 0x4, \textcolor{comment}{// Single precision divide/square root ops}}
\DoxyCodeLine{00018         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SSE\_OPERATIONS\_\_DOUBLE\_ADD\_SUB\_OPS = 0x8, \textcolor{comment}{// Double precision add/subtract ops}}
\DoxyCodeLine{00019         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SSE\_OPERATIONS\_\_DOUBLE\_MUL\_OPS = 0x10, \textcolor{comment}{// Double precision multiply ops}}
\DoxyCodeLine{00020         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SSE\_OPERATIONS\_\_DOUBLE\_DIV\_OPS = 0x20, \textcolor{comment}{// Double precision divide/square root ops}}
\DoxyCodeLine{00021         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SSE\_OPERATIONS\_\_OP\_TYPE = 0x40, \textcolor{comment}{// FLOPS}}
\DoxyCodeLine{00022         RETIRED\_SSE\_OPERATIONS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SSE\_OPERATIONS\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00023         RETIRED\_MOVE\_OPS = 0x4, \textcolor{comment}{// Retired Move Ops}}
\DoxyCodeLine{00024         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_MOVE\_OPS\_\_LOW\_QW\_MOVE\_UOPS = 0x1, \textcolor{comment}{// Merging low quadword move uops}}
\DoxyCodeLine{00025         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_MOVE\_OPS\_\_HIGH\_QW\_MOVE\_UOPS = 0x2, \textcolor{comment}{// Merging high quadword move uops}}
\DoxyCodeLine{00026         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_MOVE\_OPS\_\_ALL\_OTHER\_MERGING\_MOVE\_UOPS = 0x4, \textcolor{comment}{// All other merging move uops}}
\DoxyCodeLine{00027         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_MOVE\_OPS\_\_ALL\_OTHER\_MOVE\_UOPS = 0x8, \textcolor{comment}{// All other move uops}}
\DoxyCodeLine{00028         RETIRED\_MOVE\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_MOVE\_OPS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00029         RETIRED\_SERIALIZING\_OPS = 0x5, \textcolor{comment}{// Retired Serializing Ops}}
\DoxyCodeLine{00030         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_BOTTOM\_EXECUTING\_UOPS = 0x1, \textcolor{comment}{// SSE bottom-\/executing uops retired}}
\DoxyCodeLine{00031         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SERIALIZING\_OPS\_\_SSE\_BOTTOM\_SERIALIZING\_UOPS = 0x2, \textcolor{comment}{// SSE bottom-\/serializing uops retired}}
\DoxyCodeLine{00032         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SERIALIZING\_OPS\_\_X87\_BOTTOM\_EXECUTING\_UOPS = 0x4, \textcolor{comment}{// X87 bottom-\/executing uops retired}}
\DoxyCodeLine{00033         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SERIALIZING\_OPS\_\_X87\_BOTTOM\_SERIALIZING\_UOPS = 0x8, \textcolor{comment}{// X87 bottom-\/serializing uops retired}}
\DoxyCodeLine{00034         RETIRED\_SERIALIZING\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_SERIALIZING\_OPS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00035         FP\_SCHEDULER\_CYCLES = 0x6, \textcolor{comment}{// Number of Cycles that a Serializing uop is in the FP Scheduler}}
\DoxyCodeLine{00036         FP\_SCHEDULER\_CYCLES\_\_MASK\_\_AMD64\_FAM12H\_FP\_SCHEDULER\_CYCLES\_\_BOTTOM\_EXECUTE\_CYCLES = 0x1, \textcolor{comment}{// Number of cycles a bottom-\/execute uop is in the FP scheduler}}
\DoxyCodeLine{00037         FP\_SCHEDULER\_CYCLES\_\_MASK\_\_AMD64\_FAM12H\_FP\_SCHEDULER\_CYCLES\_\_BOTTOM\_SERIALIZING\_CYCLES = 0x2, \textcolor{comment}{// Number of cycles a bottom-\/serializing uop is in the FP scheduler}}
\DoxyCodeLine{00038         FP\_SCHEDULER\_CYCLES\_\_MASK\_\_AMD64\_FAM12H\_FP\_SCHEDULER\_CYCLES\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00039         SEGMENT\_REGISTER\_LOADS = 0x20, \textcolor{comment}{// Segment Register Loads}}
\DoxyCodeLine{00040         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM12H\_SEGMENT\_REGISTER\_LOADS\_\_ES = 0x1, \textcolor{comment}{// ES}}
\DoxyCodeLine{00041         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM12H\_SEGMENT\_REGISTER\_LOADS\_\_CS = 0x2, \textcolor{comment}{// CS}}
\DoxyCodeLine{00042         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM12H\_SEGMENT\_REGISTER\_LOADS\_\_SS = 0x4, \textcolor{comment}{// SS}}
\DoxyCodeLine{00043         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM12H\_SEGMENT\_REGISTER\_LOADS\_\_DS = 0x8, \textcolor{comment}{// DS}}
\DoxyCodeLine{00044         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM12H\_SEGMENT\_REGISTER\_LOADS\_\_FS = 0x10, \textcolor{comment}{// FS}}
\DoxyCodeLine{00045         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM12H\_SEGMENT\_REGISTER\_LOADS\_\_GS = 0x20, \textcolor{comment}{// GS}}
\DoxyCodeLine{00046         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM12H\_SEGMENT\_REGISTER\_LOADS\_\_HS = 0x40, \textcolor{comment}{// HS}}
\DoxyCodeLine{00047         SEGMENT\_REGISTER\_LOADS\_\_MASK\_\_AMD64\_FAM12H\_SEGMENT\_REGISTER\_LOADS\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00048         PIPELINE\_RESTART\_DUE\_TO\_SELF\_MODIFYING\_CODE = 0x21, \textcolor{comment}{// Pipeline Restart Due to Self-\/Modifying Code}}
\DoxyCodeLine{00049         PIPELINE\_RESTART\_DUE\_TO\_PROBE\_HIT = 0x22, \textcolor{comment}{// Pipeline Restart Due to Probe Hit}}
\DoxyCodeLine{00050         LS\_BUFFER\_2\_FULL\_CYCLES = 0x23, \textcolor{comment}{// LS Buffer 2 Full}}
\DoxyCodeLine{00051         LOCKED\_OPS = 0x24, \textcolor{comment}{// Locked Operations}}
\DoxyCodeLine{00052         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM12H\_LOCKED\_OPS\_\_EXECUTED = 0x1, \textcolor{comment}{// The number of locked instructions executed}}
\DoxyCodeLine{00053         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM12H\_LOCKED\_OPS\_\_CYCLES\_SPECULATIVE\_PHASE = 0x2, \textcolor{comment}{// The number of cycles spent in speculative phase}}
\DoxyCodeLine{00054         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM12H\_LOCKED\_OPS\_\_CYCLES\_NON\_SPECULATIVE\_PHASE = 0x4, \textcolor{comment}{// The number of cycles spent in non-\/speculative phase (including cache miss penalty)}}
\DoxyCodeLine{00055         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM12H\_LOCKED\_OPS\_\_CYCLES\_WAITING = 0x8, \textcolor{comment}{// The number of cycles waiting for a cache hit (cache miss penalty).}}
\DoxyCodeLine{00056         LOCKED\_OPS\_\_MASK\_\_AMD64\_FAM12H\_LOCKED\_OPS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00057         RETIRED\_CLFLUSH\_INSTRUCTIONS = 0x26, \textcolor{comment}{// Retired CLFLUSH Instructions}}
\DoxyCodeLine{00058         RETIRED\_CPUID\_INSTRUCTIONS = 0x27, \textcolor{comment}{// Retired CPUID Instructions}}
\DoxyCodeLine{00059         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS = 0x2a, \textcolor{comment}{// Cancelled Store to Load Forward Operations}}
\DoxyCodeLine{00060         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM12H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_ADDRESS\_MISMATCHES = 0x1, \textcolor{comment}{// Address mismatches (starting byte not the same).}}
\DoxyCodeLine{00061         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM12H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_STORE\_IS\_SMALLER\_THAN\_LOAD = 0x2, \textcolor{comment}{// Store is smaller than load.}}
\DoxyCodeLine{00062         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM12H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MISALIGNED = 0x4, \textcolor{comment}{// Misaligned.}}
\DoxyCodeLine{00063         CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_MASK\_\_AMD64\_FAM12H\_CANCELLED\_STORE\_TO\_LOAD\_FORWARD\_OPERATIONS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00064         SMIS\_RECEIVED = 0x2b, \textcolor{comment}{// SMIs Received}}
\DoxyCodeLine{00065         DATA\_CACHE\_ACCESSES = 0x40, \textcolor{comment}{// Data Cache Accesses}}
\DoxyCodeLine{00066         DATA\_CACHE\_MISSES = 0x41, \textcolor{comment}{// Data Cache Misses}}
\DoxyCodeLine{00067         DATA\_CACHE\_REFILLS = 0x42, \textcolor{comment}{// Data Cache Refills from L2 or Northbridge}}
\DoxyCodeLine{00068         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_REFILLS\_\_SYSTEM = 0x1, \textcolor{comment}{// Refill from the Northbridge}}
\DoxyCodeLine{00069         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_REFILLS\_\_L2\_SHARED = 0x2, \textcolor{comment}{// Shared-\/state line from L2}}
\DoxyCodeLine{00070         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_REFILLS\_\_L2\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive-\/state line from L2}}
\DoxyCodeLine{00071         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_REFILLS\_\_L2\_OWNED = 0x8, \textcolor{comment}{// Owned-\/state line from L2}}
\DoxyCodeLine{00072         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_REFILLS\_\_L2\_MODIFIED = 0x10, \textcolor{comment}{// Modified-\/state line from L2}}
\DoxyCodeLine{00073         DATA\_CACHE\_REFILLS\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_REFILLS\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00074         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x43, \textcolor{comment}{// Data Cache Refills from the Northbridge}}
\DoxyCodeLine{00075         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE\_\_INVALID = 0x1, \textcolor{comment}{// Invalid}}
\DoxyCodeLine{00076         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE\_\_SHARED = 0x2, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00077         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE\_\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00078         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00079         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE\_\_MODIFIED = 0x10, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00080         DATA\_CACHE\_REFILLS\_FROM\_SYSTEM\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_REFILLS\_FROM\_NORTHBRIDGE\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00081         DATA\_CACHE\_LINES\_EVICTED = 0x44, \textcolor{comment}{// Data Cache Lines Evicted}}
\DoxyCodeLine{00082         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_LINES\_EVICTED\_\_INVALID = 0x1, \textcolor{comment}{// Invalid}}
\DoxyCodeLine{00083         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_LINES\_EVICTED\_\_SHARED = 0x2, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00084         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_LINES\_EVICTED\_\_EXCLUSIVE = 0x4, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00085         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_LINES\_EVICTED\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00086         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_LINES\_EVICTED\_\_MODIFIED = 0x10, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00087         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_LINES\_EVICTED\_\_BY\_PREFETCHNTA = 0x20, \textcolor{comment}{// Cache line evicted was brought into the cache with by a PrefetchNTA instruction.}}
\DoxyCodeLine{00088         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_LINES\_EVICTED\_\_NOT\_BY\_PREFETCHNTA = 0x40, \textcolor{comment}{// Cache line evicted was not brought into the cache with by a PrefetchNTA instruction.}}
\DoxyCodeLine{00089         DATA\_CACHE\_LINES\_EVICTED\_\_MASK\_\_AMD64\_FAM12H\_DATA\_CACHE\_LINES\_EVICTED\_\_ALL = 0x7f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00090         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT = 0x45, \textcolor{comment}{// L1 DTLB Miss and L2 DTLB Hit}}
\DoxyCodeLine{00091         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM12H\_L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_L2\_4K\_TLB\_HIT = 0x1, \textcolor{comment}{// L2 4K TLB hit}}
\DoxyCodeLine{00092         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM12H\_L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_L2\_2M\_TLB\_HIT = 0x2, \textcolor{comment}{// L2 2M TLB hit}}
\DoxyCodeLine{00093         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM12H\_L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_L2\_1G\_TLB\_HIT = 0x4, \textcolor{comment}{// L2 1G TLB hit}}
\DoxyCodeLine{00094         L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM12H\_L1\_DTLB\_MISS\_AND\_L2\_DTLB\_HIT\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00095         L1\_DTLB\_AND\_L2\_DTLB\_MISS = 0x46, \textcolor{comment}{// L1 DTLB and L2 DTLB Miss}}
\DoxyCodeLine{00096         L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM12H\_L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_4K\_TLB\_RELOAD = 0x1, \textcolor{comment}{// 4K TLB reload}}
\DoxyCodeLine{00097         L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM12H\_L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_2M\_TLB\_RELOAD = 0x2, \textcolor{comment}{// 2M TLB reload}}
\DoxyCodeLine{00098         L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM12H\_L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_1G\_TLB\_RELOAD = 0x4, \textcolor{comment}{// 1G TLB reload}}
\DoxyCodeLine{00099         L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_MASK\_\_AMD64\_FAM12H\_L1\_DTLB\_AND\_L2\_DTLB\_MISS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00100         MISALIGNED\_ACCESSES = 0x47, \textcolor{comment}{// Misaligned Accesses}}
\DoxyCodeLine{00101         MICROARCHITECTURAL\_LATE\_CANCEL\_OF\_AN\_ACCESS = 0x48, \textcolor{comment}{// Microarchitectural Late Cancel of an Access}}
\DoxyCodeLine{00102         MICROARCHITECTURAL\_EARLY\_CANCEL\_OF\_AN\_ACCESS = 0x49, \textcolor{comment}{// Microarchitectural Early Cancel of an Access}}
\DoxyCodeLine{00103         PREFETCH\_INSTRUCTIONS\_DISPATCHED = 0x4b, \textcolor{comment}{// Prefetch Instructions Dispatched}}
\DoxyCodeLine{00104         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM12H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_LOAD = 0x1, \textcolor{comment}{// Load (Prefetch}}
\DoxyCodeLine{00105         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM12H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_STORE = 0x2, \textcolor{comment}{// Store (PrefetchW)}}
\DoxyCodeLine{00106         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM12H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_NTA = 0x4, \textcolor{comment}{// NTA (PrefetchNTA)}}
\DoxyCodeLine{00107         PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_MASK\_\_AMD64\_FAM12H\_PREFETCH\_INSTRUCTIONS\_DISPATCHED\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00108         DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS = 0x4c, \textcolor{comment}{// DCACHE Misses by Locked Instructions}}
\DoxyCodeLine{00109         DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM12H\_DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS\_\_DATA\_CACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS = 0x2, \textcolor{comment}{// Data cache misses by locked instructions}}
\DoxyCodeLine{00110         DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM12H\_DCACHE\_MISSES\_BY\_LOCKED\_INSTRUCTIONS\_\_ALL = 0x2, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00111         L1\_DTLB\_HIT = 0x4d, \textcolor{comment}{// L1 DTLB Hit}}
\DoxyCodeLine{00112         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM12H\_L1\_DTLB\_HIT\_\_L1\_4K\_TLB\_HIT = 0x1, \textcolor{comment}{// L1 4K TLB hit}}
\DoxyCodeLine{00113         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM12H\_L1\_DTLB\_HIT\_\_L1\_2M\_TLB\_HIT = 0x2, \textcolor{comment}{// L1 2M TLB hit}}
\DoxyCodeLine{00114         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM12H\_L1\_DTLB\_HIT\_\_L1\_1G\_TLB\_HIT = 0x4, \textcolor{comment}{// L1 1G TLB hit}}
\DoxyCodeLine{00115         L1\_DTLB\_HIT\_\_MASK\_\_AMD64\_FAM12H\_L1\_DTLB\_HIT\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00116         INEFFECTIVE\_SW\_PREFETCHES = 0x52, \textcolor{comment}{// Ineffective Software Prefetches}}
\DoxyCodeLine{00117         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM12H\_INEFFECTIVE\_SW\_PREFETCHES\_\_SW\_PREFETCH\_HIT\_IN\_L1 = 0x1, \textcolor{comment}{// Software prefetch hit in the L1.}}
\DoxyCodeLine{00118         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM12H\_INEFFECTIVE\_SW\_PREFETCHES\_\_SW\_PREFETCH\_HIT\_IN\_L2 = 0x8, \textcolor{comment}{// Software prefetch hit in L2.}}
\DoxyCodeLine{00119         INEFFECTIVE\_SW\_PREFETCHES\_\_MASK\_\_AMD64\_FAM12H\_INEFFECTIVE\_SW\_PREFETCHES\_\_ALL = 0x9, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00120         GLOBAL\_TLB\_FLUSHES = 0x54, \textcolor{comment}{// Global TLB Flushes}}
\DoxyCodeLine{00121         MEMORY\_REQUESTS = 0x65, \textcolor{comment}{// Memory Requests by Type}}
\DoxyCodeLine{00122         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_REQUESTS\_\_NON\_CACHEABLE = 0x1, \textcolor{comment}{// Requests to non-\/cacheable (UC) memory}}
\DoxyCodeLine{00123         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_REQUESTS\_\_WRITE\_COMBINING = 0x2, \textcolor{comment}{// Requests to write-\/combining (WC) memory or WC buffer flushes to WB memory}}
\DoxyCodeLine{00124         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_REQUESTS\_\_CACHE\_DISABLED = 0x4, \textcolor{comment}{// Requests to cache-\/disabled (CD) memory}}
\DoxyCodeLine{00125         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_REQUESTS\_\_STREAMING\_STORE = 0x80, \textcolor{comment}{// Streaming store (SS) requests}}
\DoxyCodeLine{00126         MEMORY\_REQUESTS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_REQUESTS\_\_ALL = 0x87, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00127         DATA\_PREFETCHES = 0x67, \textcolor{comment}{// Data Prefetcher}}
\DoxyCodeLine{00128         DATA\_PREFETCHES\_\_MASK\_\_AMD64\_FAM12H\_DATA\_PREFETCHES\_\_CANCELLED = 0x1, \textcolor{comment}{// Cancelled prefetches}}
\DoxyCodeLine{00129         DATA\_PREFETCHES\_\_MASK\_\_AMD64\_FAM12H\_DATA\_PREFETCHES\_\_ATTEMPTED = 0x2, \textcolor{comment}{// Prefetch attempts}}
\DoxyCodeLine{00130         DATA\_PREFETCHES\_\_MASK\_\_AMD64\_FAM12H\_DATA\_PREFETCHES\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00131         NORTHBRIDGE\_READ\_RESPONSES = 0x6c, \textcolor{comment}{// Northbridge Read Responses by Coherency State}}
\DoxyCodeLine{00132         NORTHBRIDGE\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM12H\_NORTHBRIDGE\_READ\_RESPONSES\_\_EXCLUSIVE = 0x1, \textcolor{comment}{// Exclusive}}
\DoxyCodeLine{00133         NORTHBRIDGE\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM12H\_NORTHBRIDGE\_READ\_RESPONSES\_\_MODIFIED = 0x2, \textcolor{comment}{// Modified}}
\DoxyCodeLine{00134         NORTHBRIDGE\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM12H\_NORTHBRIDGE\_READ\_RESPONSES\_\_SHARED = 0x4, \textcolor{comment}{// Shared}}
\DoxyCodeLine{00135         NORTHBRIDGE\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM12H\_NORTHBRIDGE\_READ\_RESPONSES\_\_OWNED = 0x8, \textcolor{comment}{// Owned}}
\DoxyCodeLine{00136         NORTHBRIDGE\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM12H\_NORTHBRIDGE\_READ\_RESPONSES\_\_DATA\_ERROR = 0x10, \textcolor{comment}{// Data Error}}
\DoxyCodeLine{00137         NORTHBRIDGE\_READ\_RESPONSES\_\_MASK\_\_AMD64\_FAM12H\_NORTHBRIDGE\_READ\_RESPONSES\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00138         OCTWORDS\_WRITTEN\_TO\_SYSTEM = 0x6d, \textcolor{comment}{// Octwords Written to System}}
\DoxyCodeLine{00139         OCTWORDS\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM12H\_OCTWORDS\_WRITTEN\_TO\_SYSTEM\_\_OCTWORD\_WRITE\_TRANSFER = 0x1, \textcolor{comment}{// Octword write transfer}}
\DoxyCodeLine{00140         OCTWORDS\_WRITTEN\_TO\_SYSTEM\_\_MASK\_\_AMD64\_FAM12H\_OCTWORDS\_WRITTEN\_TO\_SYSTEM\_\_ALL = 0x1, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00141         CPU\_CLK\_UNHALTED = 0x76, \textcolor{comment}{// CPU Clocks not Halted}}
\DoxyCodeLine{00142         REQUESTS\_TO\_L2 = 0x7d, \textcolor{comment}{// Requests to L2 Cache}}
\DoxyCodeLine{00143         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM12H\_REQUESTS\_TO\_L2\_\_INSTRUCTIONS = 0x1, \textcolor{comment}{// IC fill}}
\DoxyCodeLine{00144         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM12H\_REQUESTS\_TO\_L2\_\_DATA = 0x2, \textcolor{comment}{// DC fill}}
\DoxyCodeLine{00145         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM12H\_REQUESTS\_TO\_L2\_\_TLB\_WALK = 0x4, \textcolor{comment}{// TLB fill (page table walks)}}
\DoxyCodeLine{00146         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM12H\_REQUESTS\_TO\_L2\_\_SNOOP = 0x8, \textcolor{comment}{// Tag snoop request}}
\DoxyCodeLine{00147         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM12H\_REQUESTS\_TO\_L2\_\_CANCELLED = 0x10, \textcolor{comment}{// Cancelled request}}
\DoxyCodeLine{00148         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM12H\_REQUESTS\_TO\_L2\_\_HW\_PREFETCH\_FROM\_DC = 0x20, \textcolor{comment}{// Hardware prefetch from DC}}
\DoxyCodeLine{00149         REQUESTS\_TO\_L2\_\_MASK\_\_AMD64\_FAM12H\_REQUESTS\_TO\_L2\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00150         L2\_CACHE\_MISS = 0x7e, \textcolor{comment}{// L2 Cache Misses}}
\DoxyCodeLine{00151         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM12H\_L2\_CACHE\_MISS\_\_INSTRUCTIONS = 0x1, \textcolor{comment}{// IC fill}}
\DoxyCodeLine{00152         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM12H\_L2\_CACHE\_MISS\_\_DATA = 0x2, \textcolor{comment}{// DC fill (includes possible replays}}
\DoxyCodeLine{00153         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM12H\_L2\_CACHE\_MISS\_\_TLB\_WALK = 0x4, \textcolor{comment}{// TLB page table walk}}
\DoxyCodeLine{00154         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM12H\_L2\_CACHE\_MISS\_\_HW\_PREFETCH\_FROM\_DC = 0x8, \textcolor{comment}{// Hardware prefetch from DC}}
\DoxyCodeLine{00155         L2\_CACHE\_MISS\_\_MASK\_\_AMD64\_FAM12H\_L2\_CACHE\_MISS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00156         L2\_FILL\_WRITEBACK = 0x7f, \textcolor{comment}{// L2 Fill/Writeback}}
\DoxyCodeLine{00157         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM12H\_L2\_FILL\_WRITEBACK\_\_L2\_FILLS = 0x1, \textcolor{comment}{// L2 fills (victims from L1 caches}}
\DoxyCodeLine{00158         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM12H\_L2\_FILL\_WRITEBACK\_\_L2\_WRITEBACKS = 0x2, \textcolor{comment}{// L2 Writebacks to system.}}
\DoxyCodeLine{00159         L2\_FILL\_WRITEBACK\_\_MASK\_\_AMD64\_FAM12H\_L2\_FILL\_WRITEBACK\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00160         PAGE\_SIZE\_MISMATCHES = 0x165, \textcolor{comment}{// Page Size Mismatches}}
\DoxyCodeLine{00161         PAGE\_SIZE\_MISMATCHES\_\_MASK\_\_AMD64\_FAM12H\_PAGE\_SIZE\_MISMATCHES\_\_GUEST\_LARGER = 0x1, \textcolor{comment}{// Guest page size is larger than the host page size.}}
\DoxyCodeLine{00162         PAGE\_SIZE\_MISMATCHES\_\_MASK\_\_AMD64\_FAM12H\_PAGE\_SIZE\_MISMATCHES\_\_MTRR\_MISMATCH = 0x2, \textcolor{comment}{// MTRR mismatch.}}
\DoxyCodeLine{00163         PAGE\_SIZE\_MISMATCHES\_\_MASK\_\_AMD64\_FAM12H\_PAGE\_SIZE\_MISMATCHES\_\_HOST\_LARGER = 0x4, \textcolor{comment}{// Host page size is larger than the guest page size.}}
\DoxyCodeLine{00164         PAGE\_SIZE\_MISMATCHES\_\_MASK\_\_AMD64\_FAM12H\_PAGE\_SIZE\_MISMATCHES\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00165         INSTRUCTION\_CACHE\_FETCHES = 0x80, \textcolor{comment}{// Instruction Cache Fetches}}
\DoxyCodeLine{00166         INSTRUCTION\_CACHE\_MISSES = 0x81, \textcolor{comment}{// Instruction Cache Misses}}
\DoxyCodeLine{00167         INSTRUCTION\_CACHE\_REFILLS\_FROM\_L2 = 0x82, \textcolor{comment}{// Instruction Cache Refills from L2}}
\DoxyCodeLine{00168         INSTRUCTION\_CACHE\_REFILLS\_FROM\_SYSTEM = 0x83, \textcolor{comment}{// Instruction Cache Refills from System}}
\DoxyCodeLine{00169         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_HIT = 0x84, \textcolor{comment}{// L1 ITLB Miss and L2 ITLB Hit}}
\DoxyCodeLine{00170         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS = 0x85, \textcolor{comment}{// L1 ITLB Miss and L2 ITLB Miss}}
\DoxyCodeLine{00171         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM12H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_4K\_PAGE\_FETCHES = 0x1, \textcolor{comment}{// Instruction fetches to a 4K page.}}
\DoxyCodeLine{00172         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM12H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_2M\_PAGE\_FETCHES = 0x2, \textcolor{comment}{// Instruction fetches to a 2M page.}}
\DoxyCodeLine{00173         L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_MASK\_\_AMD64\_FAM12H\_L1\_ITLB\_MISS\_AND\_L2\_ITLB\_MISS\_\_ALL = 0x3, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00174         PIPELINE\_RESTART\_DUE\_TO\_INSTRUCTION\_STREAM\_PROBE = 0x86, \textcolor{comment}{// Pipeline Restart Due to Instruction Stream Probe}}
\DoxyCodeLine{00175         INSTRUCTION\_FETCH\_STALL = 0x87, \textcolor{comment}{// Instruction Fetch Stall}}
\DoxyCodeLine{00176         RETURN\_STACK\_HITS = 0x88, \textcolor{comment}{// Return Stack Hits}}
\DoxyCodeLine{00177         RETURN\_STACK\_OVERFLOWS = 0x89, \textcolor{comment}{// Return Stack Overflows}}
\DoxyCodeLine{00178         INSTRUCTION\_CACHE\_VICTIMS = 0x8b, \textcolor{comment}{// Instruction Cache Victims}}
\DoxyCodeLine{00179         INSTRUCTION\_CACHE\_LINES\_INVALIDATED = 0x8c, \textcolor{comment}{// Instruction Cache Lines Invalidated}}
\DoxyCodeLine{00180         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM12H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_INVALIDATING\_PROBE\_NO\_IN\_FLIGHT = 0x1, \textcolor{comment}{// Invalidating probe that did not hit any in-\/flight instructions.}}
\DoxyCodeLine{00181         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM12H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_INVALIDATING\_PROBE\_ONE\_OR\_MORE\_IN\_FLIGHT = 0x2, \textcolor{comment}{// Invalidating probe that hit one or more in-\/flight instructions.}}
\DoxyCodeLine{00182         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM12H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_SMC\_NO\_INFLIGHT = 0x4, \textcolor{comment}{// SMC that did not hit any in-\/flight instructions.}}
\DoxyCodeLine{00183         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM12H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_SMC\_INFLIGHT = 0x8, \textcolor{comment}{// SMC that hit one or more in-\/flight instructions.}}
\DoxyCodeLine{00184         INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_MASK\_\_AMD64\_FAM12H\_INSTRUCTION\_CACHE\_LINES\_INVALIDATED\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00185         ITLB\_RELOADS = 0x99, \textcolor{comment}{// ITLB Reloads}}
\DoxyCodeLine{00186         ITLB\_RELOADS\_ABORTED = 0x9a, \textcolor{comment}{// ITLB Reloads Aborted}}
\DoxyCodeLine{00187         RETIRED\_INSTRUCTIONS = 0xc0, \textcolor{comment}{// Retired Instructions}}
\DoxyCodeLine{00188         RETIRED\_UOPS = 0xc1, \textcolor{comment}{// Retired uops}}
\DoxyCodeLine{00189         RETIRED\_BRANCH\_INSTRUCTIONS = 0xc2, \textcolor{comment}{// Retired Branch Instructions}}
\DoxyCodeLine{00190         RETIRED\_MISPREDICTED\_BRANCH\_INSTRUCTIONS = 0xc3, \textcolor{comment}{// Retired Mispredicted Branch Instructions}}
\DoxyCodeLine{00191         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS = 0xc4, \textcolor{comment}{// Retired Taken Branch Instructions}}
\DoxyCodeLine{00192         RETIRED\_TAKEN\_BRANCH\_INSTRUCTIONS\_MISPREDICTED = 0xc5, \textcolor{comment}{// Retired Taken Branch Instructions Mispredicted}}
\DoxyCodeLine{00193         RETIRED\_FAR\_CONTROL\_TRANSFERS = 0xc6, \textcolor{comment}{// Retired Far Control Transfers}}
\DoxyCodeLine{00194         RETIRED\_BRANCH\_RESYNCS = 0xc7, \textcolor{comment}{// Retired Branch Resyncs}}
\DoxyCodeLine{00195         RETIRED\_NEAR\_RETURNS = 0xc8, \textcolor{comment}{// Retired Near Returns}}
\DoxyCodeLine{00196         RETIRED\_NEAR\_RETURNS\_MISPREDICTED = 0xc9, \textcolor{comment}{// Retired Near Returns Mispredicted}}
\DoxyCodeLine{00197         RETIRED\_INDIRECT\_BRANCHES\_MISPREDICTED = 0xca, \textcolor{comment}{// Retired Indirect Branches Mispredicted}}
\DoxyCodeLine{00198         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS = 0xcb, \textcolor{comment}{// Retired MMX/FP Instructions}}
\DoxyCodeLine{00199         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_X87 = 0x1, \textcolor{comment}{// X87 instructions}}
\DoxyCodeLine{00200         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MMX\_AND\_3DNOW = 0x2, \textcolor{comment}{// MMX and 3DNow! instructions}}
\DoxyCodeLine{00201         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_SSE\_AND\_SSE2 = 0x4, \textcolor{comment}{// SSE and SSE2 instructions}}
\DoxyCodeLine{00202         RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_MMX\_AND\_FP\_INSTRUCTIONS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00203         INTERRUPTS\_MASKED\_CYCLES = 0xcd, \textcolor{comment}{// Interrupts-\/Masked Cycles}}
\DoxyCodeLine{00204         INTERRUPTS\_MASKED\_CYCLES\_WITH\_INTERRUPT\_PENDING = 0xce, \textcolor{comment}{// Interrupts-\/Masked Cycles with Interrupt Pending}}
\DoxyCodeLine{00205         INTERRUPTS\_TAKEN = 0xcf, \textcolor{comment}{// Interrupts Taken}}
\DoxyCodeLine{00206         DECODER\_EMPTY = 0xd0, \textcolor{comment}{// Decoder Empty}}
\DoxyCodeLine{00207         DISPATCH\_STALLS = 0xd1, \textcolor{comment}{// Dispatch Stalls}}
\DoxyCodeLine{00208         DISPATCH\_STALL\_FOR\_BRANCH\_ABORT = 0xd2, \textcolor{comment}{// Dispatch Stall for Branch Abort to Retire}}
\DoxyCodeLine{00209         DISPATCH\_STALL\_FOR\_SERIALIZATION = 0xd3, \textcolor{comment}{// Dispatch Stall for Serialization}}
\DoxyCodeLine{00210         DISPATCH\_STALL\_FOR\_SEGMENT\_LOAD = 0xd4, \textcolor{comment}{// Dispatch Stall for Segment Load}}
\DoxyCodeLine{00211         DISPATCH\_STALL\_FOR\_REORDER\_BUFFER\_FULL = 0xd5, \textcolor{comment}{// Dispatch Stall for Reorder Buffer Full}}
\DoxyCodeLine{00212         DISPATCH\_STALL\_FOR\_RESERVATION\_STATION\_FULL = 0xd6, \textcolor{comment}{// Dispatch Stall for Reservation Station Full}}
\DoxyCodeLine{00213         DISPATCH\_STALL\_FOR\_FPU\_FULL = 0xd7, \textcolor{comment}{// Dispatch Stall for FPU Full}}
\DoxyCodeLine{00214         DISPATCH\_STALL\_FOR\_LS\_FULL = 0xd8, \textcolor{comment}{// Dispatch Stall for LS Full}}
\DoxyCodeLine{00215         DISPATCH\_STALL\_WAITING\_FOR\_ALL\_QUIET = 0xd9, \textcolor{comment}{// Dispatch Stall Waiting for All Quiet}}
\DoxyCodeLine{00216         DISPATCH\_STALL\_FOR\_FAR\_TRANSFER\_OR\_RSYNC = 0xda, \textcolor{comment}{// Dispatch Stall for Far Transfer or Resync to Retire}}
\DoxyCodeLine{00217         FPU\_EXCEPTIONS = 0xdb, \textcolor{comment}{// FPU Exceptions}}
\DoxyCodeLine{00218         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM12H\_FPU\_EXCEPTIONS\_\_X87\_RECLASS\_MICROFAULTS = 0x1, \textcolor{comment}{// X87 reclass microfaults}}
\DoxyCodeLine{00219         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM12H\_FPU\_EXCEPTIONS\_\_SSE\_RETYPE\_MICROFAULTS = 0x2, \textcolor{comment}{// SSE retype microfaults}}
\DoxyCodeLine{00220         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM12H\_FPU\_EXCEPTIONS\_\_SSE\_RECLASS\_MICROFAULTS = 0x4, \textcolor{comment}{// SSE reclass microfaults}}
\DoxyCodeLine{00221         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM12H\_FPU\_EXCEPTIONS\_\_SSE\_AND\_X87\_MICROTRAPS = 0x8, \textcolor{comment}{// SSE and x87 microtraps}}
\DoxyCodeLine{00222         FPU\_EXCEPTIONS\_\_MASK\_\_AMD64\_FAM12H\_FPU\_EXCEPTIONS\_\_ALL = 0xf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00223         DR0\_BREAKPOINT\_MATCHES = 0xdc, \textcolor{comment}{// DR0 Breakpoint Matches}}
\DoxyCodeLine{00224         DR1\_BREAKPOINT\_MATCHES = 0xdd, \textcolor{comment}{// DR1 Breakpoint Matches}}
\DoxyCodeLine{00225         DR2\_BREAKPOINT\_MATCHES = 0xde, \textcolor{comment}{// DR2 Breakpoint Matches}}
\DoxyCodeLine{00226         DR3\_BREAKPOINT\_MATCHES = 0xdf, \textcolor{comment}{// DR3 Breakpoint Matches}}
\DoxyCodeLine{00227         RETIRED\_X87\_OPS = 0x1c0, \textcolor{comment}{// Retired x87 Floating Point Operations}}
\DoxyCodeLine{00228         RETIRED\_X87\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_X87\_OPS\_\_ADD\_SUB\_OPS = 0x1, \textcolor{comment}{// Add/subtract ops}}
\DoxyCodeLine{00229         RETIRED\_X87\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_X87\_OPS\_\_MUL\_OPS = 0x2, \textcolor{comment}{// Multiply ops}}
\DoxyCodeLine{00230         RETIRED\_X87\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_X87\_OPS\_\_DIV\_OPS = 0x4, \textcolor{comment}{// Divide ops}}
\DoxyCodeLine{00231         RETIRED\_X87\_OPS\_\_MASK\_\_AMD64\_FAM12H\_RETIRED\_X87\_OPS\_\_ALL = 0x7, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00232         LFENCE\_INST\_RETIRED = 0x1d3, \textcolor{comment}{// LFENCE Instructions Retired}}
\DoxyCodeLine{00233         SFENCE\_INST\_RETIRED = 0x1d4, \textcolor{comment}{// SFENCE Instructions Retired}}
\DoxyCodeLine{00234         MFENCE\_INST\_RETIRED = 0x1d5, \textcolor{comment}{// MFENCE Instructions Retired}}
\DoxyCodeLine{00235         DRAM\_ACCESSES\_PAGE = 0xe0, \textcolor{comment}{// DRAM Accesses}}
\DoxyCodeLine{00236         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_DRAM\_ACCESSES\_PAGE\_\_DCT0\_HIT = 0x1, \textcolor{comment}{// DCT0 Page hit}}
\DoxyCodeLine{00237         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_DRAM\_ACCESSES\_PAGE\_\_DCT0\_MISS = 0x2, \textcolor{comment}{// DCT0 Page Miss}}
\DoxyCodeLine{00238         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_DRAM\_ACCESSES\_PAGE\_\_DCT0\_CONFLICT = 0x4, \textcolor{comment}{// DCT0 Page Conflict}}
\DoxyCodeLine{00239         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_DRAM\_ACCESSES\_PAGE\_\_DCT1\_PAGE\_HIT = 0x8, \textcolor{comment}{// DCT1 Page hit}}
\DoxyCodeLine{00240         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_DRAM\_ACCESSES\_PAGE\_\_DCT1\_PAGE\_MISS = 0x10, \textcolor{comment}{// DCT1 Page Miss}}
\DoxyCodeLine{00241         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_DRAM\_ACCESSES\_PAGE\_\_DCT1\_PAGE\_CONFLICT = 0x20, \textcolor{comment}{// DCT1 Page Conflict}}
\DoxyCodeLine{00242         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_DRAM\_ACCESSES\_PAGE\_\_WRITE\_REQUEST = 0x40, \textcolor{comment}{// Write request.}}
\DoxyCodeLine{00243         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_DRAM\_ACCESSES\_PAGE\_\_READ\_REQUEST = 0x80, \textcolor{comment}{// Read request.}}
\DoxyCodeLine{00244         DRAM\_ACCESSES\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_DRAM\_ACCESSES\_PAGE\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00245         MEMORY\_CONTROLLER\_0\_PAGE = 0xe1, \textcolor{comment}{// DRAM Controller 0 Page Table Events}}
\DoxyCodeLine{00246         MEMORY\_CONTROLLER\_0\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_PAGE\_TABLE\_OVERFLOW = 0x1, \textcolor{comment}{// Page Table Overflow}}
\DoxyCodeLine{00247         MEMORY\_CONTROLLER\_0\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_STALE\_TABLE\_ENTRY\_HITS = 0x2, \textcolor{comment}{// Number of stale table entry hits. (hit on a page closed too soon).}}
\DoxyCodeLine{00248         MEMORY\_CONTROLLER\_0\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_PAGE\_TABLE\_IDLE\_CYCLE\_LIMIT\_INCREMENTED = 0x4, \textcolor{comment}{// Page table idle cycle limit incremented.}}
\DoxyCodeLine{00249         MEMORY\_CONTROLLER\_0\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_PAGE\_TABLE\_IDLE\_CYCLE\_LIMIT\_DECREMENTED = 0x8, \textcolor{comment}{// Page table idle cycle limit decremented.}}
\DoxyCodeLine{00250         MEMORY\_CONTROLLER\_0\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_PAGE\_TABLE\_CLOSED\_INACTIVITY = 0x10, \textcolor{comment}{// Page table is closed due to row inactivity.}}
\DoxyCodeLine{00251         MEMORY\_CONTROLLER\_0\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00252         MEMORY\_CONTROLLER\_SLOT\_MISSES = 0xe2, \textcolor{comment}{// Memory Controller DRAM Command Slots Missed}}
\DoxyCodeLine{00253         MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_DCT0\_RBD = 0x10, \textcolor{comment}{// DCT0 RBD.}}
\DoxyCodeLine{00254         MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_DCT1\_RBD = 0x20, \textcolor{comment}{// DCT1 RBD.}}
\DoxyCodeLine{00255         MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_DCT0\_PREFETCH = 0x40, \textcolor{comment}{// DCT0 Prefetch.}}
\DoxyCodeLine{00256         MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_DCT1\_PREFETCH = 0x80, \textcolor{comment}{// DCT1 Prefetch.}}
\DoxyCodeLine{00257         MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_SLOT\_MISSES\_\_ALL = 0xf0, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00258         MEMORY\_CONTROLLER\_TURNAROUNDS = 0xe3, \textcolor{comment}{// Memory Controller Turnarounds}}
\DoxyCodeLine{00259         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT0\_READ\_TO\_WRITE = 0x1, \textcolor{comment}{// DCT0 read-\/to-\/write turnaround.}}
\DoxyCodeLine{00260         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT0\_WRITE\_TO\_READ = 0x2, \textcolor{comment}{// DCT0 write-\/to-\/read turnaround}}
\DoxyCodeLine{00261         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT1\_READ\_TO\_WRITE = 0x8, \textcolor{comment}{// DCT1 read-\/to-\/write turnaround.}}
\DoxyCodeLine{00262         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_DCT1\_WRITE\_TO\_READ = 0x10, \textcolor{comment}{// DCT1 write-\/to-\/read turnaround}}
\DoxyCodeLine{00263         MEMORY\_CONTROLLER\_TURNAROUNDS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_TURNAROUNDS\_\_ALL = 0x1b, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00264         MEMORY\_CONTROLLER\_RBD\_QUEUE = 0xe4, \textcolor{comment}{// Memory Controller RBD Queue Events}}
\DoxyCodeLine{00265         MEMORY\_CONTROLLER\_RBD\_QUEUE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_RBD\_QUEUE\_\_COUNTER\_REACHED = 0x4, \textcolor{comment}{// D18F2x[1}}
\DoxyCodeLine{00266         MEMORY\_CONTROLLER\_RBD\_QUEUE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_RBD\_QUEUE\_\_BANK\_CLOSED = 0x8, \textcolor{comment}{// Bank is closed due to bank conflict with an outstanding request in the RBD queue.}}
\DoxyCodeLine{00267         MEMORY\_CONTROLLER\_RBD\_QUEUE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_RBD\_QUEUE\_\_ALL = 0xc, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00268         MEMORY\_CONTROLLER\_1\_PAGE = 0xe5, \textcolor{comment}{// DRAM Controller 1 Page Table Events}}
\DoxyCodeLine{00269         MEMORY\_CONTROLLER\_1\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_PAGE\_TABLE\_OVERFLOW = 0x1, \textcolor{comment}{// Page Table Overflow}}
\DoxyCodeLine{00270         MEMORY\_CONTROLLER\_1\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_STALE\_TABLE\_ENTRY\_HITS = 0x2, \textcolor{comment}{// Number of stale table entry hits. (hit on a page closed too soon).}}
\DoxyCodeLine{00271         MEMORY\_CONTROLLER\_1\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_PAGE\_TABLE\_IDLE\_CYCLE\_LIMIT\_INCREMENTED = 0x4, \textcolor{comment}{// Page table idle cycle limit incremented.}}
\DoxyCodeLine{00272         MEMORY\_CONTROLLER\_1\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_PAGE\_TABLE\_IDLE\_CYCLE\_LIMIT\_DECREMENTED = 0x8, \textcolor{comment}{// Page table idle cycle limit decremented.}}
\DoxyCodeLine{00273         MEMORY\_CONTROLLER\_1\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_PAGE\_TABLE\_CLOSED\_INACTIVITY = 0x10, \textcolor{comment}{// Page table is closed due to row inactivity.}}
\DoxyCodeLine{00274         MEMORY\_CONTROLLER\_1\_PAGE\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_PAGE\_TABLE\_EVENTS\_\_ALL = 0x1f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00275         THERMAL\_STATUS = 0xe8, \textcolor{comment}{// Thermal Status}}
\DoxyCodeLine{00276         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM12H\_THERMAL\_STATUS\_\_MEMHOT\_L\_ASSERTIONS = 0x1, \textcolor{comment}{// MEMHOT\_L assertions.}}
\DoxyCodeLine{00277         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM12H\_THERMAL\_STATUS\_\_HTC\_TRANSITIONS = 0x4, \textcolor{comment}{// Number of times the HTC transitions from inactive to active.}}
\DoxyCodeLine{00278         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM12H\_THERMAL\_STATUS\_\_CLOCKS\_HTC\_P\_STATE\_INACTIVE = 0x20, \textcolor{comment}{// Number of clocks HTC P-\/state is inactive.}}
\DoxyCodeLine{00279         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM12H\_THERMAL\_STATUS\_\_CLOCKS\_HTC\_P\_STATE\_ACTIVE = 0x40, \textcolor{comment}{// Number of clocks HTC P-\/state is active}}
\DoxyCodeLine{00280         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM12H\_THERMAL\_STATUS\_\_PROCHOT\_L\_ASSERTIONS = 0x80, \textcolor{comment}{// PROCHOT\_L asserted by an external source and the assertion causes a P-\/state change.}}
\DoxyCodeLine{00281         THERMAL\_STATUS\_\_MASK\_\_AMD64\_FAM12H\_THERMAL\_STATUS\_\_ALL = 0xe5, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00282         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO = 0xe9, \textcolor{comment}{// CPU/IO Requests to Memory/IO}}
\DoxyCodeLine{00283         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM12H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_I\_O\_TO\_I\_O = 0x1, \textcolor{comment}{// IO to IO}}
\DoxyCodeLine{00284         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM12H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_I\_O\_TO\_MEM = 0x2, \textcolor{comment}{// IO to Mem}}
\DoxyCodeLine{00285         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM12H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_CPU\_TO\_I\_O = 0x4, \textcolor{comment}{// CPU to IO}}
\DoxyCodeLine{00286         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM12H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_CPU\_TO\_MEM = 0x8, \textcolor{comment}{// CPU to Mem}}
\DoxyCodeLine{00287         CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_MASK\_\_AMD64\_FAM12H\_CPU\_IO\_REQUESTS\_TO\_MEMORY\_IO\_\_ALL = 0x0f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00288         CACHE\_BLOCK = 0xea, \textcolor{comment}{// Cache Block Commands}}
\DoxyCodeLine{00289         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM12H\_CACHE\_BLOCK\_\_VICTIM\_WRITEBACK = 0x1, \textcolor{comment}{// Victim Block (Writeback)}}
\DoxyCodeLine{00290         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM12H\_CACHE\_BLOCK\_\_DCACHE\_LOAD\_MISS = 0x4, \textcolor{comment}{// Read Block (Dcache load miss refill)}}
\DoxyCodeLine{00291         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM12H\_CACHE\_BLOCK\_\_SHARED\_ICACHE\_REFILL = 0x8, \textcolor{comment}{// Read Block Shared (Icache refill)}}
\DoxyCodeLine{00292         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM12H\_CACHE\_BLOCK\_\_READ\_BLOCK\_MODIFIED = 0x10, \textcolor{comment}{// Read Block Modified (Dcache store miss refill)}}
\DoxyCodeLine{00293         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM12H\_CACHE\_BLOCK\_\_READ\_TO\_DIRTY = 0x20, \textcolor{comment}{// Change-\/to-\/Dirty (first store to clean block already in cache)}}
\DoxyCodeLine{00294         CACHE\_BLOCK\_\_MASK\_\_AMD64\_FAM12H\_CACHE\_BLOCK\_\_ALL = 0x3d, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00295         SIZED\_COMMANDS = 0xeb, \textcolor{comment}{// Sized Commands}}
\DoxyCodeLine{00296         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM12H\_SIZED\_COMMANDS\_\_NON\_POSTED\_WRITE\_BYTE = 0x1, \textcolor{comment}{// Non-\/Posted SzWr Byte (1-\/32 bytes) Legacy or mapped IO}}
\DoxyCodeLine{00297         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM12H\_SIZED\_COMMANDS\_\_NON\_POSTED\_WRITE\_DWORD = 0x2, \textcolor{comment}{// Non-\/Posted SzWr DW (1-\/16 dwords) Legacy or mapped IO}}
\DoxyCodeLine{00298         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM12H\_SIZED\_COMMANDS\_\_POSTED\_WRITE\_BYTE = 0x4, \textcolor{comment}{// Posted SzWr Byte (1-\/32 bytes) Subcache-\/line DMA writes}}
\DoxyCodeLine{00299         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM12H\_SIZED\_COMMANDS\_\_POSTED\_WRITE\_DWORD = 0x8, \textcolor{comment}{// Posted SzWr DW (1-\/16 dwords) Block-\/oriented DMA writes}}
\DoxyCodeLine{00300         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM12H\_SIZED\_COMMANDS\_\_READ\_BYTE\_4\_BYTES = 0x10, \textcolor{comment}{// SzRd Byte (4 bytes) Legacy or mapped IO}}
\DoxyCodeLine{00301         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM12H\_SIZED\_COMMANDS\_\_READ\_DWORD\_1\_16\_DWORDS = 0x20, \textcolor{comment}{// SzRd DW (1-\/16 dwords) Block-\/oriented DMA reads}}
\DoxyCodeLine{00302         SIZED\_COMMANDS\_\_MASK\_\_AMD64\_FAM12H\_SIZED\_COMMANDS\_\_ALL = 0x3f, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00303         PROBE = 0xec, \textcolor{comment}{// Probe Responses and Upstream Requests}}
\DoxyCodeLine{00304         PROBE\_\_MASK\_\_AMD64\_FAM12H\_PROBE\_\_MISS = 0x1, \textcolor{comment}{// Probe miss}}
\DoxyCodeLine{00305         PROBE\_\_MASK\_\_AMD64\_FAM12H\_PROBE\_\_HIT\_CLEAN = 0x2, \textcolor{comment}{// Probe hit clean}}
\DoxyCodeLine{00306         PROBE\_\_MASK\_\_AMD64\_FAM12H\_PROBE\_\_HIT\_DIRTY\_NO\_MEMORY\_CANCEL = 0x4, \textcolor{comment}{// Probe hit dirty without memory cancel (probed by Sized Write or Change2Dirty)}}
\DoxyCodeLine{00307         PROBE\_\_MASK\_\_AMD64\_FAM12H\_PROBE\_\_HIT\_DIRTY\_WITH\_MEMORY\_CANCEL = 0x8, \textcolor{comment}{// Probe hit dirty with memory cancel (probed by DMA read or cache refill request)}}
\DoxyCodeLine{00308         PROBE\_\_MASK\_\_AMD64\_FAM12H\_PROBE\_\_UPSTREAM\_HIGH\_PRIORITY\_READS = 0x10, \textcolor{comment}{// Upstream high priority reads.}}
\DoxyCodeLine{00309         PROBE\_\_MASK\_\_AMD64\_FAM12H\_PROBE\_\_UPSTREAM\_LOW\_PRIORITY\_READS = 0x20, \textcolor{comment}{// Upstream low priority reads.}}
\DoxyCodeLine{00310         PROBE\_\_MASK\_\_AMD64\_FAM12H\_PROBE\_\_UPSTREAM\_LOW\_PRIORITY\_WRITES = 0x80, \textcolor{comment}{// Upstream low priority writes.}}
\DoxyCodeLine{00311         PROBE\_\_MASK\_\_AMD64\_FAM12H\_PROBE\_\_ALL = 0xbf, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00312         DEV = 0xee, \textcolor{comment}{// DEV Events}}
\DoxyCodeLine{00313         DEV\_\_MASK\_\_AMD64\_FAM12H\_DEV\_\_DEV\_HIT = 0x10, \textcolor{comment}{// DEV hit}}
\DoxyCodeLine{00314         DEV\_\_MASK\_\_AMD64\_FAM12H\_DEV\_\_DEV\_MISS = 0x20, \textcolor{comment}{// DEV miss}}
\DoxyCodeLine{00315         DEV\_\_MASK\_\_AMD64\_FAM12H\_DEV\_\_DEV\_ERROR = 0x40, \textcolor{comment}{// DEV error}}
\DoxyCodeLine{00316         DEV\_\_MASK\_\_AMD64\_FAM12H\_DEV\_\_ALL = 0x70, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00317         MEMORY\_CONTROLLER\_REQUESTS = 0x1f0, \textcolor{comment}{// Memory Controller Requests}}
\DoxyCodeLine{00318         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_REQUESTS\_\_32\_BYTES\_WRITES = 0x8, \textcolor{comment}{// 32 Bytes Sized Writes}}
\DoxyCodeLine{00319         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_REQUESTS\_\_64\_BYTES\_WRITES = 0x10, \textcolor{comment}{// 64 Bytes Sized Writes}}
\DoxyCodeLine{00320         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_REQUESTS\_\_32\_BYTES\_READS = 0x20, \textcolor{comment}{// 32 Bytes Sized Reads}}
\DoxyCodeLine{00321         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_REQUESTS\_\_64\_BYTES\_READS = 0x40, \textcolor{comment}{// 64 Byte Sized Reads}}
\DoxyCodeLine{00322         MEMORY\_CONTROLLER\_REQUESTS\_\_MASK\_\_AMD64\_FAM12H\_MEMORY\_CONTROLLER\_REQUESTS\_\_ALL = 0x78, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00323         SIDEBAND\_SIGNALS = 0x1e9, \textcolor{comment}{// Sideband Signals and Special Cycles}}
\DoxyCodeLine{00324         SIDEBAND\_SIGNALS\_\_MASK\_\_AMD64\_FAM12H\_SIDEBAND\_SIGNALS\_\_STOPGRANT = 0x2, \textcolor{comment}{// STOPGRANT}}
\DoxyCodeLine{00325         SIDEBAND\_SIGNALS\_\_MASK\_\_AMD64\_FAM12H\_SIDEBAND\_SIGNALS\_\_SHUTDOWN = 0x4, \textcolor{comment}{// SHUTDOWN}}
\DoxyCodeLine{00326         SIDEBAND\_SIGNALS\_\_MASK\_\_AMD64\_FAM12H\_SIDEBAND\_SIGNALS\_\_WBINVD = 0x8, \textcolor{comment}{// WBINVD}}
\DoxyCodeLine{00327         SIDEBAND\_SIGNALS\_\_MASK\_\_AMD64\_FAM12H\_SIDEBAND\_SIGNALS\_\_INVD = 0x10, \textcolor{comment}{// INVD}}
\DoxyCodeLine{00328         SIDEBAND\_SIGNALS\_\_MASK\_\_AMD64\_FAM12H\_SIDEBAND\_SIGNALS\_\_ALL = 0x1e, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00329         INTERRUPT\_EVENTS = 0x1ea, \textcolor{comment}{// Interrupt Events}}
\DoxyCodeLine{00330         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM12H\_INTERRUPT\_EVENTS\_\_FIXED\_AND\_LPA = 0x1, \textcolor{comment}{// Fixed and LPA}}
\DoxyCodeLine{00331         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM12H\_INTERRUPT\_EVENTS\_\_LPA = 0x2, \textcolor{comment}{// LPA}}
\DoxyCodeLine{00332         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM12H\_INTERRUPT\_EVENTS\_\_SMI = 0x4, \textcolor{comment}{// SMI}}
\DoxyCodeLine{00333         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM12H\_INTERRUPT\_EVENTS\_\_NMI = 0x8, \textcolor{comment}{// NMI}}
\DoxyCodeLine{00334         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM12H\_INTERRUPT\_EVENTS\_\_INIT = 0x10, \textcolor{comment}{// INIT}}
\DoxyCodeLine{00335         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM12H\_INTERRUPT\_EVENTS\_\_STARTUP = 0x20, \textcolor{comment}{// STARTUP}}
\DoxyCodeLine{00336         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM12H\_INTERRUPT\_EVENTS\_\_INT = 0x40, \textcolor{comment}{// INT}}
\DoxyCodeLine{00337         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM12H\_INTERRUPT\_EVENTS\_\_EOI = 0x80, \textcolor{comment}{// EOI}}
\DoxyCodeLine{00338         INTERRUPT\_EVENTS\_\_MASK\_\_AMD64\_FAM12H\_INTERRUPT\_EVENTS\_\_ALL = 0xff, \textcolor{comment}{// All sub-\/events selected}}
\DoxyCodeLine{00339         }
\DoxyCodeLine{00340     \};}
\DoxyCodeLine{00341 \};}
\DoxyCodeLine{00342 }
\DoxyCodeLine{00343 \textcolor{keyword}{namespace }fam12h = optkit::amd64::fam12h;}

\end{DoxyCode}
