============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 14:21:51 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.304953s wall, 0.687500s user + 0.093750s system = 0.781250s CPU (59.9%)

RUN-1004 : used memory is 264 MB, reserved memory is 240 MB, peak memory is 269 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93772020973568"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4247722655744"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93772020973568"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83163451752448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 35 trigger nets, 35 data nets.
KIT-1004 : Chipwatcher code = 1001010100001011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=35,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb0100001,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb01001110,32'sb01010100}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=112) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=112) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=35,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb0100001,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb01001110,32'sb01010100}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=35,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb0100001,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb01001110,32'sb01010100}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=35,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb0100001,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb01001110,32'sb01010100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=112)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=112)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=35,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb0100001,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb01001110,32'sb01010100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=35,BUS_CTRL_NUM=90,BUS_WIDTH='{32'sb01,32'sb010000,32'sb010000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb0100001,32'sb0100010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb01001110,32'sb01010100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 12382/21 useful/useless nets, 10460/13 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 12095/6 useful/useless nets, 10864/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 12079/16 useful/useless nets, 10852/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 389 better
SYN-1014 : Optimize round 2
SYN-1032 : 11805/30 useful/useless nets, 10578/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 12258/2 useful/useless nets, 11034/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50057, tnet num: 12258, tinst num: 11033, tnode num: 60973, tedge num: 81227.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12258 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 212 (3.50), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 212 (3.50), #lev = 7 (1.85)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 502 instances into 212 LUTs, name keeping = 74%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 356 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.725112s wall, 1.031250s user + 0.062500s system = 1.093750s CPU (63.4%)

RUN-1004 : used memory is 290 MB, reserved memory is 268 MB, peak memory is 403 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.735851s wall, 1.718750s user + 0.078125s system = 1.796875s CPU (65.7%)

RUN-1004 : used memory is 290 MB, reserved memory is 268 MB, peak memory is 403 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[15] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net ISP/data_in[7] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[14] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net ISP/data_in[6] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[13] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net ISP/data_in[5] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[12] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net ISP/data_in[4] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[11] will be merged to another kept net isp_din[11]
SYN-5055 WARNING: The kept net ISP/data_in[3] will be merged to another kept net isp_din[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 11333/1 useful/useless nets, 10097/0 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (242 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10097 instances
RUN-0007 : 6106 luts, 3086 seqs, 498 mslices, 270 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 11333 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6712 nets have 2 pins
RUN-1001 : 3310 nets have [3 - 5] pins
RUN-1001 : 799 nets have [6 - 10] pins
RUN-1001 : 292 nets have [11 - 20] pins
RUN-1001 : 196 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1376     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     711     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  56   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 76
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10095 instances, 6106 luts, 3086 seqs, 768 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48047, tnet num: 11331, tinst num: 10095, tnode num: 58302, tedge num: 78756.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11331 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.975107s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (65.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.593e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10095.
PHY-3001 : Level 1 #clusters 1428.
PHY-3001 : End clustering;  0.102289s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (76.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 796975, overlap = 306.375
PHY-3002 : Step(2): len = 714392, overlap = 307.344
PHY-3002 : Step(3): len = 525008, overlap = 405.125
PHY-3002 : Step(4): len = 461422, overlap = 434.562
PHY-3002 : Step(5): len = 382805, overlap = 537.031
PHY-3002 : Step(6): len = 325262, overlap = 579.438
PHY-3002 : Step(7): len = 270886, overlap = 642.625
PHY-3002 : Step(8): len = 236210, overlap = 675.312
PHY-3002 : Step(9): len = 207235, overlap = 699.812
PHY-3002 : Step(10): len = 188113, overlap = 729.781
PHY-3002 : Step(11): len = 164600, overlap = 778.125
PHY-3002 : Step(12): len = 154285, overlap = 820.031
PHY-3002 : Step(13): len = 136991, overlap = 864.906
PHY-3002 : Step(14): len = 129809, overlap = 873.469
PHY-3002 : Step(15): len = 118902, overlap = 906.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.81584e-06
PHY-3002 : Step(16): len = 130521, overlap = 862.938
PHY-3002 : Step(17): len = 169683, overlap = 731.562
PHY-3002 : Step(18): len = 182074, overlap = 673.438
PHY-3002 : Step(19): len = 186811, overlap = 674.938
PHY-3002 : Step(20): len = 182019, overlap = 656.344
PHY-3002 : Step(21): len = 179001, overlap = 636.719
PHY-3002 : Step(22): len = 173914, overlap = 622.125
PHY-3002 : Step(23): len = 171305, overlap = 614.438
PHY-3002 : Step(24): len = 168234, overlap = 626.219
PHY-3002 : Step(25): len = 166740, overlap = 623.438
PHY-3002 : Step(26): len = 166363, overlap = 623.094
PHY-3002 : Step(27): len = 166829, overlap = 624.344
PHY-3002 : Step(28): len = 166372, overlap = 617.438
PHY-3002 : Step(29): len = 166069, overlap = 626.188
PHY-3002 : Step(30): len = 164765, overlap = 627.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.63168e-06
PHY-3002 : Step(31): len = 170511, overlap = 607.531
PHY-3002 : Step(32): len = 185003, overlap = 579.062
PHY-3002 : Step(33): len = 191618, overlap = 550.781
PHY-3002 : Step(34): len = 194825, overlap = 533.844
PHY-3002 : Step(35): len = 195542, overlap = 528.438
PHY-3002 : Step(36): len = 195239, overlap = 528.875
PHY-3002 : Step(37): len = 194443, overlap = 518.656
PHY-3002 : Step(38): len = 194000, overlap = 510.094
PHY-3002 : Step(39): len = 193622, overlap = 526.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.26337e-06
PHY-3002 : Step(40): len = 204339, overlap = 497.5
PHY-3002 : Step(41): len = 220438, overlap = 459.125
PHY-3002 : Step(42): len = 229616, overlap = 423.812
PHY-3002 : Step(43): len = 233589, overlap = 389.062
PHY-3002 : Step(44): len = 233458, overlap = 364.781
PHY-3002 : Step(45): len = 232464, overlap = 356.156
PHY-3002 : Step(46): len = 229876, overlap = 377.375
PHY-3002 : Step(47): len = 229295, overlap = 383.969
PHY-3002 : Step(48): len = 228141, overlap = 401.094
PHY-3002 : Step(49): len = 229034, overlap = 395.719
PHY-3002 : Step(50): len = 229517, overlap = 400.969
PHY-3002 : Step(51): len = 230406, overlap = 410.625
PHY-3002 : Step(52): len = 231263, overlap = 418.312
PHY-3002 : Step(53): len = 231608, overlap = 418.469
PHY-3002 : Step(54): len = 232045, overlap = 402.25
PHY-3002 : Step(55): len = 232864, overlap = 420.094
PHY-3002 : Step(56): len = 232724, overlap = 440.781
PHY-3002 : Step(57): len = 231538, overlap = 433.531
PHY-3002 : Step(58): len = 231534, overlap = 426.562
PHY-3002 : Step(59): len = 231057, overlap = 426.312
PHY-3002 : Step(60): len = 231019, overlap = 412.312
PHY-3002 : Step(61): len = 230357, overlap = 413.438
PHY-3002 : Step(62): len = 229747, overlap = 438.312
PHY-3002 : Step(63): len = 229303, overlap = 455.031
PHY-3002 : Step(64): len = 228230, overlap = 449.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.45267e-05
PHY-3002 : Step(65): len = 239139, overlap = 440.5
PHY-3002 : Step(66): len = 254771, overlap = 401.438
PHY-3002 : Step(67): len = 264267, overlap = 364.5
PHY-3002 : Step(68): len = 268280, overlap = 342.375
PHY-3002 : Step(69): len = 268362, overlap = 355.344
PHY-3002 : Step(70): len = 268001, overlap = 361.531
PHY-3002 : Step(71): len = 266987, overlap = 350.812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.90535e-05
PHY-3002 : Step(72): len = 278344, overlap = 323.625
PHY-3002 : Step(73): len = 290552, overlap = 316.75
PHY-3002 : Step(74): len = 299719, overlap = 282.812
PHY-3002 : Step(75): len = 304077, overlap = 249.656
PHY-3002 : Step(76): len = 305154, overlap = 251.438
PHY-3002 : Step(77): len = 306722, overlap = 253.031
PHY-3002 : Step(78): len = 306855, overlap = 241.562
PHY-3002 : Step(79): len = 306797, overlap = 228.188
PHY-3002 : Step(80): len = 307160, overlap = 232.656
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.8107e-05
PHY-3002 : Step(81): len = 319666, overlap = 225.531
PHY-3002 : Step(82): len = 331977, overlap = 197.219
PHY-3002 : Step(83): len = 336290, overlap = 183.344
PHY-3002 : Step(84): len = 339620, overlap = 166.5
PHY-3002 : Step(85): len = 343608, overlap = 156.688
PHY-3002 : Step(86): len = 346231, overlap = 160.781
PHY-3002 : Step(87): len = 345793, overlap = 163.844
PHY-3002 : Step(88): len = 345257, overlap = 162.969
PHY-3002 : Step(89): len = 345019, overlap = 171.031
PHY-3002 : Step(90): len = 344584, overlap = 185.719
PHY-3002 : Step(91): len = 343726, overlap = 184.188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000116214
PHY-3002 : Step(92): len = 355200, overlap = 173.938
PHY-3002 : Step(93): len = 366250, overlap = 158.594
PHY-3002 : Step(94): len = 369118, overlap = 129.625
PHY-3002 : Step(95): len = 371735, overlap = 122.281
PHY-3002 : Step(96): len = 373420, overlap = 109.688
PHY-3002 : Step(97): len = 373980, overlap = 110.375
PHY-3002 : Step(98): len = 372938, overlap = 118.344
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000218503
PHY-3002 : Step(99): len = 381941, overlap = 112.938
PHY-3002 : Step(100): len = 392020, overlap = 91.25
PHY-3002 : Step(101): len = 394358, overlap = 85.1562
PHY-3002 : Step(102): len = 395439, overlap = 81.7812
PHY-3002 : Step(103): len = 397688, overlap = 75.5625
PHY-3002 : Step(104): len = 399091, overlap = 77.2188
PHY-3002 : Step(105): len = 398671, overlap = 88.5312
PHY-3002 : Step(106): len = 399630, overlap = 90.0938
PHY-3002 : Step(107): len = 401222, overlap = 83.3125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000437007
PHY-3002 : Step(108): len = 408036, overlap = 78.2812
PHY-3002 : Step(109): len = 414517, overlap = 70.9688
PHY-3002 : Step(110): len = 416669, overlap = 66.5
PHY-3002 : Step(111): len = 418765, overlap = 67.375
PHY-3002 : Step(112): len = 421781, overlap = 67.8125
PHY-3002 : Step(113): len = 423769, overlap = 58.2188
PHY-3002 : Step(114): len = 422795, overlap = 58.5625
PHY-3002 : Step(115): len = 422868, overlap = 68.375
PHY-3002 : Step(116): len = 423291, overlap = 69.4688
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000783313
PHY-3002 : Step(117): len = 427014, overlap = 61.8125
PHY-3002 : Step(118): len = 430574, overlap = 54.9688
PHY-3002 : Step(119): len = 431169, overlap = 64.1875
PHY-3002 : Step(120): len = 432402, overlap = 67.4062
PHY-3002 : Step(121): len = 435594, overlap = 63.0938
PHY-3002 : Step(122): len = 439604, overlap = 60.875
PHY-3002 : Step(123): len = 440489, overlap = 61.3125
PHY-3002 : Step(124): len = 442514, overlap = 58.625
PHY-3002 : Step(125): len = 444984, overlap = 60.125
PHY-3002 : Step(126): len = 447911, overlap = 53.4375
PHY-3002 : Step(127): len = 447446, overlap = 57.1875
PHY-3002 : Step(128): len = 448711, overlap = 62.25
PHY-3002 : Step(129): len = 449404, overlap = 59.875
PHY-3002 : Step(130): len = 449443, overlap = 60.375
PHY-3002 : Step(131): len = 447810, overlap = 53.5
PHY-3002 : Step(132): len = 447146, overlap = 60.0938
PHY-3002 : Step(133): len = 447153, overlap = 64.5938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00130208
PHY-3002 : Step(134): len = 449242, overlap = 58.0938
PHY-3002 : Step(135): len = 451193, overlap = 53.4688
PHY-3002 : Step(136): len = 451761, overlap = 55.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026415s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11333.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 575432, over cnt = 1357(3%), over = 7536, worst = 49
PHY-1001 : End global iterations;  0.307991s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (30.4%)

PHY-1001 : Congestion index: top1 = 80.60, top5 = 61.68, top10 = 52.07, top15 = 45.82.
PHY-3001 : End congestion estimation;  0.419346s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (41.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11331 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.396474s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (55.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000195514
PHY-3002 : Step(137): len = 479277, overlap = 25.4375
PHY-3002 : Step(138): len = 479347, overlap = 24.0312
PHY-3002 : Step(139): len = 478195, overlap = 24.8438
PHY-3002 : Step(140): len = 476858, overlap = 22.8438
PHY-3002 : Step(141): len = 476573, overlap = 19.5
PHY-3002 : Step(142): len = 477142, overlap = 13.25
PHY-3002 : Step(143): len = 476423, overlap = 13.2188
PHY-3002 : Step(144): len = 476447, overlap = 14.75
PHY-3002 : Step(145): len = 476206, overlap = 12.7812
PHY-3002 : Step(146): len = 474797, overlap = 14.0938
PHY-3002 : Step(147): len = 473670, overlap = 15.125
PHY-3002 : Step(148): len = 471925, overlap = 17.25
PHY-3002 : Step(149): len = 470171, overlap = 20.4688
PHY-3002 : Step(150): len = 468432, overlap = 22.4062
PHY-3002 : Step(151): len = 467167, overlap = 24.5938
PHY-3002 : Step(152): len = 465043, overlap = 23.625
PHY-3002 : Step(153): len = 463212, overlap = 23.75
PHY-3002 : Step(154): len = 461860, overlap = 23.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000391028
PHY-3002 : Step(155): len = 463916, overlap = 22
PHY-3002 : Step(156): len = 469153, overlap = 23.5938
PHY-3002 : Step(157): len = 471179, overlap = 21.25
PHY-3002 : Step(158): len = 472981, overlap = 19.9688
PHY-3002 : Step(159): len = 474015, overlap = 19.2812
PHY-3002 : Step(160): len = 474055, overlap = 18.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000782056
PHY-3002 : Step(161): len = 477267, overlap = 20.0312
PHY-3002 : Step(162): len = 483188, overlap = 18.0312
PHY-3002 : Step(163): len = 484851, overlap = 17.8438
PHY-3002 : Step(164): len = 486262, overlap = 14.6562
PHY-3002 : Step(165): len = 488050, overlap = 12.3438
PHY-3002 : Step(166): len = 489931, overlap = 10.875
PHY-3002 : Step(167): len = 491083, overlap = 9.59375
PHY-3002 : Step(168): len = 491780, overlap = 9.53125
PHY-3002 : Step(169): len = 491586, overlap = 8.5
PHY-3002 : Step(170): len = 490884, overlap = 8.5625
PHY-3002 : Step(171): len = 489391, overlap = 6.8125
PHY-3002 : Step(172): len = 488168, overlap = 4
PHY-3002 : Step(173): len = 487659, overlap = 4.5625
PHY-3002 : Step(174): len = 486952, overlap = 4.3125
PHY-3002 : Step(175): len = 487050, overlap = 4.125
PHY-3002 : Step(176): len = 486617, overlap = 7.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00156411
PHY-3002 : Step(177): len = 488360, overlap = 7.84375
PHY-3002 : Step(178): len = 492007, overlap = 3.25
PHY-3002 : Step(179): len = 496862, overlap = 2.25
PHY-3002 : Step(180): len = 499594, overlap = 2.875
PHY-3002 : Step(181): len = 500106, overlap = 2.8125
PHY-3002 : Step(182): len = 500476, overlap = 1.6875
PHY-3002 : Step(183): len = 502171, overlap = 2
PHY-3002 : Step(184): len = 502023, overlap = 4.28125
PHY-3002 : Step(185): len = 502364, overlap = 5.09375
PHY-3002 : Step(186): len = 502854, overlap = 6.21875
PHY-3002 : Step(187): len = 502310, overlap = 5.90625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00312823
PHY-3002 : Step(188): len = 502839, overlap = 5.84375
PHY-3002 : Step(189): len = 504098, overlap = 6.28125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 42/11333.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 597600, over cnt = 1766(5%), over = 7312, worst = 44
PHY-1001 : End global iterations;  0.367500s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (51.0%)

PHY-1001 : Congestion index: top1 = 76.96, top5 = 56.97, top10 = 49.08, top15 = 44.49.
PHY-3001 : End congestion estimation;  0.497950s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (62.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11331 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.403516s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (73.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000192718
PHY-3002 : Step(190): len = 504965, overlap = 89.125
PHY-3002 : Step(191): len = 502058, overlap = 77.6875
PHY-3002 : Step(192): len = 498058, overlap = 67.3125
PHY-3002 : Step(193): len = 493659, overlap = 62.8125
PHY-3002 : Step(194): len = 488858, overlap = 62.125
PHY-3002 : Step(195): len = 483843, overlap = 62.1875
PHY-3002 : Step(196): len = 479620, overlap = 58.5
PHY-3002 : Step(197): len = 476249, overlap = 48.7188
PHY-3002 : Step(198): len = 472840, overlap = 44.3125
PHY-3002 : Step(199): len = 469241, overlap = 43.7188
PHY-3002 : Step(200): len = 465560, overlap = 45.0312
PHY-3002 : Step(201): len = 461313, overlap = 46.8438
PHY-3002 : Step(202): len = 458312, overlap = 46.5
PHY-3002 : Step(203): len = 455926, overlap = 48.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000385435
PHY-3002 : Step(204): len = 457937, overlap = 46.9062
PHY-3002 : Step(205): len = 461153, overlap = 45.0625
PHY-3002 : Step(206): len = 461556, overlap = 44.3125
PHY-3002 : Step(207): len = 462507, overlap = 43.5
PHY-3002 : Step(208): len = 462752, overlap = 40.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00077087
PHY-3002 : Step(209): len = 465991, overlap = 36.5
PHY-3002 : Step(210): len = 471864, overlap = 30.5
PHY-3002 : Step(211): len = 475604, overlap = 29.8125
PHY-3002 : Step(212): len = 475407, overlap = 31.8438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48047, tnet num: 11331, tinst num: 10095, tnode num: 58302, tedge num: 78756.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 223.94 peak overflow 2.38
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 311/11333.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 577384, over cnt = 1859(5%), over = 6483, worst = 30
PHY-1001 : End global iterations;  0.400726s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (89.7%)

PHY-1001 : Congestion index: top1 = 63.12, top5 = 50.67, top10 = 44.66, top15 = 41.04.
PHY-1001 : End incremental global routing;  0.527621s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (85.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11331 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.403616s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (81.3%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9986 has valid locations, 42 needs to be replaced
PHY-3001 : design contains 10132 instances, 6111 luts, 3118 seqs, 768 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 479083
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9593/11370.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 580488, over cnt = 1864(5%), over = 6498, worst = 30
PHY-1001 : End global iterations;  0.076440s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (40.9%)

PHY-1001 : Congestion index: top1 = 63.34, top5 = 50.82, top10 = 44.74, top15 = 41.10.
PHY-3001 : End congestion estimation;  0.218266s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (57.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 48195, tnet num: 11368, tinst num: 10132, tnode num: 58546, tedge num: 78978.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11368 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.196324s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (65.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(213): len = 478932, overlap = 0
PHY-3002 : Step(214): len = 478904, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9604/11370.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 580072, over cnt = 1868(5%), over = 6513, worst = 30
PHY-1001 : End global iterations;  0.068487s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (91.3%)

PHY-1001 : Congestion index: top1 = 63.58, top5 = 50.85, top10 = 44.81, top15 = 41.15.
PHY-3001 : End congestion estimation;  0.218479s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (78.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11368 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.411491s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (30.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000743441
PHY-3002 : Step(215): len = 478932, overlap = 32
PHY-3002 : Step(216): len = 479169, overlap = 31.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00148688
PHY-3002 : Step(217): len = 479142, overlap = 31.9062
PHY-3002 : Step(218): len = 479219, overlap = 31.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00297377
PHY-3002 : Step(219): len = 479291, overlap = 31.8438
PHY-3002 : Step(220): len = 479291, overlap = 31.8438
PHY-3001 : Final: Len = 479291, Over = 31.8438
PHY-3001 : End incremental placement;  2.380722s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (57.8%)

OPT-1001 : Total overflow 224.50 peak overflow 2.38
OPT-1001 : End high-fanout net optimization;  3.556679s wall, 2.234375s user + 0.062500s system = 2.296875s CPU (64.6%)

OPT-1001 : Current memory(MB): used = 514, reserve = 495, peak = 518.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9598/11370.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 580880, over cnt = 1853(5%), over = 6386, worst = 30
PHY-1002 : len = 613112, over cnt = 1043(2%), over = 2572, worst = 30
PHY-1002 : len = 633344, over cnt = 411(1%), over = 809, worst = 15
PHY-1002 : len = 638392, over cnt = 167(0%), over = 287, worst = 6
PHY-1002 : len = 641840, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.650220s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (84.1%)

PHY-1001 : Congestion index: top1 = 50.80, top5 = 44.29, top10 = 40.72, top15 = 38.42.
OPT-1001 : End congestion update;  0.792103s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (86.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11368 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.343705s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (59.1%)

OPT-0007 : Start: WNS -3145 TNS -32661 NUM_FEPS 24
OPT-0007 : Iter 1: improved WNS -3145 TNS -31735 NUM_FEPS 22 with 19 cells processed and 500 slack improved
OPT-0007 : Iter 2: improved WNS -3145 TNS -31735 NUM_FEPS 22 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.157532s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (76.9%)

OPT-1001 : Current memory(MB): used = 514, reserve = 495, peak = 518.
OPT-1001 : End physical optimization;  5.699529s wall, 3.875000s user + 0.125000s system = 4.000000s CPU (70.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6111 LUT to BLE ...
SYN-4008 : Packed 6111 LUT and 1154 SEQ to BLE.
SYN-4003 : Packing 1964 remaining SEQ's ...
SYN-4005 : Packed 1497 SEQ with LUT/SLICE
SYN-4006 : 3615 single LUT's are left
SYN-4006 : 467 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6578/7913 primitive instances ...
PHY-3001 : End packing;  0.440888s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (56.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4546 instances
RUN-1001 : 2204 mslices, 2205 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 10415 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5509 nets have 2 pins
RUN-1001 : 3445 nets have [3 - 5] pins
RUN-1001 : 897 nets have [6 - 10] pins
RUN-1001 : 308 nets have [11 - 20] pins
RUN-1001 : 240 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4544 instances, 4409 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 496993, Over = 95.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5361/10415.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635160, over cnt = 1215(3%), over = 1914, worst = 9
PHY-1002 : len = 641336, over cnt = 712(2%), over = 943, worst = 7
PHY-1002 : len = 650192, over cnt = 156(0%), over = 192, worst = 4
PHY-1002 : len = 651120, over cnt = 98(0%), over = 118, worst = 3
PHY-1002 : len = 652616, over cnt = 17(0%), over = 23, worst = 3
PHY-1001 : End global iterations;  0.712877s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (57.0%)

PHY-1001 : Congestion index: top1 = 53.41, top5 = 45.89, top10 = 41.86, top15 = 39.23.
PHY-3001 : End congestion estimation;  0.916530s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (58.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45442, tnet num: 10413, tinst num: 4544, tnode num: 53573, tedge num: 76967.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.313293s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (69.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.9746e-05
PHY-3002 : Step(221): len = 488497, overlap = 104.75
PHY-3002 : Step(222): len = 483246, overlap = 113.75
PHY-3002 : Step(223): len = 479214, overlap = 113.75
PHY-3002 : Step(224): len = 476366, overlap = 115.75
PHY-3002 : Step(225): len = 473927, overlap = 122.5
PHY-3002 : Step(226): len = 471885, overlap = 129
PHY-3002 : Step(227): len = 470618, overlap = 135.5
PHY-3002 : Step(228): len = 469513, overlap = 137
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000139492
PHY-3002 : Step(229): len = 474091, overlap = 122.75
PHY-3002 : Step(230): len = 481570, overlap = 108.75
PHY-3002 : Step(231): len = 483299, overlap = 106.75
PHY-3002 : Step(232): len = 485514, overlap = 102
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000278984
PHY-3002 : Step(233): len = 493553, overlap = 87
PHY-3002 : Step(234): len = 501852, overlap = 71.75
PHY-3002 : Step(235): len = 504888, overlap = 69.75
PHY-3002 : Step(236): len = 504391, overlap = 69
PHY-3002 : Step(237): len = 503878, overlap = 71.75
PHY-3002 : Step(238): len = 504381, overlap = 71
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.929102s wall, 0.234375s user + 0.328125s system = 0.562500s CPU (60.5%)

PHY-3001 : Trial Legalized: Len = 540060
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 511/10415.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 654904, over cnt = 1527(4%), over = 2605, worst = 9
PHY-1002 : len = 665664, over cnt = 816(2%), over = 1187, worst = 6
PHY-1002 : len = 673744, over cnt = 344(0%), over = 485, worst = 6
PHY-1002 : len = 679184, over cnt = 79(0%), over = 98, worst = 3
PHY-1002 : len = 680344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.966662s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (71.1%)

PHY-1001 : Congestion index: top1 = 52.76, top5 = 46.33, top10 = 42.55, top15 = 39.95.
PHY-3001 : End congestion estimation;  1.197413s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (63.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.452102s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (55.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000165679
PHY-3002 : Step(239): len = 525388, overlap = 13.25
PHY-3002 : Step(240): len = 517654, overlap = 21.25
PHY-3002 : Step(241): len = 511419, overlap = 29
PHY-3002 : Step(242): len = 506456, overlap = 40.5
PHY-3002 : Step(243): len = 503224, overlap = 50
PHY-3002 : Step(244): len = 501691, overlap = 53.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000331358
PHY-3002 : Step(245): len = 508758, overlap = 48
PHY-3002 : Step(246): len = 512978, overlap = 46
PHY-3002 : Step(247): len = 515513, overlap = 41
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000662716
PHY-3002 : Step(248): len = 520968, overlap = 37
PHY-3002 : Step(249): len = 530481, overlap = 31.25
PHY-3002 : Step(250): len = 531492, overlap = 32.25
PHY-3002 : Step(251): len = 531744, overlap = 33
PHY-3002 : Step(252): len = 533173, overlap = 36.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010323s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 545782, Over = 0
PHY-3001 : Spreading special nets. 39 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028173s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.5%)

PHY-3001 : 53 instances has been re-located, deltaX = 10, deltaY = 38, maxDist = 1.
PHY-3001 : Final: Len = 546686, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45442, tnet num: 10413, tinst num: 4544, tnode num: 53573, tedge num: 76967.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.032930s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (62.0%)

RUN-1004 : used memory is 480 MB, reserved memory is 472 MB, peak memory is 532 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2515/10415.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 674720, over cnt = 1376(3%), over = 2213, worst = 6
PHY-1002 : len = 683616, over cnt = 640(1%), over = 830, worst = 6
PHY-1002 : len = 689592, over cnt = 265(0%), over = 330, worst = 4
PHY-1002 : len = 692616, over cnt = 45(0%), over = 58, worst = 4
PHY-1002 : len = 693304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.966807s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (79.2%)

PHY-1001 : Congestion index: top1 = 50.60, top5 = 44.58, top10 = 41.26, top15 = 38.98.
PHY-1001 : End incremental global routing;  1.180287s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (82.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10413 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.428477s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (83.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4439 has valid locations, 3 needs to be replaced
PHY-3001 : design contains 4546 instances, 4411 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 547410
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9540/10419.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 693968, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 693984, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 694032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.266468s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (64.5%)

PHY-1001 : Congestion index: top1 = 50.58, top5 = 44.63, top10 = 41.30, top15 = 39.00.
PHY-3001 : End congestion estimation;  0.474796s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (72.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45470, tnet num: 10417, tinst num: 4546, tnode num: 53609, tedge num: 77017.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10417 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.435380s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (49.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(253): len = 546898, overlap = 0
PHY-3002 : Step(254): len = 546899, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9540/10419.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 693544, over cnt = 16(0%), over = 22, worst = 6
PHY-1002 : len = 693736, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 693808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.272180s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (80.4%)

PHY-1001 : Congestion index: top1 = 50.65, top5 = 44.63, top10 = 41.29, top15 = 39.00.
PHY-3001 : End congestion estimation;  0.476801s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (72.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10417 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.444405s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (73.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000230196
PHY-3002 : Step(255): len = 546973, overlap = 0.25
PHY-3002 : Step(256): len = 546973, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004136s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 547031, Over = 0
PHY-3001 : End spreading;  0.026590s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.8%)

PHY-3001 : Final: Len = 547031, Over = 0
PHY-3001 : End incremental placement;  3.102082s wall, 1.875000s user + 0.031250s system = 1.906250s CPU (61.5%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.994942s wall, 3.375000s user + 0.046875s system = 3.421875s CPU (68.5%)

OPT-1001 : Current memory(MB): used = 542, reserve = 526, peak = 544.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9539/10419.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 693880, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 693960, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 693968, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 693984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.355360s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (74.7%)

PHY-1001 : Congestion index: top1 = 50.71, top5 = 44.62, top10 = 41.30, top15 = 38.99.
OPT-1001 : End congestion update;  0.543836s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (77.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10417 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.364691s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (77.1%)

OPT-0007 : Start: WNS -3055 TNS -30288 NUM_FEPS 20
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4442 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4546 instances, 4411 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 555837, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027217s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.4%)

PHY-3001 : 3 instances has been re-located, deltaX = 1, deltaY = 3, maxDist = 2.
PHY-3001 : Final: Len = 555815, Over = 0
PHY-3001 : End incremental legalization;  0.206595s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (37.8%)

OPT-0007 : Iter 1: improved WNS -3005 TNS -14673 NUM_FEPS 17 with 37 cells processed and 12173 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4442 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4546 instances, 4411 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 556495, Over = 0
PHY-3001 : End spreading;  0.027258s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.3%)

PHY-3001 : Final: Len = 556495, Over = 0
PHY-3001 : End incremental legalization;  0.201726s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (92.9%)

OPT-0007 : Iter 2: improved WNS -2955 TNS -12773 NUM_FEPS 17 with 11 cells processed and 2386 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4442 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4546 instances, 4411 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 557777, Over = 0
PHY-3001 : End spreading;  0.027927s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.9%)

PHY-3001 : Final: Len = 557777, Over = 0
PHY-3001 : End incremental legalization;  0.214717s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (72.8%)

OPT-0007 : Iter 3: improved WNS -2905 TNS -12673 NUM_FEPS 17 with 4 cells processed and 243 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4442 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4546 instances, 4411 slices, 146 macros(768 instances: 498 mslices 270 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 557639, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027396s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (57.0%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 557679, Over = 0
PHY-3001 : End incremental legalization;  0.208395s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (82.5%)

OPT-0007 : Iter 4: improved WNS -2855 TNS -12573 NUM_FEPS 17 with 3 cells processed and 249 slack improved
OPT-0007 : Iter 5: improved WNS -2855 TNS -12573 NUM_FEPS 17 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  2.063496s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (75.0%)

OPT-1001 : Current memory(MB): used = 544, reserve = 528, peak = 546.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10417 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346490s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (67.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9368/10419.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 704304, over cnt = 46(0%), over = 67, worst = 4
PHY-1002 : len = 704520, over cnt = 20(0%), over = 27, worst = 3
PHY-1002 : len = 704688, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 704768, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 704784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.500610s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (28.1%)

PHY-1001 : Congestion index: top1 = 50.93, top5 = 44.75, top10 = 41.43, top15 = 39.12.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10417 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.359668s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (26.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2855 TNS -12573 NUM_FEPS 17
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 50.517241
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2855ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10419 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10419 nets
OPT-1001 : End physical optimization;  9.706874s wall, 6.171875s user + 0.062500s system = 6.234375s CPU (64.2%)

RUN-1003 : finish command "place" in  30.117746s wall, 16.531250s user + 1.125000s system = 17.656250s CPU (58.6%)

RUN-1004 : used memory is 478 MB, reserved memory is 460 MB, peak memory is 546 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.132100s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (70.4%)

RUN-1004 : used memory is 478 MB, reserved memory is 461 MB, peak memory is 546 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4548 instances
RUN-1001 : 2204 mslices, 2207 lslices, 101 pads, 28 brams, 3 dsps
RUN-1001 : There are total 10419 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5507 nets have 2 pins
RUN-1001 : 3450 nets have [3 - 5] pins
RUN-1001 : 896 nets have [6 - 10] pins
RUN-1001 : 309 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45470, tnet num: 10417, tinst num: 4546, tnode num: 53609, tedge num: 77017.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2204 mslices, 2207 lslices, 101 pads, 28 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10417 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 671944, over cnt = 1433(4%), over = 2410, worst = 9
PHY-1002 : len = 681440, over cnt = 807(2%), over = 1197, worst = 6
PHY-1002 : len = 691752, over cnt = 227(0%), over = 313, worst = 4
PHY-1002 : len = 695384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.802153s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (74.0%)

PHY-1001 : Congestion index: top1 = 51.14, top5 = 44.55, top10 = 41.02, top15 = 38.73.
PHY-1001 : End global routing;  0.995752s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (73.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 545, reserve = 530, peak = 546.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 797, reserve = 784, peak = 797.
PHY-1001 : End build detailed router design. 2.796209s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (43.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 122128, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.592975s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (15.7%)

PHY-1001 : Current memory(MB): used = 832, reserve = 820, peak = 832.
PHY-1001 : End phase 1; 1.598764s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (15.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.81922e+06, over cnt = 595(0%), over = 595, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 836, reserve = 823, peak = 836.
PHY-1001 : End initial routed; 14.815025s wall, 7.125000s user + 0.203125s system = 7.328125s CPU (49.5%)

PHY-1001 : Update timing.....
PHY-1001 : 213/9741(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.290   |  -97.636  |  64   
RUN-1001 :   Hold   |   0.081   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.605566s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (58.4%)

PHY-1001 : Current memory(MB): used = 845, reserve = 832, peak = 845.
PHY-1001 : End phase 2; 16.420653s wall, 8.062500s user + 0.203125s system = 8.265625s CPU (50.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 23 pins with SWNS -3.152ns STNS -92.057ns FEP 64.
PHY-1001 : End OPT Iter 1; 0.134457s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (34.9%)

PHY-1022 : len = 1.81931e+06, over cnt = 608(0%), over = 608, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.262845s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (59.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.79902e+06, over cnt = 140(0%), over = 140, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.825495s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (81.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.79691e+06, over cnt = 20(0%), over = 20, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.221126s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.79687e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.129968s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (60.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.79687e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.110353s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (70.8%)

PHY-1001 : Update timing.....
PHY-1001 : 213/9741(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.152   |  -92.735  |  64   
RUN-1001 :   Hold   |   0.089   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.609392s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (47.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 181 feed throughs used by 127 nets
PHY-1001 : End commit to database; 1.143031s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (54.7%)

PHY-1001 : Current memory(MB): used = 912, reserve = 902, peak = 912.
PHY-1001 : End phase 3; 4.495911s wall, 2.500000s user + 0.015625s system = 2.515625s CPU (56.0%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 22 pins with SWNS -3.152ns STNS -90.730ns FEP 64.
PHY-1001 : End OPT Iter 1; 0.152968s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (40.9%)

PHY-1022 : len = 1.79687e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.268736s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (69.8%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.152ns, -90.730ns, 64}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.79682e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.101452s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (61.6%)

PHY-1001 : Update timing.....
PHY-1001 : 213/9741(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.152   |  -93.157  |  64   
RUN-1001 :   Hold   |   0.089   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.609010s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (63.1%)

PHY-1001 : Current memory(MB): used = 917, reserve = 908, peak = 917.
PHY-1001 : End phase 4; 2.004541s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (63.9%)

PHY-1003 : Routed, final wirelength = 1.79682e+06
PHY-1001 : Current memory(MB): used = 920, reserve = 911, peak = 920.
PHY-1001 : End export database. 0.033315s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  27.585067s wall, 13.437500s user + 0.218750s system = 13.656250s CPU (49.5%)

RUN-1003 : finish command "route" in  30.028149s wall, 15.078125s user + 0.265625s system = 15.343750s CPU (51.1%)

RUN-1004 : used memory is 822 MB, reserved memory is 813 MB, peak memory is 920 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8044   out of  19600   41.04%
#reg                     3251   out of  19600   16.59%
#le                      8503
  #lut only              5252   out of   8503   61.77%
  #reg only               459   out of   8503    5.40%
  #lut&reg               2792   out of   8503   32.84%
#dsp                        3   out of     29   10.34%
#bram                      20   out of     64   31.25%
  #bram9k                  20
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1608
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    252
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    206
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               142
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 80
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8503   |7276    |768     |3267    |28      |3       |
|  ISP                               |AHBISP                                        |1208   |655     |317     |684     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |588    |302     |145     |332     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |69     |40      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |4       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |73     |35      |18      |48      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |65     |33      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |4       |0       |6       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |64     |39      |18      |39      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |7      |7       |0       |7       |2       |0       |
|    u_bypass                        |bypass                                        |139    |99      |40      |41      |0       |0       |
|    u_demosaic                      |demosaic                                      |389    |162     |132     |267     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |101    |32      |30      |74      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |66     |23      |23      |43      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |80     |35      |29      |52      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |80     |45      |33      |61      |0       |0       |
|    u_gamma                         |gamma                                         |34     |34      |0       |18      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |16     |16      |0       |12      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |4      |4       |0       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |4      |4       |0       |2       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |4      |4       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |14     |14      |0       |12      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |35     |24      |0       |17      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |5      |5       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |6      |6       |0       |2       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |6      |6       |0       |4       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |3      |3       |0       |2       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |4      |4       |0       |3       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |20     |20      |0       |9       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |132    |93      |18      |102     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |10     |10      |0       |10      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |36     |26      |0       |36      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |29     |29      |0       |29      |0       |0       |
|  sd_reader                         |sd_reader                                     |618    |511     |100     |254     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |285    |246     |34      |142     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |764    |590     |118     |412     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |388    |264     |72      |266     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |148    |112     |18      |120     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |16     |16      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |31      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |35     |35      |0       |35      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |155    |91      |30      |115     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |31     |13      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |21     |18      |0       |21      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |39     |28      |0       |39      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |376    |326     |46      |146     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |57     |45      |12      |25      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |62     |62      |0       |21      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |43     |35      |4       |29      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |127    |109     |18      |39      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |87     |75      |12      |32      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |4949   |4888    |51      |1368    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |152    |87      |65      |36      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |541    |334     |93      |332     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |541    |334     |93      |332     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |233    |137     |0       |217     |0       |0       |
|        reg_inst                    |register                                      |233    |137     |0       |217     |0       |0       |
|      trigger_inst                  |trigger                                       |308    |197     |93      |115     |0       |0       |
|        bus_inst                    |bus_top                                       |92     |52      |36      |23      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                       |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |43     |22      |18      |10      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                       |46     |28      |18      |10      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det                                       |1      |1       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |109    |80      |29      |59      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5461  
    #2          2       1990  
    #3          3       854   
    #4          4       606   
    #5        5-10      957   
    #6        11-50     469   
    #7       51-100      18   
    #8       101-500     2    
  Average     3.15            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.331057s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (116.2%)

RUN-1004 : used memory is 823 MB, reserved memory is 814 MB, peak memory is 920 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45470, tnet num: 10417, tinst num: 4546, tnode num: 53609, tedge num: 77017.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10417 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 462cf43e66a25bbb5068b43aa458552591c233d9bdfbd528dbf5c3441b1d00df -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4546
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10419, pip num: 118973
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 181
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3161 valid insts, and 321959 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000110101001010100001011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.907408s wall, 91.687500s user + 1.125000s system = 92.812500s CPU (548.9%)

RUN-1004 : used memory is 972 MB, reserved memory is 958 MB, peak memory is 1088 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_142151.log"
