###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Wed May  4 16:34:15 2022
#  Design:            NextZ80
#  Command:           eval_legacy {timeDesign -postCTS}
###############################################################
Path 1: MET (0.060 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.217 (P)          0.237 (P)
          Arrival:=          5.417              2.836
 
Clock Gating Setup:-         0.000
    Required Time:=          5.417
     Launch Clock:-          2.836
        Data Path:-          2.520
            Slack:=          0.060
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                         -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                -      A->Q  F     BUX20           3  0.135   0.124       -    2.732  
  CLK__L1_N0                  -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I1/Q                -      A->Q  F     BUX20          16  0.078   0.104       -    2.836  
  CLK__L2_N1                  -      -     -     (net)          16      -       -       -        -  
  RC_CG_HIER_INST4/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.063   0.243   2.277    5.356  
  RC_CG_HIER_INST4/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST4/g12/B      -      B     F     AND2X2          1  0.104   0.000       -    5.356  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                (ns)    (ns)  Given     (ns)  
#                                                                                 To           
#                                                                              Start           
#                                                                              Point           
#--------------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                     -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20           3  0.207   0.116      -    5.324  
  CLK__L1_N0              -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I1/Q            -      A->Q  R     BUX20          16  0.084   0.093      -    5.417  
  CLK__L2_N1              -      -     -     (net)          16      -       -      -        -  
  RC_CG_HIER_INST4/g12/A  -      A     R     AND2X2         16  0.066   0.012      -    5.417  
#--------------------------------------------------------------------------------------------
Path 2: MET (0.100 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.217 (P)          0.237 (P)
          Arrival:=          5.417              2.836
 
Clock Gating Setup:-         0.000
    Required Time:=          5.417
     Launch Clock:-          2.836
        Data Path:-          2.481
            Slack:=          0.100
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                         -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                -      A->Q  F     BUX20           3  0.135   0.124       -    2.732  
  CLK__L1_N0                  -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I1/Q                -      A->Q  F     BUX20          16  0.078   0.104       -    2.836  
  CLK__L2_N1                  -      -     -     (net)          16      -       -       -        -  
  RC_CG_HIER_INST3/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.063   0.241   2.239    5.317  
  RC_CG_HIER_INST3/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST3/g12/B      -      B     F     AND2X2          1  0.103   0.000       -    5.317  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                (ns)    (ns)  Given     (ns)  
#                                                                                 To           
#                                                                              Start           
#                                                                              Point           
#--------------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                     -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20           3  0.207   0.116      -    5.324  
  CLK__L1_N0              -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I1/Q            -      A->Q  R     BUX20          16  0.084   0.093      -    5.417  
  CLK__L2_N1              -      -     -     (net)          16      -       -      -        -  
  RC_CG_HIER_INST3/g12/A  -      A     R     AND2X2         16  0.066   0.012      -    5.417  
#--------------------------------------------------------------------------------------------
Path 3: MET (1.161 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.218 (P)          0.236 (P)
          Arrival:=          5.418              2.836
 
Clock Gating Setup:-         0.000
    Required Time:=          5.418
     Launch Clock:-          2.836
        Data Path:-          1.421
            Slack:=          1.161
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                         -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                -      A->Q  F     BUX20           3  0.135   0.124       -    2.732  
  CLK__L1_N0                  -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I1/Q                -      A->Q  F     BUX20          16  0.078   0.104       -    2.836  
  CLK__L2_N1                  -      -     -     (net)          16      -       -       -        -  
  RC_CG_HIER_INST2/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.063   0.264   1.158    4.257  
  RC_CG_HIER_INST2/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST2/g12/B      -      B     F     AND2X2          1  0.127   0.001       -    4.257  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                (ns)    (ns)  Given     (ns)  
#                                                                                 To           
#                                                                              Start           
#                                                                              Point           
#--------------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                     -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20           3  0.207   0.116      -    5.324  
  CLK__L1_N0              -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I1/Q            -      A->Q  R     BUX20          16  0.084   0.094      -    5.418  
  CLK__L2_N1              -      -     -     (net)          16      -       -      -        -  
  RC_CG_HIER_INST2/g12/A  -      A     R     AND2X2         16  0.066   0.013      -    5.418  
#--------------------------------------------------------------------------------------------
Path 4: MET (1.309 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.216 (P)          0.242 (P)
          Arrival:=          5.416              2.842
 
Clock Gating Setup:-         0.000
    Required Time:=          5.416
     Launch Clock:-          2.842
        Data Path:-          1.266
            Slack:=          1.309
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.113       -    2.842  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.082   0.304   0.961    4.108  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/B      -      B     F     AND2X4          1  0.169   0.001       -    4.108  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.090      -    5.417  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A  -      A     R     AND2X4         17  0.065   0.006      -    5.417  
#--------------------------------------------------------------------------------------------------------------
Path 5: MET (1.314 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST10/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST10/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.218 (P)          0.236 (P)
          Arrival:=          5.418              2.836
 
Clock Gating Setup:-         0.000
    Required Time:=          5.418
     Launch Clock:-          2.836
        Data Path:-          1.268
            Slack:=          1.314
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                   -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20           3  0.135   0.124       -    2.732  
  CLK__L1_N0                            -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I1/Q                          -      A->Q  F     BUX20          16  0.078   0.104       -    2.836  
  CLK__L2_N1                            -      -     -     (net)          16      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.063   0.210   1.058    4.104  
  CPU_REGS_RC_CG_HIER_INST10/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g12/B      -      B     R     AND2X2          1  0.130   0.001       -    4.104  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                          (ns)    (ns)  Given     (ns)  
#                                                                                           To           
#                                                                                        Start           
#                                                                                        Point           
#------------------------------------------------------------------------------------------------------
  CLK                               -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                               -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                      -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                        -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                      -      A->Q  R     BUX20          17  0.084   0.091      -    5.418  
  CLK__L2_N2                        -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_RC_CG_HIER_INST10/g12/A  -      A     R     AND2X2         17  0.066   0.007      -    5.418  
#------------------------------------------------------------------------------------------------------
Path 6: MET (1.318 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.226 (P)          0.243 (P)
          Arrival:=          5.426              2.842
 
Clock Gating Setup:-         0.000
    Required Time:=          5.426
     Launch Clock:-          2.842
        Data Path:-          1.266
            Slack:=          1.318
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.114       -    2.842  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.082   0.298   0.968    4.109  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/B      -      B     F     AND2X4          1  0.163   0.001       -    4.109  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.105      -    5.426  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A  -      A     R     AND2X4         40  0.088   0.009      -    5.426  
#--------------------------------------------------------------------------------------------------------------
Path 7: MET (1.319 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.226 (P)          0.242 (P)
          Arrival:=          5.426              2.842
 
Clock Gating Setup:-         0.000
    Required Time:=          5.426
     Launch Clock:-          2.842
        Data Path:-          1.265
            Slack:=          1.319
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.113       -    2.842  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.082   0.300   0.965    4.107  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/B      -      B     F     AND2X4          1  0.167   0.001       -    4.107  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.105      -    5.426  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A  -      A     R     AND2X4         40  0.088   0.009      -    5.426  
#--------------------------------------------------------------------------------------------------------------
Path 8: MET (1.319 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.216 (P)          0.242 (P)
          Arrival:=          5.416              2.842
 
Clock Gating Setup:-         0.000
    Required Time:=          5.416
     Launch Clock:-          2.842
        Data Path:-          1.256
            Slack:=          1.319
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.113       -    2.842  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.082   0.294   0.961    4.097  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/B      -      B     F     AND2X4          1  0.159   0.002       -    4.097  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.090      -    5.416  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A  -      A     R     AND2X4         17  0.065   0.006      -    5.416  
#--------------------------------------------------------------------------------------------------------------
Path 9: MET (1.329 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.216 (P)          0.242 (P)
          Arrival:=          5.416              2.842
 
Clock Gating Setup:-         0.000
    Required Time:=          5.416
     Launch Clock:-          2.842
        Data Path:-          1.246
            Slack:=          1.329
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.113       -    2.842  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.082   0.294   0.952    4.088  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/B      -      B     F     AND2X4          1  0.159   0.001       -    4.088  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.090      -    5.416  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A  -      A     R     AND2X4         17  0.065   0.006      -    5.416  
#--------------------------------------------------------------------------------------------------------------
Path 10: MET (1.335 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.216 (P)          0.242 (P)
          Arrival:=          5.416              2.842
 
Clock Gating Setup:-         0.000
    Required Time:=          5.416
     Launch Clock:-          2.842
        Data Path:-          1.239
            Slack:=          1.335
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.113       -    2.842  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.082   0.298   0.941    4.082  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/B      -      B     F     AND2X4          1  0.164   0.001       -    4.082  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.090      -    5.417  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A  -      A     R     AND2X4         17  0.065   0.006      -    5.417  
#--------------------------------------------------------------------------------------------------------------
Path 11: MET (1.342 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.226 (P)          0.243 (P)
          Arrival:=          5.426              2.842
 
Clock Gating Setup:-         0.000
    Required Time:=          5.426
     Launch Clock:-          2.842
        Data Path:-          1.242
            Slack:=          1.342
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.114       -    2.843  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.082   0.293   0.949    4.084  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/B      -      B     F     AND2X4          1  0.157   0.001       -    4.084  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.105      -    5.426  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A  -      A     R     AND2X4         40  0.088   0.009      -    5.426  
#--------------------------------------------------------------------------------------------------------------
Path 12: MET (1.349 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.226 (P)          0.242 (P)
          Arrival:=          5.426              2.842
 
Clock Gating Setup:-         0.000
    Required Time:=          5.426
     Launch Clock:-          2.842
        Data Path:-          1.234
            Slack:=          1.349
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.113       -    2.842  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.082   0.290   0.944    4.077  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/B      -      B     F     AND2X4          1  0.155   0.001       -    4.077  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.105      -    5.426  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A  -      A     R     AND2X4         40  0.088   0.009      -    5.426  
#--------------------------------------------------------------------------------------------------------------
Path 13: MET (1.358 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.222 (P)          0.246 (P)
          Arrival:=          5.422              2.846
 
Clock Gating Setup:-         0.000
    Required Time:=          5.422
     Launch Clock:-          2.846
        Data Path:-          1.218
            Slack:=          1.358
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.117       -    2.846  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.290   0.929    4.064  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/B      -      B     R     AND2X4          1  0.257   0.002       -    4.064  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.095      -    5.422  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A  -      A     R     AND2X4         17  0.067   0.011      -    5.422  
#--------------------------------------------------------------------------------------------------------------
Path 14: MET (1.368 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.247 (P)
          Arrival:=          5.427              2.847
 
Clock Gating Setup:-         0.000
    Required Time:=          5.427
     Launch Clock:-          2.847
        Data Path:-          1.213
            Slack:=          1.368
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.118       -    2.847  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.283   0.930    4.059  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/B      -      B     R     AND2X4          1  0.247   0.001       -    4.059  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.106      -    5.427  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A  -      A     R     AND2X4         40  0.088   0.010      -    5.427  
#--------------------------------------------------------------------------------------------------------------
Path 15: MET (1.376 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.223 (P)          0.247 (P)
          Arrival:=          5.423              2.847
 
Clock Gating Setup:-         0.000
    Required Time:=          5.423
     Launch Clock:-          2.847
        Data Path:-          1.200
            Slack:=          1.376
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.118       -    2.847  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.285   0.914    4.046  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/B      -      B     R     AND2X4          1  0.251   0.001       -    4.046  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.096      -    5.423  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A  -      A     R     AND2X4         17  0.067   0.012      -    5.423  
#--------------------------------------------------------------------------------------------------------------
Path 16: MET (1.379 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.247 (P)
          Arrival:=          5.427              2.847
 
Clock Gating Setup:-         0.000
    Required Time:=          5.427
     Launch Clock:-          2.847
        Data Path:-          1.202
            Slack:=          1.379
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.118       -    2.847  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.281   0.921    4.049  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/B      -      B     R     AND2X4          1  0.243   0.001       -    4.049  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.106      -    5.427  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A  -      A     R     AND2X4         40  0.088   0.010      -    5.427  
#--------------------------------------------------------------------------------------------------------------
Path 17: MET (1.380 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.247 (P)
          Arrival:=          5.427              2.847
 
Clock Gating Setup:-         0.000
    Required Time:=          5.427
     Launch Clock:-          2.847
        Data Path:-          1.201
            Slack:=          1.380
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.118       -    2.847  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.287   0.914    4.047  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/B      -      B     R     AND2X4          1  0.253   0.002       -    4.047  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.106      -    5.427  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A  -      A     R     AND2X4         40  0.088   0.010      -    5.427  
#--------------------------------------------------------------------------------------------------------------
Path 18: MET (1.386 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.245 (P)
          Arrival:=          5.427              2.845
 
Clock Gating Setup:-         0.000
    Required Time:=          5.427
     Launch Clock:-          2.845
        Data Path:-          1.196
            Slack:=          1.386
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.116       -    2.845  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.226   0.970    4.041  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/B      -      B     R     AND2X4          1  0.153   0.001       -    4.041  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.106      -    5.427  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A  -      A     R     AND2X4         40  0.088   0.010      -    5.427  
#--------------------------------------------------------------------------------------------------------------
Path 19: MET (1.393 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.247 (P)
          Arrival:=          5.427              2.847
 
Clock Gating Setup:-         0.000
    Required Time:=          5.427
     Launch Clock:-          2.847
        Data Path:-          1.187
            Slack:=          1.393
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.118       -    2.847  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.261   0.926    4.034  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/B      -      B     R     AND2X4          1  0.209   0.001       -    4.034  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.106      -    5.427  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A  -      A     R     AND2X4         40  0.088   0.010      -    5.427  
#--------------------------------------------------------------------------------------------------------------
Path 20: MET (1.415 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.226 (P)          0.246 (P)
          Arrival:=          5.426              2.846
 
Clock Gating Setup:-         0.000
    Required Time:=          5.426
     Launch Clock:-          2.846
        Data Path:-          1.165
            Slack:=          1.415
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.117       -    2.846  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.246   0.919    4.011  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/B      -      B     R     AND2X4          1  0.186   0.001       -    4.011  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.105      -    5.426  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A  -      A     R     AND2X4         40  0.088   0.009      -    5.426  
#--------------------------------------------------------------------------------------------------------------
Path 21: MET (1.418 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.246 (P)
          Arrival:=          5.427              2.846
 
Clock Gating Setup:-         0.000
    Required Time:=          5.427
     Launch Clock:-          2.846
        Data Path:-          1.162
            Slack:=          1.418
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.117       -    2.846  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.250   0.912    4.008  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/B      -      B     R     AND2X4          1  0.192   0.001       -    4.008  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.105      -    5.427  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A  -      A     R     AND2X4         40  0.088   0.010      -    5.427  
#--------------------------------------------------------------------------------------------------------------
Path 22: MET (1.459 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.216 (P)          0.244 (P)
          Arrival:=          5.416              2.844
 
Clock Gating Setup:-         0.000
    Required Time:=          5.416
     Launch Clock:-          2.844
        Data Path:-          1.113
            Slack:=          1.459
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.115       -    2.844  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.083   0.294   0.820    3.957  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/B      -      B     F     AND2X4          1  0.158   0.001       -    3.957  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.089      -    5.416  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A  -      A     R     AND2X4         17  0.065   0.005      -    5.416  
#--------------------------------------------------------------------------------------------------------------
Path 23: MET (1.465 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.216 (P)          0.245 (P)
          Arrival:=          5.416              2.845
 
Clock Gating Setup:-         0.000
    Required Time:=          5.416
     Launch Clock:-          2.845
        Data Path:-          1.106
            Slack:=          1.465
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.116       -    2.845  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.083   0.244   0.862    3.951  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/B      -      B     F     AND2X4          1  0.104   0.000       -    3.951  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.090      -    5.417  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A  -      A     R     AND2X4         17  0.065   0.006      -    5.417  
#--------------------------------------------------------------------------------------------------------------
Path 24: MET (1.490 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.215 (P)          0.244 (P)
          Arrival:=          5.415              2.844
 
Clock Gating Setup:-         0.000
    Required Time:=          5.415
     Launch Clock:-          2.844
        Data Path:-          1.081
            Slack:=          1.490
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.115       -    2.844  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.083   0.286   0.794    3.924  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/B      -      B     F     AND2X4          1  0.150   0.001       -    3.924  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.088      -    5.415  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A  -      A     R     AND2X4         17  0.065   0.004      -    5.415  
#--------------------------------------------------------------------------------------------------------------
Path 25: MET (1.496 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.216 (P)          0.241 (P)
          Arrival:=          5.416              2.841
 
Clock Gating Setup:-         0.000
    Required Time:=          5.416
     Launch Clock:-          2.841
        Data Path:-          1.080
            Slack:=          1.496
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.112       -    2.841  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.082   0.289   0.791    3.921  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/B      -      B     F     AND2X4          1  0.153   0.001       -    3.921  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.090      -    5.416  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A  -      A     R     AND2X4         17  0.065   0.006      -    5.416  
#--------------------------------------------------------------------------------------------------------------
Path 26: MET (1.555 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.225 (P)          0.241 (P)
          Arrival:=          5.425              2.841
 
Clock Gating Setup:-         0.000
    Required Time:=          5.425
     Launch Clock:-          2.841
        Data Path:-          1.029
            Slack:=          1.555
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.112       -    2.841  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.082   0.282   0.747    3.870  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/B      -      B     F     AND2X4          1  0.146   0.001       -    3.870  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.104      -    5.425  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A  -      A     R     AND2X4         40  0.088   0.008      -    5.425  
#--------------------------------------------------------------------------------------------------------------
Path 27: MET (1.578 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.223 (P)          0.245 (P)
          Arrival:=          5.423              2.845
 
Clock Gating Setup:-         0.000
    Required Time:=          5.423
     Launch Clock:-          2.845
        Data Path:-          0.999
            Slack:=          1.578
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.116       -    2.845  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.241   0.758    3.845  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/B      -      B     R     AND2X4          1  0.176   0.001       -    3.845  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.096      -    5.423  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A  -      A     R     AND2X4         17  0.067   0.012      -    5.423  
#--------------------------------------------------------------------------------------------------------------
Path 28: MET (1.590 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.223 (P)          0.245 (P)
          Arrival:=          5.423              2.845
 
Clock Gating Setup:-         0.000
    Required Time:=          5.423
     Launch Clock:-          2.845
        Data Path:-          0.989
            Slack:=          1.590
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.116       -    2.845  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.243   0.746    3.833  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/B      -      B     R     AND2X4          1  0.179   0.001       -    3.833  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                              -      A->Q  R     BUX20          17  0.084   0.096      -    5.423  
  CLK__L2_N2                                -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A  -      A     R     AND2X4         17  0.067   0.012      -    5.423  
#--------------------------------------------------------------------------------------------------------------
Path 29: MET (1.592 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.227 (P)          0.246 (P)
          Arrival:=          5.427              2.846
 
Clock Gating Setup:-         0.000
    Required Time:=          5.427
     Launch Clock:-          2.846
        Data Path:-          0.989
            Slack:=          1.592
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.117       -    2.846  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.239   0.750    3.835  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/B      -      B     R     AND2X4          1  0.173   0.001       -    3.835  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.106      -    5.427  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A  -      A     R     AND2X4         40  0.088   0.010      -    5.427  
#--------------------------------------------------------------------------------------------------------------
Path 30: MET (1.656 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.226 (P)          0.246 (P)
          Arrival:=          5.426              2.846
 
Clock Gating Setup:-         0.000
    Required Time:=          5.426
     Launch Clock:-          2.846
        Data Path:-          0.924
            Slack:=          1.656
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                           -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                                  -      A->Q  F     BUX20           3  0.135   0.121       -    2.729  
  CLK__L1_N0                                    -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I0/Q                                  -      A->Q  F     BUX20          40  0.078   0.117       -    2.846  
  CLK__L2_N0                                    -      -     -     (net)          40      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.083   0.217   0.707    3.770  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/B      -      B     R     AND2X4          1  0.140   0.000       -    3.770  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                  (ns)    (ns)  Given     (ns)  
#                                                                                                   To           
#                                                                                                Start           
#                                                                                                Point           
#--------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                                       -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20           3  0.207   0.113      -    5.321  
  CLK__L1_N0                                -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I0/Q                              -      A->Q  R     BUX20          40  0.083   0.105      -    5.426  
  CLK__L2_N0                                -      -     -     (net)          40      -       -      -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A  -      A     R     AND2X4         40  0.088   0.009      -    5.426  
#--------------------------------------------------------------------------------------------------------------
Path 31: MET (1.928 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST8/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.218 (P)          0.238 (P)
          Arrival:=          5.418              2.838
 
Clock Gating Setup:-         0.000
    Required Time:=          5.418
     Launch Clock:-          2.838
        Data Path:-          0.652
            Slack:=          1.928
     Timing Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                             (ns)    (ns)   Given     (ns)  
#                                                                                               To           
#                                                                                            Start           
#                                                                                            Point           
#----------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                  -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                         -      A->Q  F     BUX20           3  0.135   0.124       -    2.732  
  CLK__L1_N0                           -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I1/Q                         -      A->Q  F     BUX20          16  0.078   0.106       -    2.838  
  CLK__L2_N1                           -      -     -     (net)          16      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.063   0.214   0.438    3.490  
  CPU_REGS_RC_CG_HIER_INST8/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g12/B      -      B     R     AND2X2          1  0.135   0.000       -    3.490  
#----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                         (ns)    (ns)  Given     (ns)  
#                                                                                          To           
#                                                                                       Start           
#                                                                                       Point           
#-----------------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                              -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                       -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                     -      A->Q  R     BUX20          17  0.084   0.091      -    5.418  
  CLK__L2_N2                       -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_RC_CG_HIER_INST8/g12/A  -      A     R     AND2X2         17  0.066   0.007      -    5.418  
#-----------------------------------------------------------------------------------------------------
Path 32: MET (1.984 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.221 (P)          0.237 (P)
          Arrival:=          5.421              2.837
 
Clock Gating Setup:-         0.000
    Required Time:=          5.421
     Launch Clock:-          2.837
        Data Path:-          0.600
            Slack:=          1.984
     Timing Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                             (ns)    (ns)   Given     (ns)  
#                                                                                               To           
#                                                                                            Start           
#                                                                                            Point           
#----------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                  -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                         -      A->Q  F     BUX20           3  0.135   0.124       -    2.732  
  CLK__L1_N0                           -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I1/Q                         -      A->Q  F     BUX20          16  0.078   0.105       -    2.837  
  CLK__L2_N1                           -      -     -     (net)          16      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.063   0.311   0.290    3.437  
  CPU_REGS_RC_CG_HIER_INST5/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g12/B      -      B     F     AND2X4          1  0.174   0.002       -    3.437  
#----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                         (ns)    (ns)  Given     (ns)  
#                                                                                          To           
#                                                                                       Start           
#                                                                                       Point           
#-----------------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                              -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                       -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                     -      A->Q  R     BUX20          17  0.084   0.094      -    5.421  
  CLK__L2_N2                       -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_RC_CG_HIER_INST5/g12/A  -      A     R     AND2X4         17  0.067   0.010      -    5.421  
#-----------------------------------------------------------------------------------------------------
Path 33: MET (1.997 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.221 (P)          0.237 (P)
          Arrival:=          5.421              2.836
 
Clock Gating Setup:-         0.000
    Required Time:=          5.421
     Launch Clock:-          2.836
        Data Path:-          0.588
            Slack:=          1.997
     Timing Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                             (ns)    (ns)   Given     (ns)  
#                                                                                               To           
#                                                                                            Start           
#                                                                                            Point           
#----------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK   F     (arrival)       1  0.135   0.008       -    2.608  
  CLK                                  -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                         -      A->Q  F     BUX20           3  0.135   0.127       -    2.735  
  CLK__L1_N0                           -      -     -     (net)           3      -       -       -        -  
  CLK__L2_I2/Q                         -      A->Q  F     BUX20          17  0.079   0.102       -    2.836  
  CLK__L2_N2                           -      -     -     (net)          17      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.063   0.328   0.260    3.424  
  CPU_REGS_RC_CG_HIER_INST6/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g12/B      -      B     F     AND2X4          1  0.193   0.002       -    3.424  
#----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                         (ns)    (ns)  Given     (ns)  
#                                                                                          To           
#                                                                                       Start           
#                                                                                       Point           
#-----------------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.207   0.008      -    5.208  
  CLK                              -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20           3  0.207   0.119      -    5.327  
  CLK__L1_N0                       -      -     -     (net)           3      -       -      -        -  
  CLK__L2_I2/Q                     -      A->Q  R     BUX20          17  0.084   0.094      -    5.421  
  CLK__L2_N2                       -      -     -     (net)          17      -       -      -        -  
  CPU_REGS_RC_CG_HIER_INST6/g12/A  -      A     R     AND2X4         17  0.067   0.011      -    5.421  
#-----------------------------------------------------------------------------------------------------
Path 34: MET (2.259 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.217 (P)          0.235 (P)
          Arrival:=          5.417              2.835
 
Clock Gating Setup:-         0.000
    Required Time:=          5.417
     Launch Clock:-          2.835
        Data Path:-          0.323
            Slack:=          2.259
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)       1  0.135   0.008    2.608  
  CLK                         -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                -      A->Q   F     BUX20           3  0.135   0.124    2.732  
  CLK__L1_N0                  -      -      -     (net)           3      -       -        -  
  CLK__L2_I1/Q                -      A->Q   F     BUX20          16  0.078   0.103    2.835  
  CLK__L2_N1                  -      -      -     (net)          16      -       -        -  
  RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.063   0.323    3.158  
  RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/g12/B      -      B      F     AND2X4          1  0.123   0.000    3.158  
#------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                     -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20           3  0.207   0.116    5.324  
  CLK__L1_N0              -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q            -      A->Q  R     BUX20          16  0.084   0.093    5.417  
  CLK__L2_N1              -      -     -     (net)          16      -       -        -  
  RC_CG_HIER_INST1/g12/A  -      A     R     AND2X4         16  0.066   0.012    5.417  
#-------------------------------------------------------------------------------------
Path 35: MET (2.262 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST7/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.219 (P)          0.238 (P)
          Arrival:=          5.419              2.838
 
Clock Gating Setup:-         0.000
    Required Time:=          5.419
     Launch Clock:-          2.838
        Data Path:-          0.319
            Slack:=          2.262
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.135   0.008    2.608  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20           3  0.135   0.124    2.732  
  CLK__L1_N0                           -      -      -     (net)           3      -       -        -  
  CLK__L2_I1/Q                         -      A->Q   F     BUX20          16  0.078   0.106    2.838  
  CLK__L2_N1                           -      -      -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.063   0.319    3.157  
  CPU_REGS_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g12/B      -      B      F     AND2X4          1  0.119   0.000    3.157  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20           3  0.207   0.116    5.324  
  CLK__L1_N0                       -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                     -      A->Q  R     BUX20          16  0.084   0.095    5.419  
  CLK__L2_N1                       -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g12/A  -      A     R     AND2X4         16  0.066   0.014    5.419  
#----------------------------------------------------------------------------------------------
Path 36: MET (2.270 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST9/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.219 (P)          0.238 (P)
          Arrival:=          5.419              2.838
 
Clock Gating Setup:-         0.000
    Required Time:=          5.419
     Launch Clock:-          2.838
        Data Path:-          0.310
            Slack:=          2.270
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.135   0.008    2.608  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20           3  0.135   0.124    2.732  
  CLK__L1_N0                           -      -      -     (net)           3      -       -        -  
  CLK__L2_I1/Q                         -      A->Q   F     BUX20          16  0.078   0.106    2.838  
  CLK__L2_N1                           -      -      -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.063   0.310    3.149  
  CPU_REGS_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g12/B      -      B      F     AND2X4          1  0.110   0.000    3.149  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.207   0.008    5.208  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20           3  0.207   0.116    5.324  
  CLK__L1_N0                       -      -     -     (net)           3      -       -        -  
  CLK__L2_I1/Q                     -      A->Q  R     BUX20          16  0.084   0.095    5.419  
  CLK__L2_N1                       -      -     -     (net)          16      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g12/A  -      A     R     AND2X4         16  0.066   0.014    5.419  
#----------------------------------------------------------------------------------------------

