{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "ae76ce2a-0021-4b8a-b7de-fa86dc4d85b9",
   "metadata": {},
   "source": [
    "# FINN Instrumentation Wrapper Flow (Part 1/2)\n",
    "#### **NOTE: Make sure the Jupyter server was started in your FINN repository using the command `./run-docker notebook`, the FINN builds will fail otherwise.**\n",
    "\n",
    "This Jupyter notebook will build a simple model and platform to be used in running the instrumentation wrapper."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "603501b5",
   "metadata": {},
   "source": [
    "## Build the model using the FINN compiler\n",
    "The build flow is similar to the flows described within the other FINN and FINN-examples notebooks. However, there are additional steps added to the default build_dataflow:\\\n",
    "\\\n",
    "`test_step_gen_vitis_xo`\\\n",
    "`test_step_gen_instrumentation_wrapper`\\\n",
    "`test_step_gen_instrwrap_sim` \\\n",
    "`test_step_insert_tlastmarker` \\\n",
    "\\\n",
    "These steps will generate additional output products, namely `.xo` kernel IP files which will be used to link the FINN design and instrumentation wrapper to the hardware platform and allow it to be run through Vitis. They will also generate a Vivado testbench which can be simulated to obtain values to compare against the hardware run. \\\n",
    "\\\n",
    "First, the necessary modules are imported and the model file is given. The model which we will be using is TFC-w1a1, trained on the MNIST dataset. The board name and part are also given. In this case we are targeting the VMK180 from the Versal Prime series, though other Versal boards such as the VCK190 may also be compatible with this build flow. Then, the platform Vitis IP directory to which the `.xo` files will be copied into in order to build the Vitis platform is given."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "20f39e6e",
   "metadata": {},
   "outputs": [],
   "source": [
    "##\n",
    "# Copyright (C) 2023, Advanced Micro Devices, Inc. All rights reserved.\n",
    "##\n",
    "\n",
    "import numpy as np\n",
    "import os\n",
    "import shutil\n",
    "from qonnx.custom_op.registry import getCustomOp\n",
    "\n",
    "import finn.builder.build_dataflow as build\n",
    "import finn.builder.build_dataflow_config as build_cfg\n",
    "import finn.util.data_packing as dpk\n",
    "from finn.custom_op.fpgadataflow.templates import ipgentcl_template\n",
    "from finn.transformation.fpgadataflow.vitis_build import CreateVitisXO\n",
    "from finn.util.hls import CallHLS\n",
    "from finn.transformation.fpgadataflow.insert_tlastmarker import InsertTLastMarker\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "\n",
    "model_file = \"model.onnx\"\n",
    "model_name = \"tfc_w1a1\"\n",
    "\n",
    "platform_name = \"VMK180\"\n",
    "fpga_part = \"xcvm1802-vsva2197-2MP-e-S\"\n",
    "\n",
    "vitis_ip_dir = \"instr_wrap_platform/vitis/ip\""
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7c154f6d",
   "metadata": {},
   "source": [
    "The aforementioned additional steps are then defined.\n",
    "\\\n",
    "\\\n",
    "`test_step_gen_vitis_xo` will take the stitched model created using the FINN compiler and generate the `.xo` file for the FINN design."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "fdaf594e",
   "metadata": {},
   "outputs": [],
   "source": [
    "def test_step_gen_vitis_xo(model, cfg):\n",
    "    xo_dir = cfg.output_dir + \"/xo\"\n",
    "    xo_dir = str(os.path.abspath(xo_dir))\n",
    "    os.makedirs(xo_dir, exist_ok=True)\n",
    "    model = model.transform(CreateVitisXO())\n",
    "    xo_path = model.get_metadata_prop(\"vitis_xo\")\n",
    "    shutil.copy(xo_path, xo_dir)\n",
    "    return model"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0c13aea9",
   "metadata": {},
   "source": [
    "`test_step_gen_instrumentation_wrapper` will first get the input and output properties of the FINN model. It will then use these values to fill out the template found in `templates/instrumentation_wrapper.template.cpp`, and save the filled template to an output file. It will also fill out a template and save a `.tcl` file for use in HLS synthesis of the instrumentation wrapper. These files will then be used to generate the `.xo` file for the instrumentation wrapper."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "815d93cc",
   "metadata": {},
   "outputs": [],
   "source": [
    "def test_step_gen_instrumentation_wrapper(model, cfg):\n",
    "    xo_dir = cfg.output_dir + \"/xo\"\n",
    "    xo_dir = str(os.path.abspath(xo_dir))\n",
    "    os.makedirs(xo_dir, exist_ok=True)\n",
    "    wrapper_output_dir = cfg.output_dir + \"/instrumentation_wrapper\"\n",
    "    wrapper_output_dir = str(os.path.abspath(wrapper_output_dir))\n",
    "    os.makedirs(wrapper_output_dir, exist_ok=True)\n",
    "    # conservative max for pending feature maps: number of layers\n",
    "    pending = len(model.graph.node)\n",
    "    # query the parallelism-dependent folded input shape from the\n",
    "    # node consuming the graph input\n",
    "    inp_name = model.graph.input[0].name\n",
    "    inp_node = getCustomOp(model.find_consumer(inp_name))\n",
    "    inp_shape_folded = list(inp_node.get_folded_input_shape())\n",
    "    inp_stream_width = inp_node.get_instream_width_padded()\n",
    "    # number of beats per input is given by product of folded input\n",
    "    # shape except the last dim (which is the stream width)\n",
    "    ilen = np.prod(inp_shape_folded[:-1])\n",
    "    ti = \"ap_uint<%d>\" % inp_stream_width\n",
    "    # perform the same for the output\n",
    "    out_name = model.graph.output[0].name\n",
    "    out_node = getCustomOp(model.find_producer(out_name))\n",
    "    out_shape_folded = list(out_node.get_folded_output_shape())\n",
    "    out_stream_width = out_node.get_outstream_width_padded()\n",
    "    olen = np.prod(out_shape_folded[:-1])\n",
    "    to = \"ap_uint<%d>\" % out_stream_width\n",
    "    ko = out_shape_folded[-1]\n",
    "    # fill out instrumentation wrapper template\n",
    "    with open(\"templates/instrumentation_wrapper.template.cpp\", \"r\") as f:\n",
    "        instrwrp_cpp = f.read()\n",
    "    instrwrp_cpp = instrwrp_cpp.replace(\"@PENDING@\", str(pending))\n",
    "    instrwrp_cpp = instrwrp_cpp.replace(\"@ILEN@\", str(ilen))\n",
    "    instrwrp_cpp = instrwrp_cpp.replace(\"@OLEN@\", str(olen))\n",
    "    instrwrp_cpp = instrwrp_cpp.replace(\"@TI@\", str(ti))\n",
    "    instrwrp_cpp = instrwrp_cpp.replace(\"@TO@\", str(to))\n",
    "    instrwrp_cpp = instrwrp_cpp.replace(\"@KO@\", str(ko))\n",
    "    with open(wrapper_output_dir + \"/top_instrumentation_wrapper.cpp\", \"w\") as f:\n",
    "        f.write(instrwrp_cpp)\n",
    "    # fill out HLS synthesis tcl template\n",
    "    prjname = \"project_instrwrap\"\n",
    "    ipgentcl = ipgentcl_template\n",
    "    ipgentcl = ipgentcl.replace(\"$PROJECTNAME$\", prjname)\n",
    "    ipgentcl = ipgentcl.replace(\"$HWSRCDIR$\", wrapper_output_dir)\n",
    "    ipgentcl = ipgentcl.replace(\"$TOPFXN$\", \"instrumentation_wrapper\")\n",
    "    ipgentcl = ipgentcl.replace(\"$FPGAPART$\", cfg._resolve_fpga_part())\n",
    "    ipgentcl = ipgentcl.replace(\"$CLKPERIOD$\", str(cfg.synth_clk_period_ns))\n",
    "    ipgentcl = ipgentcl.replace(\"$DEFAULT_DIRECTIVES$\", \"\")\n",
    "    ipgentcl = ipgentcl.replace(\"$EXTRA_DIRECTIVES$\", \"config_export -format xo\")\n",
    "    # use Vitis RTL kernel (.xo) output instead of IP-XACT\n",
    "    ipgentcl = ipgentcl.replace(\"export_design -format ip_catalog\", \"export_design -format xo\")\n",
    "    with open(wrapper_output_dir + \"/hls_syn.tcl\", \"w\") as f:\n",
    "        f.write(ipgentcl)\n",
    "    # build bash script to launch HLS synth and call it\n",
    "    code_gen_dir = wrapper_output_dir\n",
    "    builder = CallHLS()\n",
    "    builder.append_tcl(code_gen_dir + \"/hls_syn.tcl\")\n",
    "    builder.set_ipgen_path(code_gen_dir + \"/{}\".format(prjname))\n",
    "    builder.build(code_gen_dir)\n",
    "    ipgen_path = builder.ipgen_path\n",
    "    assert os.path.isdir(ipgen_path), \"HLS IPGen failed: %s not found\" % (ipgen_path)\n",
    "    ip_path = ipgen_path + \"/sol1/impl/ip\"\n",
    "    assert os.path.isdir(ip_path), \"HLS IPGen failed: %s not found. Check log under %s\" % (\n",
    "        ip_path,\n",
    "        code_gen_dir,\n",
    "    )\n",
    "    xo_path = code_gen_dir + \"/{}/sol1/impl/export.xo\".format(prjname)\n",
    "    xo_instr_path = xo_dir + \"/instrumentation_wrapper.xo\"\n",
    "    shutil.copy(xo_path, xo_instr_path)\n",
    "\n",
    "    return model"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7a3fca77-8767-4cea-a55d-144698c32f06",
   "metadata": {},
   "source": [
    "`test_step_gen_instrwrap_sim` will generate a testbench for the FINN design and instrumentation wrapper, in the form of a `.tcl` script. This can be sourced in Vivado to run the testbench and obtain simulated performance results. The simulation will also produce a checksum value which can be compared with the value obtained from running on the hardware to verify that the design is functioning as expected."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "eb92b872-6c62-4390-9116-60549ff72b8e",
   "metadata": {},
   "outputs": [],
   "source": [
    "def test_step_gen_instrwrap_sim(model, cfg):\n",
    "    sim_output_dir = cfg.output_dir + \"/instrwrap_sim\"\n",
    "    os.makedirs(sim_output_dir, exist_ok=True)\n",
    "    # fill in testbench template\n",
    "    with open(\"templates/instrwrap_testbench.template.sv\", \"r\") as f:\n",
    "        testbench_sv = f.read()\n",
    "    with open(sim_output_dir + \"/instrwrap_testbench.sv\", \"w\") as f:\n",
    "        f.write(testbench_sv)\n",
    "    # fill in testbench project creator template\n",
    "    with open(\"templates/make_instrwrap_sim_proj.template.tcl\", \"r\") as f:\n",
    "        testbench_tcl = f.read()\n",
    "    testbench_tcl = testbench_tcl.replace(\"@FPGA_PART@\", cfg.fpga_part)\n",
    "    with open(sim_output_dir + \"/make_instrwrap_sim_proj.tcl\", \"w\") as f:\n",
    "        f.write(testbench_tcl)\n",
    "\n",
    "    return model"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "49af6a94-1463-45e5-9859-af9e8f3f91e0",
   "metadata": {},
   "source": [
    "`test_step_insert_tlastmarker` will insert a TLastMarker node into the model, right before the final stitched IP is generated. This node will generate a TLAST for the AXI stream output on the hardware. TLAST will be high during the last stream transaction of the output to indicate that the output for one sample is completed, and a new one starts after."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "102e473b-6ef5-4d2f-adc2-0568082c5b0c",
   "metadata": {},
   "outputs": [],
   "source": [
    "def test_step_insert_tlastmarker(model, cfg):\n",
    "    model = model.transform(InsertTLastMarker(\n",
    "        # only insert marker on output (input TLAST is ignored for these use-cases)\n",
    "        both=False,\n",
    "        # use ap_axiu instead of qdma_axis\n",
    "        external=False,\n",
    "        # static number of iterations (based on what the compiler/folding sets up)\n",
    "        dynamic=False\n",
    "    ))\n",
    "    # give a proper name to the inserted node, important for codegen\n",
    "    model.graph.node[-1].name = \"TLastMarker_0\"\n",
    "    # re-run codegen and HLS IP gen, will affect only the new TLastMarker layer assuming\n",
    "    # all other IPs have been generated already\n",
    "    model = model.transform(PrepareIP(cfg._resolve_fpga_part(), cfg._resolve_hls_clk_period()))\n",
    "    model = model.transform(HLSSynthIP())\n",
    "    \n",
    "    return model"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0fb59c1c",
   "metadata": {},
   "source": [
    "With the additional steps defined, they can then be appended to the build flow. The other necessary configurations for the build will also be set."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "3e7a436c",
   "metadata": {},
   "outputs": [],
   "source": [
    "build_steps = build_cfg.default_build_dataflow_steps + [\n",
    "    test_step_gen_vitis_xo,\n",
    "    test_step_gen_instrumentation_wrapper,\n",
    "    test_step_gen_instrwrap_sim,\n",
    "]\n",
    "\n",
    "# insert tlast marker before stitched ip\n",
    "step_stitchedip_ind = build_steps.index(\"step_create_stitched_ip\")\n",
    "build_steps.insert(step_stitchedip_ind, test_step_insert_tlastmarker)\n",
    "build_steps.remove(\"step_specialize_to_rtl\")\n",
    "\n",
    "cfg = build.DataflowBuildConfig(\n",
    "    steps=build_steps,\n",
    "    board=platform_name,\n",
    "    fpga_part=fpga_part,\n",
    "    output_dir=\"output_%s_%s\" % (model_name, platform_name),\n",
    "    synth_clk_period_ns=3.3,\n",
    "    folding_config_file=\"folding_config.json\",\n",
    "    stitched_ip_gen_dcp=False,\n",
    "    generate_outputs=[\n",
    "        build_cfg.DataflowOutputType.STITCHED_IP,\n",
    "    ],\n",
    "    save_intermediate_models=True,\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c8ba2f66",
   "metadata": {},
   "source": [
    "Finally, the build will be launched. This will take a few minutes."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "adbdc290",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Building dataflow accelerator from model.onnx\n",
      "Intermediate outputs will be generated in /scratch/hannayan/builds\n",
      "Final outputs will be generated in output_tfc_w1a1_VMK180\n",
      "Build log is at output_tfc_w1a1_VMK180/build_dataflow.log\n",
      "Running step: step_qonnx_to_finn [1/23]\n",
      "Running step: step_tidy_up [2/23]\n",
      "Running step: step_streamline [3/23]\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/scratch/hannayan/finn/deps/qonnx/src/qonnx/core/modelwrapper.py:93: UserWarning: Some old-style domain attributes were automatically converted to new-style,\n",
      "                i.e. domain=finn to domain=qonnx.custom_op.<general|fpgadataflow|...>\n",
      "  warnings.warn(\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Running step: step_convert_to_hls [4/23]\n",
      "Running step: step_create_dataflow_partition [5/23]\n",
      "Running step: step_target_fps_parallelization [6/23]\n",
      "Running step: step_apply_folding_config [7/23]\n",
      "Running step: step_minimize_bit_width [8/23]\n",
      "Running step: step_generate_estimate_reports [9/23]\n",
      "Running step: step_hls_codegen [10/23]\n",
      "Running step: step_hls_ipgen [11/23]\n",
      "Running step: step_measure_nodebynode_rtlsim_performance [12/23]\n",
      "Running step: step_set_fifo_depths [13/23]\n",
      "Running step: custom_step_insert_tlastmarker [14/23]\n",
      "Running step: step_create_stitched_ip [15/23]\n",
      "Running step: step_measure_rtlsim_performance [16/23]\n",
      "Running step: step_out_of_context_synthesis [17/23]\n",
      "Running step: step_synthesize_bitfile [18/23]\n",
      "Running step: step_make_pynq_driver [19/23]\n",
      "Running step: step_deployment_package [20/23]\n",
      "Running step: test_step_gen_vitis_xo [21/23]\n",
      "Running step: test_step_gen_instrumentation_wrapper [22/23]\n",
      "Running step: custom_step_gen_instrwrap_sim [23/23]\n",
      "Completed successfully\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "build.build_dataflow_cfg(model_file, cfg)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0c85ff0e-407d-43e7-92dc-3f6dc99ecb8f",
   "metadata": {},
   "source": [
    "The build outputs, including the intermediate models and estimate reports, can be found in the `output_tfc_w1a1_<PLATFORM_NAME>` folder."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "03817d0a-0c5a-4410-adf9-60d483077c0c",
   "metadata": {},
   "source": [
    "The generated instrumentation wrapper testbench can be found in the `instrwrap_sim` folder. The testbench can be run by sourcing `make_instr_wrap_sim_proj.tcl` through Vivado. \\\n",
    "\\\n",
    "Vivado will write a large amount of output as it runs the simulation. This output is largely information about building and compiling the components within the project, which is unnecessary to see for the most part. Therefore, to keep the notebook outputs tidier, the Vivado output has been redirected to `/dev/null` so that it will not clog up the notebook."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "id": "da679db9-e928-4c25-bd61-04b1bace3c58",
   "metadata": {
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "%%sh\n",
    "cd output_tfc_w1a1_VMK180/instrwrap_sim\n",
    "vivado -mode batch -source make_instrwrap_sim_proj.tcl >/dev/null 2>&1"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d4a30344-b431-4a02-8ab0-5b7860a0f5cf",
   "metadata": {},
   "source": [
    "After the simulation has completed, the outputs will also be written to a log file within the Vivado project folder, which can be viewed to see the result of the simulation."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "9c37413c-7a3e-47b5-a0ca-ce7523fdc38a",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Time resolution is 1 ps\n",
      "Reset complete\n",
      "[t=2095.00 ns] STATUS_I = 0\n",
      "[t=2115.00 ns] STATUS_O = 0\n",
      "[t=2135.00 ns] LATENCY = 0\n",
      "[t=2155.00 ns] INTERVAL = 0\n",
      "[t=2175.00 ns] CHECKSUM = 0\n",
      "[t=12195.00 ns] STATUS_I = 0\n",
      "[t=12215.00 ns] STATUS_O = 0\n",
      "[t=12235.00 ns] LATENCY = 332\n",
      "[t=12255.00 ns] INTERVAL = 401\n",
      "[t=12275.00 ns] CHECKSUM = a000005\n",
      "Nonzero checksum detected, stopping simulation\n",
      "$finish called at time : 12275 ns : File \"/scratch/hannayan/finn/notebooks/instrumentation_wrapper/output_tfc_w1a1_VMK180/instrwrap_sim/instrwrap_testbench.sv\" Line 155\n"
     ]
    }
   ],
   "source": [
    "!cat output_tfc_w1a1_VMK180/instrwrap_sim/instr_sim_proj/instr_sim_proj.sim/sim_1/behav/xsim/simulate.log"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f3d91000-c172-41e0-9257-4cff55eb57f0",
   "metadata": {},
   "source": [
    "`STATUS_I` and `STATUS_O` check to ensure that there is no timestamp overflow or underflow, so that there is an equal interval of time between each sample. `INTERVAL` is the number of cycles it takes to read in and process one input. `LATENCY` is the number of cycles taken to process an input and produce an output. `CHECKSUM` is a verification value to check if the model is working as expected, and should be compared with the value obtained from running the instrumentation wrapper on hardware."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d232bfad-1706-49a9-8e42-842cf688c96b",
   "metadata": {},
   "source": [
    "## Build the instrumentation wrapper platform\n",
    "With the FINN model built, the generated output `.xo` files can then be used to build the platform on which the instrumentation wrapper will be run. This will be done through the use of `Makefiles` and corresponding `make` commands. \\\n",
    "\\\n",
    "The editable variables which are used in the build are defined within the top-level `Makefile` in the `thin_platform` folder."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "id": "65af82b9-b508-44e1-836c-bbe6d9f19853",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "###############################################\n",
      "# Variables that may be changed to your needs #\n",
      "###############################################\n",
      "\n",
      "# ILA_EN = 0 (Disabled) or 1 (Enabled)\n",
      "export ILA_EN                     := 0\n",
      "\n",
      "# BOARD_NAME = vmk180, vck190\n",
      "export BOARD_NAME                 := vmk180\n",
      "\n",
      "# For remote hardware server, set the network protocol, hostname and port to connect to\n",
      "export HW_SERVER_HOST             := xirdcglab52\n",
      "export HW_SERVER_PORT             := 3121\n",
      "\n",
      "# Set if design is single- or double-pumped (1 if double-pumped, 0 if single-pumped)\n",
      "export DOUBLE_PUMPED              := 0\n",
      "\n",
      "# Set frequencies of the clocks in the platform\n",
      "export AP_CLK_MHZ                 := 200\n",
      "export AP_CLK_2X_MHZ              := 400\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!sed -n 17,37p instr_wrap_platform/Makefile"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "91947ac5-aa95-4ce5-b080-8a1bc887b38f",
   "metadata": {},
   "source": [
    "The target for this build is hardware, and the Vivado ILA (integrated logic analyser) will not be used in this case, though it can be useful for debugging the signals if needed. The board we are targeting is the VMK180, which is connected to a remote machine with a hw_server set up for it. The design will be singled-pumped (only one clock used to drive it), and the clock frequency will be 200MHz (the other clock will not be used in this case, but it is generally double the frequency of the slower clock). \\\n",
    "\\\n",
    "These default values will suffice for the build alone. However, in order to run the instrumentation wrapper we will need to connect to the board via the hw_server, so the hw_server variables should be changed to your own hw_server parameters. This can be done by opening, editing and saving the Makefile from the Jupyter notebook `instr_wrap_platform` folder."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "696eb96d-5df6-4cf4-b814-6fbe2312f32a",
   "metadata": {},
   "source": [
    "To start with the platform build, first the `.xo` files will be copied to the Vitis IP folder."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "54785dae-ce71-4f7e-8c8a-6c73d2e00b82",
   "metadata": {},
   "outputs": [],
   "source": [
    "%%sh\n",
    "cp output_tfc_w1a1_VMK180/xo/finn_design.xo instr_wrap_platform/vitis/ip/finn_design/src\n",
    "cp output_tfc_w1a1_VMK180/xo/instrumentation_wrapper.xo instr_wrap_platform/vitis/ip/instrumentation_wrapper/src"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aa7b46d5-04bb-400b-9d20-db4be6cafe30",
   "metadata": {},
   "source": [
    "Then, the necessary `make` commands will be run from the root of the platform directory. `make help` can be run to get a brief explanation on what each `make` rule does."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "id": "45d89713-566e-42a0-bc7f-afa11ad1b62f",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Makefile Usage:\n",
      "  make all\n",
      "      Command to generate everything for this design\n",
      "\n",
      "  make version_check\n",
      "      checks out if the correct tools/versions are enabled\n",
      "\n",
      "  make vivado_platform\n",
      "      Builds a Vivado custom base HW platform using Pre-Synth flow\n",
      "      To run full implementation platform, override using environment variable\n",
      "      PRE_SYNTH = False\n",
      "\n",
      "  make vitis_platform\n",
      "      Builds the Vitis platform\n",
      "      * Depends on vivado_platform rule to be completed\n",
      "\n",
      "  make vitis_ip\n",
      "      Compile RTL and HLS kernels\n",
      "      * Depends on vitis_platform rule to be completed\n",
      "\n",
      "  make full_impl\n",
      "      Extends and links the HW Platform with RTL and HLS kernels using Vitis v++ linker\n",
      "      Synthesize and Implements the complete design\n",
      "      * Depends on vitis_ip rule to be completed\n",
      "\n",
      "  make run_instr_wrap\n",
      "      Exports the HW platform and programs the HW device through Vivado\n",
      "      Builds and runs the instrumentation wrapper on the complete platform through Vitis\n",
      "      Outputs the results to a serial terminal connected to the HW device\n",
      "      * Depends on full_impl rule to be completed\n",
      "\n",
      "  make clean\n",
      "      Command to remove all the generated files.\n"
     ]
    }
   ],
   "source": [
    "%%sh\n",
    "cd instr_wrap_platform\n",
    "make help"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6054a434-1b56-41be-adab-7b603ca23f8d",
   "metadata": {},
   "source": [
    "\\\n",
    "If there were any builds run previously, `make clean` should be run to remove all outputs generated by previous builds, so that a fresh build can be started. This prevents old or partial builds from potentially interfering with the new build."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "id": "32f11ea5-50c5-4aa2-9854-1ea9bfa42504",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make clean -C vivado\n",
      "make[1]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado'\n",
      "rm -rf build\n",
      "rm -rf .Xil vivado* .crash*\n",
      "make[1]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado'\n",
      "make clean_vitis\n",
      "make[1]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform'\n",
      "make clean -C vitis/xpfm_export\n",
      "make[2]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/xpfm_export'\n",
      "rm -rf ./build\n",
      "rm -rf ./.Xil\n",
      "make[2]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/xpfm_export'\n",
      "make clean -C vitis/ip\n",
      "make[2]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip'\n",
      "make clean -C finn_design\n",
      "make[3]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip/finn_design'\n",
      "rm -f ../xo_hw/finn_design.xo* *.log\n",
      "rm -rf .Xil _x/ .crashReporter\n",
      "make[3]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip/finn_design'\n",
      "make clean -C instrumentation_wrapper\n",
      "make[3]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip/instrumentation_wrapper'\n",
      "rm -f ../xo_hw/instrumentation_wrapper.xo* *.log\n",
      "rm -rf .Xil _x/ .crashReporter\n",
      "make[3]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip/instrumentation_wrapper'\n",
      "rm -rf xo_hw\n",
      "make[2]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip'\n",
      "make clean -C vitis\n",
      "make[2]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis'\n",
      "rm -rf build_hw\n",
      "make[2]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis'\n",
      "make[1]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform'\n"
     ]
    }
   ],
   "source": [
    "%%sh\n",
    "cd instr_wrap_platform\n",
    "make clean"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "76c0e6c2-44cc-4fc9-b59d-04402ef986bd",
   "metadata": {},
   "source": [
    "To build the instrumentation wrapper, the 4 `make` commands \\\n",
    "`make vivado_platform`\\\n",
    "`make vitis_platform`\\\n",
    "`make vitis_ip`\\\n",
    "`make full_impl`\\\n",
    "must be run in succession."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3ef0cdd0-6d43-4a48-991f-c102141cfe06",
   "metadata": {},
   "source": [
    "Alternatively, instead of running each command separately, the `make all` command can be used to run the aforementioned 4 steps in succession. \\\n",
    "\\\n",
    "The build will take a few minutes to complete."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "1827cfe1-01fd-4c74-9bf0-3927e25a3bb6",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "AMD TOOLS & VERSION CHECK SUCCESSFUL\n",
      "make platform_classic -C vivado\n",
      "make[1]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado'\n",
      "vivado -mode batch -source xsa_platform_classic.tcl -tclargs vmk180 vmk180_thin xcvm1802-vsva2197-2MP-e-S true vmk180 3.1 200 400 2022.2\n",
      "\n",
      "****** Vivado v2022.2 (64-bit)\n",
      "  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022\n",
      "  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "Sourcing tcl script '/tmp/home_dir/.Xilinx/Vivado/Vivado_init.tcl'\n",
      "484 Beta devices matching pattern found, 484 enabled.\n",
      "enable_beta_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 2045.352 ; gain = 132.512 ; free physical = 45875 ; free virtual = 501647\n",
      "source xsa_platform_classic.tcl\n",
      "# namespace eval _tcl {\n",
      "#   proc get_script_folder {} {\n",
      "#     set script_path [file normalize [info script]]\n",
      "#     set script_folder [file dirname $script_path]\n",
      "#     return $script_folder\n",
      "#   }\n",
      "# }\n",
      "# variable script_folder\n",
      "# set script_folder [_tcl::get_script_folder]\n",
      "# set BOARD_NAME    [lindex $argv 0]\n",
      "# set PLATFORM_NAME [lindex $argv 1]\n",
      "# set PLATFORM_TYPE ${PLATFORM_NAME}_custom\n",
      "# set VER \"1.0\"\n",
      "# puts \"Creating HW Platform project for : \\\"$PLATFORM_NAME\\\"\"\n",
      "Creating HW Platform project for : \"vmk180_thin\"\n",
      "# set DEVICE_NAME [lindex $argv 2]\n",
      "# puts \"Using : \\\"$DEVICE_NAME\\\"\"\n",
      "Using : \"xcvm1802-vsva2197-2MP-e-S\"\n",
      "# set BOARD_LABEL [lindex $argv 4]\n",
      "# set BOARD_VER [lindex $argv 5]\n",
      "# set AP_CLK_MHZ [lindex $argv 6]\n",
      "# set AP_CLK_2X_MHZ [lindex $argv 7]\n",
      "# set BUILD_DIR build\n",
      "# create_project -f ${PLATFORM_NAME} ${BUILD_DIR}/${PLATFORM_NAME}_vivado -part $DEVICE_NAME\n",
      "# set_property BOARD_PART xilinx.com:${BOARD_LABEL}:part0:${BOARD_VER} [current_project]\n",
      "# set_property preferred_sim_model \"tlm\" [current_project]\n",
      "# source ./dr.bd.tcl\n",
      "## namespace eval _tcl {\n",
      "## proc get_script_folder {} {\n",
      "##    set script_path [file normalize [info script]]\n",
      "##    set script_folder [file dirname $script_path]\n",
      "##    return $script_folder\n",
      "## }\n",
      "## }\n",
      "## variable script_folder\n",
      "## set script_folder [_tcl::get_script_folder]\n",
      "## set scripts_vivado_version [lindex $argv 8]\n",
      "## set current_vivado_version [version -short]\n",
      "## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {\n",
      "##    puts \"\"\n",
      "##    if { [string compare $scripts_vivado_version $current_vivado_version] > 0 } {\n",
      "##       catch {common::send_gid_msg -ssname BD::TCL -id 2042 -severity \"ERROR\" \" This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Sourcing the script failed since it was created with a future version of Vivado.\"}\n",
      "## \n",
      "##    } else {\n",
      "##      catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity \"ERROR\" \"This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \\\"Tools => Report => Report IP Status...\\\", then run write_bd_tcl to create an updated script.\"}\n",
      "## \n",
      "##    }\n",
      "## \n",
      "##    return 1\n",
      "## }\n",
      "## set list_projs [get_projects -quiet]\n",
      "## if { $list_projs eq \"\" } {\n",
      "##    create_project project_1 myproj -part ${DEVICE_NAME}\n",
      "##    set_property BOARD_PART xilinx.com:${BOARD_NAME}:part0:${BOARD_VER} [current_project]\n",
      "## }\n",
      "## variable design_name\n",
      "## set design_name ${BOARD_NAME}_thin\n",
      "## set errMsg \"\"\n",
      "## set nRet 0\n",
      "## set cur_design [current_bd_design -quiet]\n",
      "## set list_cells [get_bd_cells -quiet]\n",
      "## if { ${design_name} eq \"\" } {\n",
      "##    # USE CASES:\n",
      "##    #    1) Design_name not set\n",
      "## \n",
      "##    set errMsg \"Please set the variable <design_name> to a non-empty value.\"\n",
      "##    set nRet 1\n",
      "## \n",
      "## } elseif { ${cur_design} ne \"\" && ${list_cells} eq \"\" } {\n",
      "##    # USE CASES:\n",
      "##    #    2): Current design opened AND is empty AND names same.\n",
      "##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.\n",
      "##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.\n",
      "## \n",
      "##    if { $cur_design ne $design_name } {\n",
      "##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity \"INFO\" \"Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty.\"\n",
      "##       set design_name [get_property NAME $cur_design]\n",
      "##    }\n",
      "##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity \"INFO\" \"Constructing design in IPI design <$cur_design>...\"\n",
      "## \n",
      "## } elseif { ${cur_design} ne \"\" && $list_cells ne \"\" && $cur_design eq $design_name } {\n",
      "##    # USE CASES:\n",
      "##    #    5) Current design opened AND has components AND same names.\n",
      "## \n",
      "##    set errMsg \"Design <$design_name> already exists in your project, please set the variable <design_name> to another value.\"\n",
      "##    set nRet 1\n",
      "## } elseif { [get_files -quiet ${design_name}.bd] ne \"\" } {\n",
      "##    # USE CASES: \n",
      "##    #    6) Current opened design, has components, but diff names, design_name exists in project.\n",
      "##    #    7) No opened design, design_name exists in project.\n",
      "## \n",
      "##    set errMsg \"Design <$design_name> already exists in your project, please set the variable <design_name> to another value.\"\n",
      "##    set nRet 2\n",
      "## \n",
      "## } else {\n",
      "##    # USE CASES:\n",
      "##    #    8) No opened design, design_name not in project.\n",
      "##    #    9) Current opened design, has components, but diff names, design_name not in project.\n",
      "## \n",
      "##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity \"INFO\" \"Currently there is no design <$design_name> in project, so creating one...\"\n",
      "## \n",
      "##    create_bd_design $design_name\n",
      "## \n",
      "##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity \"INFO\" \"Making design <$design_name> as current_bd_design.\"\n",
      "##    current_bd_design $design_name\n",
      "## \n",
      "## }\n",
      "INFO: [BD::TCL 103-2003] Currently there is no design <vmk180_thin> in project, so creating one...\n",
      "Wrote  : </scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.srcs/sources_1/bd/vmk180_thin/vmk180_thin.bd> \n",
      "INFO: [BD::TCL 103-2004] Making design <vmk180_thin> as current_bd_design.\n",
      "## if { $nRet != 0 } {\n",
      "##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity \"ERROR\" $errMsg}\n",
      "##    return $nRet\n",
      "## }\n",
      "## set bCheckIPsPassed 1\n",
      "## set bCheckIPs 1\n",
      "## if { $bCheckIPs == 1 } {\n",
      "##    set list_check_ips \"\\ \n",
      "## xilinx.com:ip:versal_cips:3.3\\\n",
      "## xilinx.com:ip:axi_intc:4.1\\\n",
      "## xilinx.com:ip:clk_wizard:1.0\\\n",
      "## xilinx.com:ip:proc_sys_reset:5.0\\\n",
      "## xilinx.com:ip:smartconnect:1.0\\\n",
      "## \"\n",
      "## \n",
      "##    set list_ips_missing \"\"\n",
      "##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity \"INFO\" \"Checking if the following IPs exist in the project's IP catalog: $list_check_ips .\"\n",
      "## \n",
      "##    foreach ip_vlnv $list_check_ips {\n",
      "##       set ip_obj [get_ipdefs -all $ip_vlnv]\n",
      "##       if { $ip_obj eq \"\" } {\n",
      "##          lappend list_ips_missing $ip_vlnv\n",
      "##       }\n",
      "##    }\n",
      "## \n",
      "##    if { $list_ips_missing ne \"\" } {\n",
      "##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity \"ERROR\" \"The following IPs are not found in the IP Catalog:\\n  $list_ips_missing\\n\\nResolution: Please add the repository containing the IP(s) to the project.\" }\n",
      "##       set bCheckIPsPassed 0\n",
      "##    }\n",
      "## \n",
      "## }\n",
      "INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  \n",
      "xilinx.com:ip:versal_cips:3.3 xilinx.com:ip:axi_intc:4.1 xilinx.com:ip:clk_wizard:1.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:smartconnect:1.0  .\n",
      "## if { $bCheckIPsPassed != 1 } {\n",
      "##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity \"WARNING\" \"Will not continue with creation of design due to the error(s) above.\"\n",
      "##   return 3\n",
      "## }\n",
      "## proc create_root_design { parentCell AP_CLK_2X_MHZ AP_CLK_MHZ BOARD_NAME } {\n",
      "## \n",
      "##   variable script_folder\n",
      "##   variable design_name\n",
      "## \n",
      "##   if { $parentCell eq \"\" } {\n",
      "##      set parentCell [get_bd_cells /]\n",
      "##   }\n",
      "## \n",
      "##   # Get object for parentCell\n",
      "##   set parentObj [get_bd_cells $parentCell]\n",
      "##   if { $parentObj == \"\" } {\n",
      "##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity \"ERROR\" \"Unable to find parent cell <$parentCell>!\"}\n",
      "##      return\n",
      "##   }\n",
      "## \n",
      "##   # Make sure parentObj is hier blk\n",
      "##   set parentType [get_property TYPE $parentObj]\n",
      "##   if { $parentType ne \"hier\" } {\n",
      "##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity \"ERROR\" \"Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>.\"}\n",
      "##      return\n",
      "##   }\n",
      "## \n",
      "##   # Save current instance; Restore later\n",
      "##   set oldCurInst [current_bd_instance .]\n",
      "## \n",
      "##   # Set parent object as current\n",
      "##   current_bd_instance $parentObj\n",
      "## \n",
      "## \n",
      "##   # Create instance: CIPS_0, and set properties\n",
      "##   set CIPS_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.3 CIPS_0 ]\n",
      "##   set_property -dict [list \\\n",
      "##     CONFIG.CLOCK_MODE {Custom} \\\n",
      "##     CONFIG.DDR_MEMORY_MODE {Custom} \\\n",
      "##     CONFIG.PS_BOARD_INTERFACE {ps_pmc_fixed_io} \\\n",
      "##     CONFIG.PS_PL_CONNECTIVITY_MODE {Custom} \\\n",
      "##     CONFIG.PS_PMC_CONFIG { \\\n",
      "##       CLOCK_MODE {Custom} \\\n",
      "##       DDR_MEMORY_MODE {Custom} \\\n",
      "##       DESIGN_MODE {1} \\\n",
      "##       PMC_CRP_PL0_REF_CTRL_FREQMHZ {99.999992} \\\n",
      "##       PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \\\n",
      "##       PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \\\n",
      "##       PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \\\n",
      "##       PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} \\\n",
      "##       PMC_QSPI_COHERENCY {0} \\\n",
      "##       PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \\\n",
      "##       PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \\\n",
      "##       PMC_QSPI_PERIPHERAL_ENABLE {1} \\\n",
      "##       PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \\\n",
      "##       PMC_REF_CLK_FREQMHZ {33.3333} \\\n",
      "##       PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \\\n",
      "##       PMC_SD1_COHERENCY {0} \\\n",
      "##       PMC_SD1_DATA_TRANSFER_MODE {8Bit} \\\n",
      "##       PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO\\\n",
      "## {PMC_MIO 26 .. 36}}} \\\n",
      "##       PMC_SD1_SLOT_TYPE {SD 3.0} \\\n",
      "##       PMC_USE_PMC_NOC_AXI0 {0} \\\n",
      "##       PS_BOARD_INTERFACE {ps_pmc_fixed_io} \\\n",
      "##       PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} \\\n",
      "##       PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \\\n",
      "##       PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \\\n",
      "##       PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} \\\n",
      "##       PS_GEN_IPI0_ENABLE {1} \\\n",
      "##       PS_GEN_IPI0_MASTER {A72} \\\n",
      "##       PS_GEN_IPI1_ENABLE {1} \\\n",
      "##       PS_GEN_IPI1_MASTER {A72} \\\n",
      "##       PS_GEN_IPI2_ENABLE {1} \\\n",
      "##       PS_GEN_IPI2_MASTER {A72} \\\n",
      "##       PS_GEN_IPI3_ENABLE {1} \\\n",
      "##       PS_GEN_IPI3_MASTER {A72} \\\n",
      "##       PS_GEN_IPI4_ENABLE {1} \\\n",
      "##       PS_GEN_IPI4_MASTER {A72} \\\n",
      "##       PS_GEN_IPI5_ENABLE {1} \\\n",
      "##       PS_GEN_IPI5_MASTER {A72} \\\n",
      "##       PS_GEN_IPI6_ENABLE {1} \\\n",
      "##       PS_GEN_IPI6_MASTER {A72} \\\n",
      "##       PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \\\n",
      "##       PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \\\n",
      "##       PS_IRQ_USAGE {{CH0 1} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}} \\\n",
      "##       PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \\\n",
      "##       PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \\\n",
      "##       PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \\\n",
      "##       PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \\\n",
      "##       PS_NUM_FABRIC_RESETS {1} \\\n",
      "##       PS_PCIE_EP_RESET1_IO {PMC_MIO 38} \\\n",
      "##       PS_PCIE_EP_RESET2_IO {PMC_MIO 39} \\\n",
      "##       PS_PCIE_RESET {{ENABLE 1}} \\\n",
      "##       PS_PL_CONNECTIVITY_MODE {Custom} \\\n",
      "##       PS_TTC0_PERIPHERAL_ENABLE {1} \\\n",
      "##       PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \\\n",
      "##       PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \\\n",
      "##       PS_USE_FPD_AXI_NOC0 {0} \\\n",
      "##       PS_USE_FPD_AXI_NOC1 {0} \\\n",
      "##       PS_USE_FPD_CCI_NOC {0} \\\n",
      "##       PS_USE_M_AXI_FPD {1} \\\n",
      "##       PS_USE_NOC_LPD_AXI0 {0} \\\n",
      "##       PS_USE_PMCPL_CLK0 {1} \\\n",
      "##       SMON_ALARMS {Set_Alarms_On} \\\n",
      "##       SMON_ENABLE_TEMP_AVERAGING {0} \\\n",
      "##       SMON_TEMP_AVERAGING_SAMPLES {0} \\\n",
      "##     } \\\n",
      "##     CONFIG.PS_PMC_CONFIG_APPLIED {1} \\\n",
      "##   ] $CIPS_0\n",
      "## \n",
      "## \n",
      "##   # Create instance: axi_intc_0, and set properties\n",
      "##   set axi_intc_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 axi_intc_0 ]\n",
      "##   set_property -dict [list \\\n",
      "##     CONFIG.C_ASYNC_INTR {0xFFFFFFFF} \\\n",
      "##     CONFIG.C_IRQ_CONNECTION {1} \\\n",
      "##   ] $axi_intc_0\n",
      "## \n",
      "##   # Create instance: clk_wizard_0, and set properties\n",
      "##   set clk_wizard_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wizard:1.0 clk_wizard_0 ]\n",
      "##   set_property -dict [list \\\n",
      "##     CONFIG.CE_TYPE {HARDSYNC} \\\n",
      "##     CONFIG.CLKOUT_DRIVES {MBUFGCE} \\\n",
      "##     CONFIG.CLKOUT_DYN_PS {None} \\\n",
      "##     CONFIG.CLKOUT_GROUPING {Auto} \\\n",
      "##     CONFIG.CLKOUT_MATCHED_ROUTING {false} \\\n",
      "##     CONFIG.CLKOUT_PORT {clk_out1} \\\n",
      "##     CONFIG.CLKOUT_REQUESTED_OUT_FREQUENCY $AP_CLK_2X_MHZ \\\n",
      "##     CONFIG.CLKOUT_REQUESTED_DUTY_CYCLE {50.000} \\\n",
      "##     CONFIG.CLKOUT_REQUESTED_PHASE {0.000} \\\n",
      "##     CONFIG.CLKOUT_USED {true} \\\n",
      "##     CONFIG.JITTER_SEL {Min_O_Jitter} \\\n",
      "##     CONFIG.PRIM_SOURCE {No_buffer} \\\n",
      "##     CONFIG.RESET_TYPE {ACTIVE_LOW} \\\n",
      "##     CONFIG.USE_PHASE_ALIGNMENT {true} \\\n",
      "##   ] $clk_wizard_0\n",
      "## \n",
      "## \n",
      "##   # Create instance: proc_sys_reset_0, and set properties\n",
      "##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]\n",
      "## \n",
      "##   # Create instance: icn_ctrl, and set properties\n",
      "##   set icn_ctrl [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 icn_ctrl ]\n",
      "##   set_property -dict [list \\\n",
      "##     CONFIG.NUM_CLKS {1} \\\n",
      "##     CONFIG.NUM_MI {1} \\\n",
      "##     CONFIG.NUM_SI {1} \\\n",
      "##   ] $icn_ctrl\n",
      "## \n",
      "## \n",
      "##   # Create interface connections\n",
      "##   connect_bd_intf_net -intf_net CIPS_0_M_AXI_GP0 [get_bd_intf_pins CIPS_0/M_AXI_FPD] [get_bd_intf_pins icn_ctrl/S00_AXI]\n",
      "##   connect_bd_intf_net -intf_net icn_ctrl_M00_AXI [get_bd_intf_pins axi_intc_0/s_axi] [get_bd_intf_pins icn_ctrl/M00_AXI]\n",
      "## \n",
      "##   # Create port connections\n",
      "##   connect_bd_net -net CIPS_0_pl_clk0 [get_bd_pins CIPS_0/pl0_ref_clk] [get_bd_pins clk_wizard_0/clk_in1]\n",
      "##   connect_bd_net -net CIPS_0_pl_resetn1 [get_bd_pins CIPS_0/pl0_resetn] [get_bd_pins clk_wizard_0/resetn] [get_bd_pins proc_sys_reset_0/ext_reset_in]\n",
      "##   connect_bd_net -net axi_intc_0_irq [get_bd_pins axi_intc_0/irq] [get_bd_pins CIPS_0/pl_ps_irq0]\n",
      "##   connect_bd_net -net clk_wizard_0_clk_out1 [get_bd_pins clk_wizard_0/clk_out1_o3] [get_bd_pins axi_intc_0/s_axi_aclk] [get_bd_pins CIPS_0/m_axi_fpd_aclk] [get_bd_pins icn_ctrl/aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]\n",
      "##   connect_bd_net -net clk_wizard_0_locked [get_bd_pins clk_wizard_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]\n",
      "##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_pins axi_intc_0/s_axi_aresetn] [get_bd_pins icn_ctrl/aresetn]\n",
      "## \n",
      "##   # Create address segments\n",
      "##   assign_bd_address -offset 0xA4000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces CIPS_0/M_AXI_FPD] [get_bd_addr_segs axi_intc_0/S_AXI/Reg] -force\n",
      "## \n",
      "##   # Restore current instance\n",
      "##   current_bd_instance $oldCurInst\n",
      "## \n",
      "##   # Create PFM attributes\n",
      "##   set pfm_name xilinx.com:${BOARD_NAME}:${design_name}:1.0\n",
      "##   set_property PFM_NAME $pfm_name [get_files [current_bd_design].bd]\n",
      "##   set_property PFM.IRQ {intr {id 0 range 15}} [get_bd_cells /axi_intc_0]\n",
      "##   set_property PFM.CLOCK {clk_out1_o1 {id \"0\" is_default \"true\" proc_sys_reset \"/proc_sys_reset_0\" status \"fixed\" freqhz \"${AP_CLK_2X_MHZ}000000\" } clk_out1_o2 {id \"1\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_0\" status \"fixed\" freqhz \"${AP_CLK_MHZ}000000\" } clk_out1_o3 {id \"2\" is_default \"false\" proc_sys_reset \"/proc_sys_reset_0\" status \"fixed\" } } [get_bd_cells /clk_wizard_0]\n",
      "##   set_property PFM.AXI_PORT {M01_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M02_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M03_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M04_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M05_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M06_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M07_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M08_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M09_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M10_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M11_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M12_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M13_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M14_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"} M15_AXI {memport \"M_AXI_GP\" sptag \"\" memory \"\"}} [get_bd_cells /icn_ctrl]\n",
      "## \n",
      "## \n",
      "##   validate_bd_design\n",
      "##   save_bd_design\n",
      "## }\n",
      "## create_root_design \"\" $AP_CLK_2X_MHZ $AP_CLK_MHZ $BOARD_NAME\n",
      "INFO: [Device 21-403] Loading part xcvm1802-vsva2197-2MP-e-S\n",
      "create_bd_cell: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3208.211 ; gain = 1010.211 ; free physical = 44710 ; free virtual = 500482\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "Slave segment '/axi_intc_0/S_AXI/Reg' is being assigned into address space '/CIPS_0/M_AXI_FPD' at <0xA400_0000 [ 64K ]>.\n",
      "INFO: [xilinx.com:ip:smartconnect:1.0-1] vmk180_thin_icn_ctrl_0: SmartConnect vmk180_thin_icn_ctrl_0 is in Low-Area Mode.\n",
      "WARNING: [xilinx.com:ip:smartconnect:1.0-1] vmk180_thin_icn_ctrl_0: IP vmk180_thin_icn_ctrl_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.\n",
      "WARNING: [xilinx.com:ip:smartconnect:1.0-1] vmk180_thin_icn_ctrl_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /vmk180_thin_icn_ctrl_0]\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.\n",
      "Please check your design and connect them as needed: \n",
      "/axi_intc_0/intr\n",
      "\n",
      "Wrote  : </scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.srcs/sources_1/bd/vmk180_thin/vmk180_thin.bd> \n",
      "# make_wrapper -files [get_files ${BUILD_DIR}/${PLATFORM_NAME}_vivado/${PLATFORM_NAME}.srcs/sources_1/bd/${PLATFORM_NAME}/${PLATFORM_NAME}.bd] -top\n",
      "INFO: [BD 41-1662] The design 'vmk180_thin.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.\n",
      "Please check your design and connect them as needed: \n",
      "/axi_intc_0/intr\n",
      "\n",
      "Verilog Output written to : /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/synth/vmk180_thin.v\n",
      "Verilog Output written to : /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/sim/vmk180_thin.v\n",
      "Verilog Output written to : /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/hdl/vmk180_thin_wrapper.v\n",
      "# add_files -norecurse ${BUILD_DIR}/${PLATFORM_NAME}_vivado/${PLATFORM_NAME}.srcs/sources_1/bd/${PLATFORM_NAME}/hdl/${PLATFORM_NAME}_wrapper.v\n",
      "INFO: [Project 1-1716] Could not find the wrapper file build/vmk180_thin_vivado/vmk180_thin.srcs/sources_1/bd/vmk180_thin/hdl/vmk180_thin_wrapper.v, checking in project .gen location instead.\n",
      "INFO: [Vivado 12-12390] Found file build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/hdl/vmk180_thin_wrapper.v, adding it to Project\n",
      "# update_compile_order -fileset sources_1\n",
      "# set_property platform.default_output_type           \"sd_card\" [current_project]\n",
      "# set_property platform.design_intent.server_managed  \"false\"   [current_project]\n",
      "# set_property platform.design_intent.external_host   \"false\"   [current_project]\n",
      "# set_property platform.design_intent.embedded        \"true\"    [current_project]\n",
      "# set_property platform.design_intent.datacenter      \"false\"   [current_project]\n",
      "# set_property platform.extensible                    \"true\"    [current_project]\n",
      "# set_property PLATFORM.LINK_XP_SWITCHES_DEFAULT [list param:hw_emu.enableProfiling=false] [current_project]\n",
      "# update_compile_order\n",
      "# assign_bd_address\n",
      "# regenerate_bd_layout\n",
      "# validate_bd_design\n",
      "INFO: [BD 5-320] Validate design is not run, since the design is already validated.\n",
      "# import_files\n",
      "INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'\n",
      "INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'\n",
      "# generate_target all [get_files ${BUILD_DIR}/${PLATFORM_NAME}_vivado/${PLATFORM_NAME}.srcs/sources_1/bd/${PLATFORM_NAME}/${PLATFORM_NAME}.bd]\n",
      "INFO: [BD 41-1662] The design 'vmk180_thin.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.\n",
      "Please check your design and connect them as needed: \n",
      "/axi_intc_0/intr\n",
      "\n",
      "Verilog Output written to : /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/synth/vmk180_thin.v\n",
      "Verilog Output written to : /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/sim/vmk180_thin.v\n",
      "Verilog Output written to : /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/hdl/vmk180_thin_wrapper.v\n",
      "INFO: [xilinx.com:ip:pspmc:1.3-2] bd_4ac6_pspmc_0_0: XDC Generation\n",
      "INFO: [xilinx.com:ip:pspmc:1.3-2] bd_4ac6_pspmc_0_0: Time taken by generate_ps_data 2157 ms\n",
      "INFO: [xilinx.com:ip:pspmc:1.3-2] bd_4ac6_pspmc_0_0: Time taken by XDC_generate is 2158 ms\n",
      "INFO: [xilinx.com:ip:pspmc:1.3-2] bd_4ac6_pspmc_0_0: REG Generation\n",
      "INFO: [xilinx.com:ip:pspmc:1.3-2] bd_4ac6_pspmc_0_0: Time taken by generate_ps_data 1172 ms\n",
      "INFO: [xilinx.com:ip:pspmc:1.3-2] bd_4ac6_pspmc_0_0: Time taken by reg_generate is 1173 ms\n",
      "Exporting to file /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_CIPS_0_0/bd_0/hw_handoff/vmk180_thin_CIPS_0_0.hwh\n",
      "Generated Hardware Definition File /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_CIPS_0_0/bd_0/synth/vmk180_thin_CIPS_0_0.hwdef\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block CIPS_0 .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wizard_0 .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .\n",
      "Exporting to file /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_icn_ctrl_0/bd_0/hw_handoff/vmk180_thin_icn_ctrl_0.hwh\n",
      "Generated Hardware Definition File /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/ip/vmk180_thin_icn_ctrl_0/bd_0/synth/vmk180_thin_icn_ctrl_0.hwdef\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block icn_ctrl .\n",
      "Exporting to file /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/hw_handoff/vmk180_thin.hwh\n",
      "Generated Hardware Definition File /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/vmk180_thin_vivado/vmk180_thin.gen/sources_1/bd/vmk180_thin/synth/vmk180_thin.hwdef\n",
      "generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3604.348 ; gain = 30.766 ; free physical = 44209 ; free virtual = 500029\n",
      "# variable pre_synth\n",
      "# set pre_synth \"\"\n",
      "# if { $argc > 1} {\n",
      "#   set pre_synth [lindex $argv 3]\n",
      "# }\n",
      "# if {$pre_synth} {\n",
      "#   set_property platform.platform_state \"pre_synth\" [current_project]\n",
      "#   write_hw_platform -force ${BUILD_DIR}/xsa_platform/${PLATFORM_NAME}.xsa\n",
      "#   validate_hw_platform ${BUILD_DIR}/xsa_platform/${PLATFORM_NAME}.xsa\n",
      "# } else {\n",
      "#   set_property generate_synth_checkpoint true [get_files -norecurse *.bd]\n",
      "#   ## ===================================================================================\n",
      "#   ## Full Synthesis and implementation\n",
      "#   ## ===================================================================================\n",
      "#   launch_runs -jobs 8 synth_1\n",
      "#   wait_on_run synth_1\n",
      "#   puts \"Synthesis done!\"\n",
      "# \n",
      "#   #launch_runs impl_1 -to_step write_bitstream\n",
      "#   launch_runs -jobs 8 impl_1 -to_step write_device_image\n",
      "#   wait_on_run impl_1\n",
      "#   puts \"Implementation done!\"\n",
      "# \n",
      "#   # ===================================================================================\n",
      "#   # Write the XSA for current design for use as a hardware platform\n",
      "#   # ===================================================================================\n",
      "#   open_run impl_1\n",
      "#   write_hw_platform -unified -include_bit -force ${BUILD_DIR}/xsa_platform/${PLATFORM_NAME}.xsa\n",
      "#   validate_hw_platform ${BUILD_DIR}/xsa_platform/${PLATFORM_NAME}.xsa\n",
      "# }\n",
      "INFO: [Project 1-1918] Creating Hardware Platform: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/xsa_platform/vmk180_thin.xsa ...\n",
      "INFO: [Project 1-1906] Skipping semantic label enumeration.\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M01_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M02_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M03_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M04_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M05_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M06_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M07_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M08_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M09_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M10_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M11_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M12_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M13_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M14_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [PFM-62] PFM.AXI_PORT for icn_ctrl/M15_AXI does not have an sptag specified, so is being assigned an auto generated name of GP\n",
      "INFO: [Project 1-1042] Successfully generated hpfm file\n",
      "write_project_tcl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4659.301 ; gain = 832.406 ; free physical = 44114 ; free virtual = 499970\n",
      "INFO: [Project 1-1932] Generating a pre-synthesis device image (.pdi file) and writing it to the platform file /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/xsa_platform/vmk180_thin.xsa.\n",
      "Generating Hard Block Files\n",
      "INFO: [Hsi 55-2053] elapsed time for repository (/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/data/embeddedsw) loading 0 seconds\n",
      "/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/gnu/microblaze/lin\n",
      "make[2]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/.Xil/Vivado-7839-finn_dev_hannayan/versal_plm/versal_plm_bsp'\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_16/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_12/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_17/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_12/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_16/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_0/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_0/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v3_1/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_2/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_16/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_7/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_7/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_8/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_7/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_0/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_6/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_7/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v4_1/src\n",
      "Include files for this library have already been copied.\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_0/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_0/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_6/src\n",
      "Include files for this library have already been copied.\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_15/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_0/src\n",
      "Compiling XilPuf Library\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v4_1/src\n",
      "Compiling XilPM Library\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_7/src\n",
      "Compiling XilLoader Library\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_7/src\n",
      "Compiling XilPLMI Library\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_6/src\n",
      "Compiling Xilpdi Library\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_6/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_0/src\n",
      "Compiling XilNvm Library\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_0/src\n",
      "Compiling XilSecure Library\n",
      "Finished building libraries sequentially.\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_16/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_12/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_17/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_12/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_16/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_0/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_0/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v3_1/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_2/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_16/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_7/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_7/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_8/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilloader_v1_7/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilnvm_v3_0/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpdi_v1_6/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilplmi_v1_7/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpm_v4_1/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilpuf_v2_0/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsecure_v5_0/src\n",
      "Include files for this library have already been copied.\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilsem_v1_6/src\n",
      "Running Make include in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_15/src\n",
      "Include files for this library have already been copied.\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cframe_v1_4/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cfupmc_v1_5/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/coresightps_dcc_v1_8/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/cpu_v2_16/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/csudma_v1_12/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/emacps_v3_17/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/iomodule_v2_14/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ipipsu_v2_12/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/pmonpsv_v2_2/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/qspipsu_v1_16/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/rtcpsu_v1_12/src\n",
      "xcoresightpsdcc.c:39:2: warning: #warning \"The driver is supported only for ARM architecture\" [-Wcpp]\n",
      "   39 | #warning \"The driver is supported only for ARM architecture\"\n",
      "      |  ^~~~~~~\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sdps_v4_0/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/standalone_v8_0/src\n",
      "In file included from xiomodule_g.c:16:\n",
      "../../../include/xparameters.h:1255:60: warning: conversion from 'long long unsigned int' to 'unsigned int' changes value from '18446744073709551615' to '4294967295' [-Woverflow]\n",
      " 1255 | #define XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR 0xFFFFFFFFFFFFFFFFU\n",
      "      |                                                            ^~~~~~~~~~~~~~~~~~~\n",
      "xiomodule_g.c:30:17: note: in expansion of macro 'XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR'\n",
      "   30 |                 XPAR_CIPS_0_PSPMC_0_PSV_PMC_IOMODULE_0_IO_BASEADDR,\n",
      "      |                 ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/sysmonpsv_v3_1/src\n",
      "Compiling xsysmonpsv\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/trngpsv_v1_2/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/ttcps_v3_16/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartlite_v3_7/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/uartpsv_v1_7/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/xilffs_v4_8/src\n",
      "Running Make libs in CIPS_0_pspmc_0_psv_pmc_0/libsrc/zdma_v1_15/src\n",
      "microblaze_sleep.c:81:9: note: '#pragma message: For the sleep routines, assembly instructions are used'\n",
      "   81 | #pragma message (\"For the sleep routines, assembly instructions are used\")\n",
      "      |         ^~~~~~~\n",
      "DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o\n",
      "Finished building libraries parallelly.\n",
      "/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vivado/2022.2/gnu/microblaze/lin/x86_64-oesdk-linux/usr/bin/microblaze-xilinx-elf/microblaze-xilinx-elf-ar.real: creating CIPS_0_pspmc_0_psv_pmc_0/lib/libxil.a\n",
      "Finished building libraries\n",
      "make[2]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/.Xil/Vivado-7839-finn_dev_hannayan/versal_plm/versal_plm_bsp'\n",
      "make[2]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/.Xil/Vivado-7839-finn_dev_hannayan/versal_plm'\n",
      "make[2]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/.Xil/Vivado-7839-finn_dev_hannayan/versal_plm'\n",
      "INFO: [Project 1-1179] Generating /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/.Xil/Vivado-7839-finn_dev_hannayan/xsa/vmk180_thin_presynth.bif file ...\n",
      "\n",
      "\n",
      "****** Xilinx Bootgen v2022.2.0\n",
      "  **** Build date : Oct 13 2022-12:22:43\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "\n",
      "[INFO]   : Bootimage generated successfully\n",
      "\n",
      "INFO: [Project 1-1945] The Hardware Platform can be used for Hardware and Hardware Emulation\n",
      "INFO: [Project 1-1941] Successfully created Hardware Platform: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/xsa_platform/vmk180_thin.xsa\n",
      "write_hw_platform: Time (s): cpu = 00:00:50 ; elapsed = 00:01:02 . Memory (MB): peak = 4659.301 ; gain = 1054.953 ; free physical = 44097 ; free virtual = 499929\n",
      "INFO: [Vivado 12-12082] Found metadata file: xsa.json\n",
      "INFO: [Vivado 12-6078] Validating platform properties...\n",
      "INFO: [Vivado 12-6079] Validating unified platform...\n",
      "INFO: [Vivado 12-6073] Validating 'pre_synth' platform state...\n",
      "INFO: [Vivado 12-6077] Validating platform files...\n",
      "INFO: [Vivado 12-6066] Finished running validate_hw_platform for file: 'build/xsa_platform/vmk180_thin.xsa'\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 10:21:16 2024...\n",
      "make[1]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado'\n",
      "make platform -C vitis/xpfm_export\n",
      "make[1]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/xpfm_export'\n",
      "xsct -nodisp ./platform_sw.tcl vmk180_thin ../../vivado/build/xsa_platform/vmk180_thin.xsa ./build/platform\n",
      "Creating platform: \"vmk180_thin\"\n",
      "using xsa: \"../../vivado/build/xsa_platform/vmk180_thin.xsa\"\n",
      "with output path: \"./build/platform\"\n",
      "Opening the hardware design, this may take few seconds.\n",
      "INFO: [Hsi 55-2053] elapsed time for repository (/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis/2022.2/data/embeddedsw) loading 0 seconds\n",
      "INFO: Populating the default qemu data for the domain \"standalone_domain\" from the install location /proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis/2022.2/data/emulation/platforms/versal/sw/a72_standalone/qemu/\n",
      "Building the BSP Library for domain  - standalone_domain on processor CIPS_0_pspmc_0_psv_cortexa72_0\n",
      "make[2]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/xpfm_export/bui\n",
      "ld/platform/vmk180_thin/psv_cortexa72_0/standalone_domain/bsp'\n",
      "\n",
      "make --no-print-directory seq_libs\n",
      "\n",
      "Finished building libraries sequentially.\n",
      "\n",
      "make -j 30 --no-print-directory par_libs\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/canfd_v2_7/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/canfd_v2_7/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-no\n",
      "ne-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL\n",
      "3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/cframe_v1_4/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/cframe_v1_4/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-n\n",
      "one-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_E\n",
      "L3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/cfupmc_v1_5/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/cfupmc_v1_5/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-n\n",
      "one-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_E\n",
      "L3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/coresightps_dcc_v1_8/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/coresightps_dcc_v1_8/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=\n",
      "aarch64-none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -\n",
      "DARMA72_EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/cpu_cortexa72_v1_3/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/cpu_cortexa72_v1_3/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aa\n",
      "rch64-none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DA\n",
      "RMA72_EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/csudma_v1_12/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/csudma_v1_12/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-\n",
      "none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_\n",
      "EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/emacps_v3_17/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/emacps_v3_17/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-\n",
      "none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_\n",
      "EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/gpiops_v3_10/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/gpiops_v3_10/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-\n",
      "none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_\n",
      "EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/iicps_v3_16/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/iicps_v3_16/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-n\n",
      "one-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_E\n",
      "L3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/intc_v3_15/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/intc_v3_15/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-no\n",
      "ne-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL\n",
      "3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/ipipsu_v2_12/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/ipipsu_v2_12/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-\n",
      "none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_\n",
      "EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/pmonpsv_v2_2/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/pmonpsv_v2_2/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-\n",
      "none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_\n",
      "EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/qspipsu_v1_16/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/qspipsu_v1_16/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64\n",
      "-none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72\n",
      "_EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/rtcpsu_v1_12/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/rtcpsu_v1_12/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-\n",
      "none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_\n",
      "EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/scugic_v5_0/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/scugic_v5_0/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-n\n",
      "one-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_E\n",
      "L3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/sdps_v4_0/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/sdps_v4_0/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-non\n",
      "e-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3\n",
      " -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/standalone_v8_0/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/standalone_v8_0/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch\n",
      "64-none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA\n",
      "72_EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/sysmonpsv_v3_1/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/sysmonpsv_v3_1/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch6\n",
      "4-none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA7\n",
      "2_EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/trngpsv_v1_2/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/trngpsv_v1_2/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-\n",
      "none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_\n",
      "EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/ttcps_v3_16/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/ttcps_v3_16/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-n\n",
      "one-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_E\n",
      "L3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/uartlite_v3_7/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/uartlite_v3_7/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64\n",
      "-none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72\n",
      "_EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/uartpsv_v1_7/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/uartpsv_v1_7/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-\n",
      "none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_\n",
      "EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/usbpsu_v1_12/src\n",
      "\n",
      "Running Make include in psv_cortexa72_0/libsrc/zdma_v1_15/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/usbpsu_v1_12/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-\n",
      "none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_\n",
      "EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/zdma_v1_15/src -s include  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-no\n",
      "ne-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL\n",
      "3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/canfd_v2_7/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/canfd_v2_7/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-none-\n",
      "elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3 -\n",
      "fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/cframe_v1_4/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/cframe_v1_4/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-none\n",
      "-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3 \n",
      "-fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/cfupmc_v1_5/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/cfupmc_v1_5/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-none\n",
      "-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3 \n",
      "-fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/coresightps_dcc_v1_8/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/coresightps_dcc_v1_8/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aar\n",
      "ch64-none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DAR\n",
      "MA72_EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/cpu_cortexa72_v1_3/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/cpu_cortexa72_v1_3/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch\n",
      "64-none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA\n",
      "72_EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/csudma_v1_12/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/csudma_v1_12/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-non\n",
      "e-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3\n",
      " -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/emacps_v3_17/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/emacps_v3_17/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-non\n",
      "e-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3\n",
      " -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/gpiops_v3_10/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/gpiops_v3_10/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-non\n",
      "e-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3\n",
      " -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/iicps_v3_16/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/iicps_v3_16/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-none\n",
      "-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3 \n",
      "-fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/intc_v3_15/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/intc_v3_15/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-none-\n",
      "elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3 -\n",
      "fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/ipipsu_v2_12/src\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/pmonpsv_v2_2/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/ipipsu_v2_12/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-non\n",
      "e-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3\n",
      " -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/pmonpsv_v2_2/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-non\n",
      "e-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3\n",
      " -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/qspipsu_v1_16/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/qspipsu_v1_16/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-no\n",
      "ne-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL\n",
      "3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/rtcpsu_v1_12/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/rtcpsu_v1_12/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-non\n",
      "e-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3\n",
      " -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/scugic_v5_0/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/scugic_v5_0/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-none\n",
      "-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3 \n",
      "-fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/sdps_v4_0/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/sdps_v4_0/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-none-e\n",
      "lf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3 -f\n",
      "no-tree-loop-distribute-patterns\"\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "xintc_g.c:26:1: warning: missing braces around initializer [-Wmissing-braces]\n",
      "   26 | {\n",
      "      | ^\n",
      "xintc_g.c:26:1: warning: missing braces around initializer [-Wmissing-braces]\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Running Make libs in psv_cortexa72_0/libsrc/standalone_v8_0/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/standalone_v8_0/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-\n",
      "none-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_\n",
      "EL3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/sysmonpsv_v3_1/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/sysmonpsv_v3_1/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-n\n",
      "one-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_E\n",
      "L3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/trngpsv_v1_2/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/trngpsv_v1_2/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-non\n",
      "e-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3\n",
      " -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Compiling xsysmonpsv\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/ttcps_v3_16/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/ttcps_v3_16/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-none\n",
      "-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3 \n",
      "-fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/uartlite_v3_7/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/uartlite_v3_7/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-no\n",
      "ne-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL\n",
      "3 -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/uartpsv_v1_7/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/uartpsv_v1_7/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-non\n",
      "e-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3\n",
      " -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/usbpsu_v1_12/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/usbpsu_v1_12/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-non\n",
      "e-elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3\n",
      " -fno-tree-loop-distribute-patterns\"\n",
      "\n",
      "Running Make libs in psv_cortexa72_0/libsrc/zdma_v1_15/src\n",
      "\n",
      "make -C psv_cortexa72_0/libsrc/zdma_v1_15/src -s libs  \"SHELL=/bin/sh\" \"COMPILER=aarch64-none-elf-gcc\" \"ASSEMBLER=aarch64-none-\n",
      "elf-as\" \"ARCHIVER=aarch64-none-elf-ar\" \"COMPILER_FLAGS=  -O2 -c\" \"EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Dversal -DARMA72_EL3 -\n",
      "fno-tree-loop-distribute-patterns\"\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "translation_table.S:473:2: warning: #warning \"There's no DDR_1 in the HW design. MMU translation table marks 32 GB DDR address space as undefined\" [-Wcpp]\n",
      "  473 | #warning \"There's no DDR_1 in the HW design. MMU translation table marks 32 GB DDR address space as undefined\"\n",
      "      |  ^~~~~~~\n",
      "translation_table.S:526:2: warning: #warning \"There's no DDR_LOW_2 in the HW design. MMU translation table marks 256 GB DDR address space as undefined\" [-Wcpp]\n",
      "  526 | #warning \"There's no DDR_LOW_2 in the HW design. MMU translation table marks 256 GB DDR address space as undefined\"\n",
      "      |  ^~~~~~~\n",
      "translation_table.S:565:2: warning: #warning \"There's no DDR_LOW_3 in the HW design. MMU translation table marks 734 GB DDR address space as undefined\" [-Wcpp]\n",
      "  565 | #warning \"There's no DDR_LOW_3 in the HW design. MMU translation table marks 734 GB DDR address space as undefined\"\n",
      "      |  ^~~~~~~\n",
      "translation_table.S:619:2: warning: #warning \"There's no DDR_CH_1 in the HW design. MMU translation table marks 1 TB DDR address space as undefined\" [-Wcpp]\n",
      "  619 | #warning \"There's no DDR_CH_1 in the HW design. MMU translation table marks 1 TB DDR address space as undefined\"\n",
      "      |  ^~~~~~~\n",
      "translation_table.S:658:2: warning: #warning \"There's no DDR_CH_2 in the HW design. MMU translation table marks 1 TB DDR address space as undefined\" [-Wcpp]\n",
      "  658 | #warning \"There's no DDR_CH_2 in the HW design. MMU translation table marks 1 TB DDR address space as undefined\"\n",
      "      |  ^~~~~~~\n",
      "translation_table.S:697:2: warning: #warning \"There's no DDR_CH_3 in the HW design. MMU translation table marks 1 TB DDR address space as undefined\" [-Wcpp]\n",
      "  697 | #warning \"There's no DDR_CH_3 in the HW design. MMU translation table marks 1 TB DDR address space as undefined\"\n",
      "      |  ^~~~~~~\n",
      "translation_table.S:748:2: warning: #warning \"There's no DDR_0 in the HW design. MMU translation table marks 2 GB DDR address space as undefined\" [-Wcpp]\n",
      "  748 | #warning \"There's no DDR_0 in the HW design. MMU translation table marks 2 GB DDR address space as undefined\"\n",
      "      |  ^~~~~~~\n",
      "xtime_l.c:49:9: note: '#pragma message: For the sleep routines, Global timer is being used'\n",
      "   49 | #pragma message (\"For the sleep routines, Global timer is being used\")\n",
      "      |         ^~~~~~~\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Finished building libraries parallelly.\n",
      "\n",
      "make --no-print-directory archive\n",
      "\n",
      "aarch64-none-elf-ar -r  psv_cortexa72_0/lib/libxil.a psv_cortexa72_0/lib/CompactAES.o psv_cortexa72_0/lib/_exit.o psv_cortexa72\n",
      "_0/lib/_open.o psv_cortexa72_0/lib/_sbrk.o psv_cortexa72_0/lib/abort.o psv_cortexa72_0/lib/asm_vectors.o psv_cortexa72_0/lib/bo\n",
      "ot.o psv_cortexa72_0/lib/close.o psv_cortexa72_0/lib/cpputest_time.o psv_cortexa72_0/lib/errno.o psv_cortexa72_0/lib/fcntl.o ps\n",
      "v_cortexa72_0/lib/fstat.o psv_cortexa72_0/lib/getpid.o psv_cortexa72_0/lib/inbyte.o psv_cortexa72_0/lib/initialise_monitor_hand\n",
      "les.o psv_cortexa72_0/lib/isatty.o psv_cortexa72_0/lib/kill.o psv_cortexa72_0/lib/lseek.o psv_cortexa72_0/lib/open.o psv_cortex\n",
      "a72_0/lib/outbyte.o psv_cortexa72_0/lib/print.o psv_cortexa72_0/lib/putnum.o psv_cortexa72_0/lib/read.o psv_cortexa72_0/lib/sbr\n",
      "k.o psv_cortexa72_0/lib/sleep.o psv_cortexa72_0/lib/time.o psv_cortexa72_0/lib/translation_table.o psv_cortexa72_0/lib/unlink.o\n",
      " psv_cortexa72_0/lib/vectors.o psv_cortexa72_0/lib/write.o psv_cortexa72_0/lib/xcanfd.o psv_cortexa72_0/lib/xcanfd_config.o psv\n",
      "_cortexa72_0/lib/xcanfd_g.o psv_cortexa72_0/lib/xcanfd_intr.o psv_cortexa72_0/lib/xcanfd_selftest.o psv_cortexa72_0/lib/xcanfd_\n",
      "sinit.o psv_cortexa72_0/lib/xcframe.o psv_cortexa72_0/lib/xcframe_g.o psv_cortexa72_0/lib/xcframe_selftest.o psv_cortexa72_0/li\n",
      "b/xcframe_sinit.o psv_cortexa72_0/lib/xcfupmc.o psv_cortexa72_0/lib/xcfupmc_g.o psv_cortexa72_0/lib/xcfupmc_selftest.o psv_cort\n",
      "exa72_0/lib/xcfupmc_sinit.o psv_cortexa72_0/lib/xcoresightpsdcc.o psv_cortexa72_0/lib/xcsudma.o psv_cortexa72_0/lib/xcsudma_g.o\n",
      " psv_cortexa72_0/lib/xcsudma_intr.o psv_cortexa72_0/lib/xcsudma_selftest.o psv_cortexa72_0/lib/xcsudma_sinit.o psv_cortexa72_0/\n",
      "lib/xemacps.o psv_cortexa72_0/lib/xemacps_bdring.o psv_cortexa72_0/lib/xemacps_control.o psv_cortexa72_0/lib/xemacps_g.o psv_co\n",
      "rtexa72_0/lib/xemacps_hw.o psv_cortexa72_0/lib/xemacps_intr.o psv_cortexa72_0/lib/xemacps_sinit.o psv_cortexa72_0/lib/xgpiops.o\n",
      " psv_cortexa72_0/lib/xgpiops_g.o psv_cortexa72_0/lib/xgpiops_hw.o psv_cortexa72_0/lib/xgpiops_intr.o psv_cortexa72_0/lib/xgpiop\n",
      "s_selftest.o psv_cortexa72_0/lib/xgpiops_sinit.o psv_cortexa72_0/lib/xiicps.o psv_cortexa72_0/lib/xiicps_g.o psv_cortexa72_0/li\n",
      "b/xiicps_hw.o psv_cortexa72_0/lib/xiicps_intr.o psv_cortexa72_0/lib/xiicps_master.o psv_cortexa72_0/lib/xiicps_options.o psv_co\n",
      "rtexa72_0/lib/xiicps_selftest.o psv_cortexa72_0/lib/xiicps_sinit.o psv_cortexa72_0/lib/xiicps_slave.o psv_cortexa72_0/lib/xiicp\n",
      "s_xfer.o psv_cortexa72_0/lib/xil-crt0.o psv_cortexa72_0/lib/xil_assert.o psv_cortexa72_0/lib/xil_cache.o psv_cortexa72_0/lib/xi\n",
      "l_clocking.o psv_cortexa72_0/lib/xil_exception.o psv_cortexa72_0/lib/xil_mem.o psv_cortexa72_0/lib/xil_mmu.o psv_cortexa72_0/li\n",
      "b/xil_printf.o psv_cortexa72_0/lib/xil_sleepcommon.o psv_cortexa72_0/lib/xil_sleeptimer.o psv_cortexa72_0/lib/xil_smc.o psv_cor\n",
      "texa72_0/lib/xil_spinlock.o psv_cortexa72_0/lib/xil_testcache.o psv_cortexa72_0/lib/xil_testio.o psv_cortexa72_0/lib/xil_testme\n",
      "m.o psv_cortexa72_0/lib/xil_util.o psv_cortexa72_0/lib/xintc.o psv_cortexa72_0/lib/xintc_g.o psv_cortexa72_0/lib/xintc_intr.o p\n",
      "sv_cortexa72_0/lib/xintc_l.o psv_cortexa72_0/lib/xintc_options.o psv_cortexa72_0/lib/xintc_selftest.o psv_cortexa72_0/lib/xinte\n",
      "rrupt_wrap.o psv_cortexa72_0/lib/xipipsu.o psv_cortexa72_0/lib/xipipsu_buf.o psv_cortexa72_0/lib/xipipsu_g.o psv_cortexa72_0/li\n",
      "b/xipipsu_sinit.o psv_cortexa72_0/lib/xplatform_info.o psv_cortexa72_0/lib/xpm_counter.o psv_cortexa72_0/lib/xpmonpsv.o psv_cor\n",
      "texa72_0/lib/xpmonpsv_g.o psv_cortexa72_0/lib/xpmonpsv_sint.o psv_cortexa72_0/lib/xqspipsu.o psv_cortexa72_0/lib/xqspipsu_contr\n",
      "ol.o psv_cortexa72_0/lib/xqspipsu_g.o psv_cortexa72_0/lib/xqspipsu_hw.o psv_cortexa72_0/lib/xqspipsu_options.o psv_cortexa72_0/\n",
      "lib/xqspipsu_sinit.o psv_cortexa72_0/lib/xrtcpsu.o psv_cortexa72_0/lib/xrtcpsu_g.o psv_cortexa72_0/lib/xrtcpsu_intr.o psv_corte\n",
      "xa72_0/lib/xrtcpsu_selftest.o psv_cortexa72_0/lib/xrtcpsu_sinit.o psv_cortexa72_0/lib/xscugic.o psv_cortexa72_0/lib/xscugic_g.o\n",
      " psv_cortexa72_0/lib/xscugic_hw.o psv_cortexa72_0/lib/xscugic_intr.o psv_cortexa72_0/lib/xscugic_selftest.o psv_cortexa72_0/lib\n",
      "/xscugic_sinit.o psv_cortexa72_0/lib/xsdps.o psv_cortexa72_0/lib/xsdps_card.o psv_cortexa72_0/lib/xsdps_g.o psv_cortexa72_0/lib\n",
      "/xsdps_host.o psv_cortexa72_0/lib/xsdps_options.o psv_cortexa72_0/lib/xsdps_sinit.o psv_cortexa72_0/lib/xsysmonpsv.o psv_cortex\n",
      "a72_0/lib/xsysmonpsv_common.o psv_cortexa72_0/lib/xsysmonpsv_direct.o psv_cortexa72_0/lib/xsysmonpsv_g.o psv_cortexa72_0/lib/xs\n",
      "ysmonpsv_intr.o psv_cortexa72_0/lib/xsysmonpsv_services.o psv_cortexa72_0/lib/xsysmonpsv_sinit.o psv_cortexa72_0/lib/xtime_l.o \n",
      "psv_cortexa72_0/lib/xtrngpsv.o psv_cortexa72_0/lib/xtrngpsv_df.o psv_cortexa72_0/lib/xtrngpsv_g.o psv_cortexa72_0/lib/xtrngpsv_\n",
      "sinit.o psv_cortexa72_0/lib/xtrngpsv_tests.o psv_cortexa72_0/lib/xttcps.o psv_cortexa72_0/lib/xttcps_g.o psv_cortexa72_0/lib/xt\n",
      "tcps_options.o psv_cortexa72_0/lib/xttcps_selftest.o psv_cortexa72_0/lib/xttcps_sinit.o psv_cortexa72_0/lib/xuartlite.o psv_cor\n",
      "texa72_0/lib/xuartlite_g.o psv_cortexa72_0/lib/xuartlite_intr.o psv_cortexa72_0/lib/xuartlite_l.o psv_cortexa72_0/lib/xuartlite\n",
      "_selftest.o psv_cortexa72_0/lib/xuartlite_sinit.o psv_cortexa72_0/lib/xuartlite_stats.o psv_cortexa72_0/lib/xuartpsv.o psv_cort\n",
      "exa72_0/lib/xuartpsv_g.o psv_cortexa72_0/lib/xuartpsv_hw.o psv_cortexa72_0/lib/xuartpsv_intr.o psv_cortexa72_0/lib/xuartpsv_opt\n",
      "ions.o psv_cortexa72_0/lib/xuartpsv_selftest.o psv_cortexa72_0/lib/xuartpsv_sinit.o psv_cortexa72_0/lib/xusbpsu.o psv_cortexa72\n",
      "_0/lib/xusbpsu_command.o psv_cortexa72_0/lib/xusbpsu_controltransfers.o psv_cortexa72_0/lib/xusbpsu_device.o psv_cortexa72_0/li\n",
      "b/xusbpsu_endpoint.o psv_cortexa72_0/lib/xusbpsu_ep0handler.o psv_cortexa72_0/lib/xusbpsu_ephandler.o psv_cortexa72_0/lib/xusbp\n",
      "su_event.o psv_cortexa72_0/lib/xusbpsu_g.o psv_cortexa72_0/lib/xusbpsu_hibernation.o psv_cortexa72_0/lib/xusbpsu_intr.o psv_cor\n",
      "texa72_0/lib/xusbpsu_sinit.o psv_cortexa72_0/lib/xzdma.o psv_cortexa72_0/lib/xzdma_g.o psv_cortexa72_0/lib/xzdma_intr.o psv_cor\n",
      "texa72_0/lib/xzdma_selftest.o psv_cortexa72_0/lib/xzdma_sinit.o\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis/2022.2/gnu/aarch64/lin/aarch64-none/bin/../x86_64-oesdk-linux/usr/bin/aarch64-xilinx-elf/aarch64-xilinx-elf-ar.real: creating psv_cortexa72_0/lib/libxil.a\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Finished building libraries\n",
      "\n",
      "make[2]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/xpfm_export/buil\n",
      "d/platform/vmk180_thin/psv_cortexa72_0/standalone_domain/bsp'\n",
      "\n",
      "make[1]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/xpfm_export'\n",
      "make all -C vitis/ip\n",
      "make[1]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip'\n",
      "mkdir    xo_hw\n",
      "make all -C finn_design\n",
      "make[2]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip/finn_design'\n",
      "cp ./src/finn_design.xo ../xo_hw/finn_design.xo\n",
      "make[2]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip/finn_design'\n",
      "make all -C instrumentation_wrapper\n",
      "make[2]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip/instrumentation_wrapper'\n",
      "cp ./src/instrumentation_wrapper.xo ../xo_hw/instrumentation_wrapper.xo\n",
      "make[2]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip/instrumentation_wrapper'\n",
      "make[1]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip'\n",
      "make link -C vitis\n",
      "make[1]: Entering directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis'\n",
      "mkdir build_hw\n",
      "cd build_hw && \\\n",
      "\tv++ --link --debug --save-temps --from_step vpl.impl.opt_design \\\n",
      "\t\t--target hw \\\n",
      "\t\t--optimize 3 \\\n",
      "\t\t--linkhook.do_first vpl.impl.opt_design,.././src/dsp_fanout.tcl \\\n",
      "\t\t--platform ../../vivado/build/xsa_platform/vmk180_thin.xsa \\\n",
      "\t\t--config .././src/1x/system.cfg \\\n",
      "\t\t.././ip/xo_hw/finn_design.xo .././ip/xo_hw/instrumentation_wrapper.xo \\\n",
      "\t\t--output vmk180_thin.xsa \\\n",
      "\t\t2>&1 | tee vpp_link.log\n",
      "Option Map File Used: '/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis/2022.2/data/vitis/vpp/optMap.xml'\n",
      "\n",
      "****** v++ v2022.2 (64-bit)\n",
      "  **** SW Build 3671529 on 2022-10-13-17:52:11\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [v++ 60-2386] Translating 'linkhook.do_first' option 'vpl.impl.opt_design' to 'vivado.prop' option 'run.impl_1.STEPS.OPT_DESIGN.TCL.PRE'\n",
      "INFO: [v++ 60-897] Reading --xp value from platform: param:hw_emu.enableProfiling=false\n",
      "INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:\n",
      "\tReports: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/reports/link\n",
      "\tLog files: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/logs/link\n",
      "Running Dispatch Server on port: 33295\n",
      "INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/vmk180_thin.xsa.link_summary, at Tue Apr 30 10:21:47 2024\n",
      "INFO: [v++ 60-1315] Creating rulecheck session with output '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/reports/link/v++_link_vmk180_thin_guidance.html', at Tue Apr 30 10:21:47 2024\n",
      "INFO: [v++ 60-1321] The specified from_step 'vpl.impl.opt_design' is valid\n",
      "INFO: [v++ 60-895]   Target platform: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/xsa_platform/vmk180_thin.xsa\n",
      "INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/xsa_platform/vmk180_thin.xsa'\n",
      "INFO: [v++ 60-629] Linking for hardware target\n",
      "INFO: [v++ 60-423]   Target device: xilinx.com_vmk180_vmk180_thin_1_0\n",
      "INFO: [v++ 60-1326] Run 'run_link' is new, need to run from the first step 'system_link', ignoring --from_step option 'vpl'\n",
      "INFO: [v++ 60-1332] Run 'run_link' status: Not started\n",
      "INFO: [v++ 60-1443] [10:21:48] Run run_link: Step system_link: Started\n",
      "INFO: [v++ 60-1453] Command Line: system_link --xo /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip/xo_hw/finn_design.xo --xo /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip/xo_hw/instrumentation_wrapper.xo -keep --config /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/syslinkConfig.ini --xpfm /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/xsa_platform/vmk180_thin.xsa --target hw --output_dir /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int --temp_dir /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link\n",
      "INFO: [v++ 60-1454] Run Directory: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/run_link\n",
      "INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip/xo_hw/finn_design.xo\n",
      "INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/ip/xo_hw/instrumentation_wrapper.xo\n",
      "INFO: [SYSTEM_LINK 82-53] Creating IP database /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [10:21:50] build_xd_ip_db started: /proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/vmk180_thin.hpfm -clkid 0 -ip /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/iprepo/xilinx_com_hls_instrumentation_wrapper_1_0,instrumentation_wrapper -ip /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/iprepo/xilinx_finn_finn_finn_design_1_0,finn_design -o /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml\n",
      "INFO: [SYSTEM_LINK 82-37] [10:21:54] build_xd_ip_db finished successfully\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 438.668 ; gain = 0.000 ; free physical = 46589 ; free virtual = 502480\n",
      "INFO: [SYSTEM_LINK 82-51] Create system connectivity graph\n",
      "INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [SYSTEM_LINK 82-38] [10:21:54] cfgen started: /proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis/2022.2/bin/cfgen  -nk finn_design:1:finn_design_0 -nk instrumentation_wrapper:1:instrumentation_wrapper_0 -sc instrumentation_wrapper_0.finnix:finn_design_0.s_axis_0 -sc finn_design_0.m_axis_0:instrumentation_wrapper_0.finnox -clock.id 1:finn_design_0.ap_clk,instrumentation_wrapper_0 -dpa_mem_offload false -dmclkid 0 -r /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml\n",
      "INFO: [CFGEN 83-0] Kernel Specs: \n",
      "INFO: [CFGEN 83-0]   kernel: finn_design, num: 1  {finn_design_0}\n",
      "INFO: [CFGEN 83-0]   kernel: instrumentation_wrapper, num: 1  {instrumentation_wrapper_0}\n",
      "INFO: [CFGEN 83-0] Stream Specs: \n",
      "INFO: [CFGEN 83-0]   instrumentation_wrapper_0.finnix => finn_design_0.s_axis_0\n",
      "INFO: [CFGEN 83-0]   finn_design_0.m_axis_0 => instrumentation_wrapper_0.finnox\n",
      "INFO: [SYSTEM_LINK 82-37] [10:21:56] cfgen finished successfully\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 438.668 ; gain = 0.000 ; free physical = 46588 ; free virtual = 502480\n",
      "INFO: [SYSTEM_LINK 82-52] Create top-level block diagram\n",
      "INFO: [SYSTEM_LINK 82-38] [10:21:56] cf2bd started: /proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis/2022.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/_sysl/.xsd --temp_dir /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link --output_dir /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int\n",
      "INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml\n",
      "INFO: [CF2BD 82-28] cf2xd finished successfully\n",
      "INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -dn dr -dp /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/sys_link/_sysl/.xsd\n",
      "INFO: [CF2BD 82-28] cf_xsd finished successfully\n",
      "INFO: [SYSTEM_LINK 82-37] [10:21:59] cf2bd finished successfully\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 438.668 ; gain = 0.000 ; free physical = 46584 ; free virtual = 502480\n",
      "INFO: [v++ 60-1441] [10:21:59] Run run_link: Step system_link: Completed\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 454.715 ; gain = 0.000 ; free physical = 46644 ; free virtual = 502540\n",
      "INFO: [v++ 60-1443] [10:21:59] Run run_link: Step cf2sw: Started\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/sdsl.dat -rtd /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/cf2sw.rtd -nofilter /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/cf2sw_full.rtd -xclbin /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/xclbin_orig.xml -o /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/xclbin_orig.1.xml\n",
      "INFO: [v++ 60-1454] Run Directory: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [10:22:01] Run run_link: Step cf2sw: Completed\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 454.715 ; gain = 0.000 ; free physical = 46629 ; free virtual = 502525\n",
      "INFO: [v++ 60-1443] [10:22:01] Run run_link: Step rtd2_system_diagram: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram\n",
      "INFO: [v++ 60-1454] Run Directory: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [10:22:01] Run run_link: Step rtd2_system_diagram: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.07 . Memory (MB): peak = 454.715 ; gain = 0.000 ; free physical = 46616 ; free virtual = 502512\n",
      "INFO: [v++ 60-1443] [10:22:01] Run run_link: Step vpl: Started\n",
      "INFO: [v++ 60-1453] Command Line: vpl -t hw -f /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vivado/build/xsa_platform/vmk180_thin.xsa -s -g --remote_ip_cache /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/.ipcache --output_dir /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int --log_dir /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/logs/link --report_dir /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/reports/link --config /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vplConfig.ini -k /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link --no-info --iprepo /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_com_hls_instrumentation_wrapper_1_0 --iprepo /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/xo/ip_repo/xilinx_finn_finn_finn_design_1_0 --from_step impl.opt_design --messageDb /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/run_link/vpl.pb /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/dr.bd.tcl\n",
      "INFO: [v++ 60-1454] Run Directory: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/run_link\n",
      "\n",
      "****** vpl v2022.2 (64-bit)\n",
      "  **** SW Build 3671529 on 2022-10-13-17:52:11\n",
      "    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "INFO: [VPL 60-839] Read in kernel information from file '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/kernel_info.dat'.\n",
      "INFO: [VPL 60-423]   Target device: xilinx.com_vmk180_vmk180_thin_1_0\n",
      "INFO: [VPL 60-1321] The specified from_step 'impl.opt_design' is valid\n",
      "INFO: [VPL 60-1032] Extracting hardware platform to /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/vivado/vpl/.local/hw_platform\n",
      "INFO: [VPL 60-1326] Run 'vpl' is new, need to run from the first step 'create_project', ignoring --from_step option 'impl'\n",
      "[10:22:53] Run vpl: Step create_project: Started\n",
      "Creating Vivado project.\n",
      "[10:22:59] Run vpl: Step create_project: Completed\n",
      "[10:22:59] Run vpl: Step create_bd: Started\n",
      "[10:23:06] Run vpl: Step create_bd: Completed\n",
      "[10:23:06] Run vpl: Step update_bd: Started\n",
      "[10:23:07] Run vpl: Step update_bd: Completed\n",
      "[10:23:07] Run vpl: Step generate_target: Started\n",
      "[10:23:26] Run vpl: Step generate_target: Completed\n",
      "[10:23:26] Run vpl: Step config_hw_runs: Started\n",
      "[10:23:29] Run vpl: Step config_hw_runs: Completed\n",
      "[10:23:29] Run vpl: Step synth: Started\n",
      "[10:24:29] Block-level synthesis in progress, 0 of 7 jobs complete, 7 jobs running.\n",
      "[10:25:00] Block-level synthesis in progress, 0 of 7 jobs complete, 7 jobs running.\n",
      "[10:25:30] Block-level synthesis in progress, 0 of 7 jobs complete, 7 jobs running.\n",
      "[10:26:00] Block-level synthesis in progress, 4 of 7 jobs complete, 3 jobs running.\n",
      "[10:26:30] Block-level synthesis in progress, 5 of 7 jobs complete, 2 jobs running.\n",
      "[10:27:00] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.\n",
      "[10:27:30] Block-level synthesis in progress, 7 of 7 jobs complete, 0 jobs running.\n",
      "[10:28:00] Block-level synthesis in progress, 7 of 7 jobs complete, 0 jobs running.\n",
      "[10:28:30] Top-level synthesis in progress.\n",
      "[10:29:00] Top-level synthesis in progress.\n",
      "[10:29:30] Top-level synthesis in progress.\n",
      "[10:29:56] Run vpl: Step synth: Completed\n",
      "[10:29:56] Run vpl: Step impl: Started\n",
      "[10:32:27] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 10m 23s \n",
      "\n",
      "[10:32:27] Starting logic optimization..\n",
      "[10:32:27] Phase 1 Retarget\n",
      "[10:32:27] Phase 2 Constant propagation\n",
      "[10:32:27] Phase 3 Sweep\n",
      "[10:32:27] Phase 4 BUFG optimization\n",
      "[10:32:27] Phase 5 Shift Register Optimization\n",
      "[10:32:27] Phase 6 Post Processing Netlist\n",
      "[10:32:27] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 00m 00s \n",
      "\n",
      "[10:32:27] Starting logic placement..\n",
      "[10:32:27] Phase 1 Placer Initialization\n",
      "[10:32:27] Phase 1.1 Placer Initialization Netlist Sorting\n",
      "[10:32:27] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "[10:33:27] Phase 1.3 Build Placer Netlist Model\n",
      "[10:33:27] Phase 1.4 Constrain Clocks/Macros\n",
      "[10:33:27] Phase 2 Global Placement\n",
      "[10:33:27] Phase 2.1 Floorplanning\n",
      "[10:33:27] Phase 2.1.1 Partition Driven Placement\n",
      "[10:33:27] Phase 2.1.1.1 PBP: Partition Driven Placement\n",
      "[10:33:27] Phase 2.1.1.2 PBP: Clock Region Placement\n",
      "[10:33:27] Phase 2.1.1.3 PBP: Compute Congestion\n",
      "[10:33:27] Phase 2.1.1.4 PBP: UpdateTiming\n",
      "[10:33:27] Phase 2.1.1.5 PBP: Add part constraints\n",
      "[10:33:27] Phase 2.2 Update Timing before SLR Path Opt\n",
      "[10:33:27] Phase 2.3 Post-Processing in Floorplanning\n",
      "[10:33:27] Phase 2.4 Global Placement Core\n",
      "[10:33:57] Phase 2.4.1 UpdateTiming Before Physical Synthesis\n",
      "[10:33:57] Phase 2.4.2 Physical Synthesis In Placer\n",
      "[10:34:27] Phase 3 Detail Placement\n",
      "[10:34:27] Phase 3.1 Commit Multi Column Macros\n",
      "[10:34:27] Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "[10:34:27] Phase 3.3 Small Shape DP\n",
      "[10:34:27] Phase 3.3.1 Small Shape Clustering\n",
      "[10:34:27] Phase 3.3.2 Flow Legalize Slice Clusters\n",
      "[10:34:27] Phase 3.3.3 Slice Area Swap\n",
      "[10:34:27] Phase 3.3.3.1 Slice Area Swap Initial\n",
      "[10:34:27] Phase 3.4 Optimize BEL assignments\n",
      "[10:34:27] Phase 3.5 Pipeline Register Optimization\n",
      "[10:34:27] Phase 4 Post Placement Optimization and Clean-Up\n",
      "[10:34:27] Phase 4.1 Post Commit Optimization\n",
      "[10:34:58] Phase 4.1.1 Post Placement Optimization\n",
      "[10:34:58] Phase 4.1.1.1 BUFG Insertion\n",
      "[10:34:58] Phase 1 Physical Synthesis Initialization\n",
      "[10:34:58] Phase 4.1.1.2 Post Placement Timing Optimization\n",
      "[10:34:58] Phase 4.2 Post Placement Cleanup\n",
      "[10:34:58] Phase 4.3 Placer Reporting\n",
      "[10:34:58] Phase 4.3.1 Print Estimated Congestion\n",
      "[10:34:58] Phase 4.4 Final Placement Cleanup\n",
      "[10:35:28] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 03m 00s \n",
      "\n",
      "[10:35:28] Starting logic routing..\n",
      "[10:35:28] Phase 1 Build RT Design\n",
      "[10:35:58] Phase 2 Router Initialization\n",
      "[10:35:58] Phase 2.1 Fix Topology Constraints\n",
      "[10:35:58] Phase 2.2 Pre Route Cleanup\n",
      "[10:35:58] Phase 2.3 Global Clock Net Routing\n",
      "[10:35:58] Phase 2.4 Update Timing\n",
      "[10:36:28] Phase 2.5 Update Timing for Bus Skew\n",
      "[10:36:28] Phase 2.5.1 Update Timing\n",
      "[10:36:28] Phase 3 Initial Routing\n",
      "[10:36:28] Phase 3.1 Global Routing\n",
      "[10:36:28] Phase 3.1.1 SLL Assignment\n",
      "[10:36:28] Phase 4 Rip-up And Reroute\n",
      "[10:36:28] Phase 4.1 Global Iteration 0\n",
      "[10:36:58] Phase 4.2 Additional Iteration for Hold\n",
      "[10:36:58] Phase 5 Delay and Skew Optimization\n",
      "[10:36:58] Phase 5.1 Delay CleanUp\n",
      "[10:36:58] Phase 5.2 Clock Skew Optimization\n",
      "[10:36:58] Phase 6 Post Hold Fix\n",
      "[10:36:58] Phase 6.1 Hold Fix Iter\n",
      "[10:36:58] Phase 6.1.1 Update Timing\n",
      "[10:36:58] Phase 7 Route finalize\n",
      "[10:36:58] Phase 8 Verifying routed nets\n",
      "[10:36:58] Phase 9 Depositing Routes\n",
      "[10:36:58] Phase 10 Post Router Timing\n",
      "[10:36:58] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 01m 30s \n",
      "\n",
      "[10:36:58] Starting bitstream generation..\n",
      "Starting optional post-route physical design optimization.\n",
      "Finished optional post-route physical design optimization.\n",
      "[10:38:28] Creating bitmap...\n",
      "[10:40:59] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 04m 00s \n",
      "Check VPL, containing 1 checks, has run: 0 errors\n",
      "[10:41:00] Run vpl: Step impl: Completed\n",
      "[10:41:01] Run vpl: FINISHED. Run Status: impl Complete!\n",
      "INFO: [v++ 60-1441] [10:41:01] Run run_link: Step vpl: Completed\n",
      "Time (s): cpu = 00:00:07 ; elapsed = 00:19:00 . Memory (MB): peak = 454.715 ; gain = 0.000 ; free physical = 39016 ; free virtual = 494643\n",
      "INFO: [v++ 60-1443] [10:41:01] Run run_link: Step rtdgen: Started\n",
      "INFO: [v++ 60-1453] Command Line: rtdgen\n",
      "INFO: [v++ 60-1454] Run Directory: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/run_link\n",
      "INFO: [v++ 60-1453] Command Line: cf2sw -a /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/address_map.xml -sdsl /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/sdsl.dat -xclbin /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/xclbin_orig.xml -rtd /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin.rtd -o /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin.xml\n",
      "INFO: [v++ 60-1652] Cf2sw returned exit code: 0\n",
      "INFO: [v++ 60-1441] [10:41:03] Run run_link: Step rtdgen: Completed\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 454.715 ; gain = 0.000 ; free physical = 39954 ; free virtual = 495536\n",
      "INFO: [v++ 60-1443] [10:41:03] Run run_link: Step xclbinutil: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/system.pdi --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin_xml.rtd --add-section BUILD_METADATA:JSON:/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin_build.rtd --add-section EMBEDDED_METADATA:RAW:/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin.xml --add-section SYSTEM_METADATA:RAW:/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx.com_vmk180_vmk180_thin_1_0 --output /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/run_link\n",
      "XRT Build Version: 2.14.354 (2022.2)\n",
      "       Build Date: 2022-10-08 09:49:53\n",
      "          Hash ID: 43926231f7183688add2dccfd391b36a1f000bea\n",
      "Creating a default 'in-memory' xclbin image.\n",
      "\n",
      "Section: 'BITSTREAM'(0) was successfully added.\n",
      "Size   : 1871040 bytes\n",
      "Format : RAW\n",
      "File   : '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/system.pdi'\n",
      "\n",
      "Section: 'MEM_TOPOLOGY'(6) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'mem_topology'\n",
      "\n",
      "Section: 'IP_LAYOUT'(8) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'ip_layout'\n",
      "\n",
      "Section: 'CONNECTIVITY'(7) was successfully added.\n",
      "Format : JSON\n",
      "File   : 'connectivity'\n",
      "WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.\n",
      "WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.\n",
      "\n",
      "Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.\n",
      "Format : JSON\n",
      "File   : '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin_xml.rtd'\n",
      "\n",
      "Section: 'BUILD_METADATA'(14) was successfully added.\n",
      "Size   : 3822 bytes\n",
      "Format : JSON\n",
      "File   : '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin_build.rtd'\n",
      "\n",
      "Section: 'EMBEDDED_METADATA'(2) was successfully added.\n",
      "Size   : 6068 bytes\n",
      "Format : RAW\n",
      "File   : '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin.xml'\n",
      "\n",
      "Section: 'SYSTEM_METADATA'(22) was successfully added.\n",
      "Size   : 12514 bytes\n",
      "Format : RAW\n",
      "File   : '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/systemDiagramModelSlrBaseAddress.json'\n",
      "Successfully wrote (1902070 bytes) to the output file: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin.xclbin\n",
      "Leaving xclbinutil.\n",
      "INFO: [v++ 60-1441] [10:41:03] Run run_link: Step xclbinutil: Completed\n",
      "Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.18 . Memory (MB): peak = 454.715 ; gain = 0.000 ; free physical = 39951 ; free virtual = 495535\n",
      "INFO: [v++ 60-1443] [10:41:03] Run run_link: Step xclbinutilinfo: Started\n",
      "INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin.xclbin.info --input /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/int/vmk180_thin.xclbin\n",
      "INFO: [v++ 60-1454] Run Directory: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/run_link\n",
      "INFO: [v++ 60-1441] [10:41:04] Run run_link: Step xclbinutilinfo: Completed\n",
      "Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.18 . Memory (MB): peak = 454.715 ; gain = 0.000 ; free physical = 39949 ; free virtual = 495533\n",
      "INFO: [v++ 60-1443] [10:41:04] Run run_link: Step generate_sc_driver: Started\n",
      "INFO: [v++ 60-1453] Command Line: \n",
      "INFO: [v++ 60-1454] Run Directory: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/link/run_link\n",
      "INFO: [v++ 60-2442] Software platform is not available, OS name is set from advanced.param 'software.os': linux\n",
      "INFO: [v++ 60-2442] Software platform is not available, CPU type is set internally based on part name and design intent from hardware platform: cortex-a72\n",
      "INFO: [v++ 60-1441] [10:41:04] Run run_link: Step generate_sc_driver: Completed\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 454.715 ; gain = 0.000 ; free physical = 39949 ; free virtual = 495533\n",
      "Check POST-VPL, containing 1 checks, has run: 0 errors\n",
      "INFO: [v++ 60-244] Generating system estimate report...\n",
      "INFO: [v++ 60-1092] Generated system estimate report: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/reports/link/system_estimate_vmk180_thin.xtxt\n",
      "INFO: [v++ 82-3844] Successfully added runtime data to ./vmk180_thin.xsa\n",
      "WARNING: [v++ 60-1628] No sd_card image will be generated for Versal platforms. Parameter compiler.addOutputTypes will not be honored.\n",
      "INFO: [v++ 60-586] Created vmk180_thin.xsa\n",
      "INFO: [v++ 60-1307] Run completed. Additional information can be found in:\n",
      "\tGuidance: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/reports/link/v++_link_vmk180_thin_guidance.html\n",
      "\tTiming Report: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/reports/link/imp/impl_1_vmk180_thin_wrapper_timing_summary_routed.rpt\n",
      "\tVivado Log: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/logs/link/vivado.log\n",
      "\tSteps Log File: /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/_x/logs/link/link.steps.log\n",
      "\n",
      "INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. \n",
      "    vitis_analyzer /scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis/build_hw/vmk180_thin.xsa.link_summary \n",
      "INFO: [v++ 60-791] Total elapsed time: 0h 19m 26s\n",
      "INFO: [v++ 60-1653] Closing dispatch client.\n",
      "make[1]: Leaving directory '/scratch/hannayan/finn/notebooks/instrumentation_wrapper/instr_wrap_platform/vitis'\n"
     ]
    }
   ],
   "source": [
    "%%sh\n",
    "cd instr_wrap_platform\n",
    "make all"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "877e5eaa-5b32-4ff5-9ba4-4c802301f7ce",
   "metadata": {},
   "source": [
    "Once the build has finished, the generated outputs can be found in the `instr_wrap_platform/vitis/build_hw` folder. The full Vivado project `prj.xpr` can be found in `build_hw/_x/link/vivado/vpl/prj`. The final platform block design can be viewed in this project. Vivado features such as utilisation reports can also be run to view the resource usage and other metrics of the platform."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2c53a38a-9d68-4986-b20a-53366123a914",
   "metadata": {},
   "source": [
    "## Alternative Method: Build the instrumentation wrapper as part of the FINN build flow\n",
    "Alternatively, instead of building the platform separately to the FINN model, additional steps could be appended to the FINN build flow to build the platform after the FINN model has finished compiling and the corresponding `.xo` files have been generated. These steps would simply call the necessary `make` commands through the Python `subprocess` module. This way, both the FINN model and the instrumentation wrapper platform could be built in one go, rather than having to run the builds separately. The cell below shows how this could be done, and can be run by uncommenting the code by removing the `\"\"\"` at the start and the `\"\"\";` at the end."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4e24c1d1-035f-4775-81d1-df4849e7fab5",
   "metadata": {},
   "outputs": [],
   "source": [
    "\"\"\"\n",
    "# An alternative method of building the instrumentation wrapper platform\n",
    "# by appending steps to call the `make` commands to the FINN build flow\n",
    "\n",
    "import numpy as np\n",
    "import os\n",
    "import shutil\n",
    "import subprocess\n",
    "from qonnx.custom_op.registry import getCustomOp\n",
    "\n",
    "import finn.builder.build_dataflow as build\n",
    "import finn.builder.build_dataflow_config as build_cfg\n",
    "import finn.util.data_packing as dpk\n",
    "from finn.custom_op.fpgadataflow.templates import ipgentcl_template\n",
    "from finn.transformation.fpgadataflow.vitis_build import CreateVitisXO\n",
    "from finn.util.hls import CallHLS\n",
    "\n",
    "model_file = \"model.onnx\"\n",
    "model_name = \"tfc_w1a1\"\n",
    "\n",
    "platform_name = \"VMK180\"\n",
    "fpga_part = \"xcvm1802-vsva2197-2MP-e-S\"\n",
    "\n",
    "vitis_ip_dir = \"instr_wrap_platform/vitis/ip\"\n",
    "\n",
    "\n",
    "def test_step_gen_vitis_xo(model, cfg):\n",
    "    xo_dir = cfg.output_dir + \"/xo\"\n",
    "    xo_dir = str(os.path.abspath(xo_dir))\n",
    "    os.makedirs(xo_dir, exist_ok=True)\n",
    "    model = model.transform(CreateVitisXO())\n",
    "    xo_path = model.get_metadata_prop(\"vitis_xo\")\n",
    "    shutil.copy(xo_path, xo_dir)\n",
    "    return model\n",
    "\n",
    "def test_step_gen_instrumentation_wrapper(model, cfg):\n",
    "    xo_dir = cfg.output_dir + \"/xo\"\n",
    "    xo_dir = str(os.path.abspath(xo_dir))\n",
    "    os.makedirs(xo_dir, exist_ok=True)\n",
    "    wrapper_output_dir = cfg.output_dir + \"/instrumentation_wrapper\"\n",
    "    wrapper_output_dir = str(os.path.abspath(wrapper_output_dir))\n",
    "    os.makedirs(wrapper_output_dir, exist_ok=True)\n",
    "    # conservative max for pending feature maps: number of layers\n",
    "    pending = len(model.graph.node)\n",
    "    # query the parallelism-dependent folded input shape from the\n",
    "    # node consuming the graph input\n",
    "    inp_name = model.graph.input[0].name\n",
    "    inp_node = getCustomOp(model.find_consumer(inp_name))\n",
    "    inp_shape_folded = list(inp_node.get_folded_input_shape())\n",
    "    inp_stream_width = inp_node.get_instream_width_padded()\n",
    "    # number of beats per input is given by product of folded input\n",
    "    # shape except the last dim (which is the stream width)\n",
    "    ilen = np.prod(inp_shape_folded[:-1])\n",
    "    ti = \"ap_uint<%d>\" % inp_stream_width\n",
    "    # perform the same for the output\n",
    "    out_name = model.graph.output[0].name\n",
    "    out_node = getCustomOp(model.find_producer(out_name))\n",
    "    out_shape_folded = list(out_node.get_folded_output_shape())\n",
    "    out_stream_width = out_node.get_outstream_width_padded()\n",
    "    olen = np.prod(out_shape_folded[:-1])\n",
    "    to = \"ap_uint<%d>\" % out_stream_width\n",
    "    ko = out_shape_folded[-1]\n",
    "    # fill out instrumentation wrapper template\n",
    "    with open(\"templates/instrumentation_wrapper.template.cpp\", \"r\") as f:\n",
    "        instrwrp_cpp = f.read()\n",
    "    instrwrp_cpp = instrwrp_cpp.replace(\"@PENDING@\", str(pending))\n",
    "    instrwrp_cpp = instrwrp_cpp.replace(\"@ILEN@\", str(ilen))\n",
    "    instrwrp_cpp = instrwrp_cpp.replace(\"@OLEN@\", str(olen))\n",
    "    instrwrp_cpp = instrwrp_cpp.replace(\"@TI@\", str(ti))\n",
    "    instrwrp_cpp = instrwrp_cpp.replace(\"@TO@\", str(to))\n",
    "    instrwrp_cpp = instrwrp_cpp.replace(\"@KO@\", str(ko))\n",
    "    with open(wrapper_output_dir + \"/top_instrumentation_wrapper.cpp\", \"w\") as f:\n",
    "        f.write(instrwrp_cpp)\n",
    "    # fill out HLS synthesis tcl template\n",
    "    prjname = \"project_instrwrap\"\n",
    "    ipgentcl = ipgentcl_template\n",
    "    ipgentcl = ipgentcl.replace(\"$PROJECTNAME$\", prjname)\n",
    "    ipgentcl = ipgentcl.replace(\"$HWSRCDIR$\", wrapper_output_dir)\n",
    "    ipgentcl = ipgentcl.replace(\"$TOPFXN$\", \"instrumentation_wrapper\")\n",
    "    ipgentcl = ipgentcl.replace(\"$FPGAPART$\", cfg._resolve_fpga_part())\n",
    "    ipgentcl = ipgentcl.replace(\"$CLKPERIOD$\", str(cfg.synth_clk_period_ns))\n",
    "    ipgentcl = ipgentcl.replace(\"$DEFAULT_DIRECTIVES$\", \"\")\n",
    "    ipgentcl = ipgentcl.replace(\"$EXTRA_DIRECTIVES$\", \"config_export -format xo\")\n",
    "    # use Vitis RTL kernel (.xo) output instead of IP-XACT\n",
    "    ipgentcl = ipgentcl.replace(\"export_design -format ip_catalog\", \"export_design -format xo\")\n",
    "    with open(wrapper_output_dir + \"/hls_syn.tcl\", \"w\") as f:\n",
    "        f.write(ipgentcl)\n",
    "    # build bash script to launch HLS synth and call it\n",
    "    code_gen_dir = wrapper_output_dir\n",
    "    builder = CallHLS()\n",
    "    builder.append_tcl(code_gen_dir + \"/hls_syn.tcl\")\n",
    "    builder.set_ipgen_path(code_gen_dir + \"/{}\".format(prjname))\n",
    "    builder.build(code_gen_dir)\n",
    "    ipgen_path = builder.ipgen_path\n",
    "    assert os.path.isdir(ipgen_path), \"HLS IPGen failed: %s not found\" % (ipgen_path)\n",
    "    ip_path = ipgen_path + \"/sol1/impl/ip\"\n",
    "    assert os.path.isdir(ip_path), \"HLS IPGen failed: %s not found. Check log under %s\" % (\n",
    "        ip_path,\n",
    "        code_gen_dir,\n",
    "    )\n",
    "    xo_path = code_gen_dir + \"/{}/sol1/impl/export.xo\".format(prjname)\n",
    "    xo_instr_path = xo_dir + \"/instrumentation_wrapper.xo\"\n",
    "    shutil.copy(xo_path, xo_instr_path)\n",
    "\n",
    "    return model\n",
    "\n",
    "def test_step_insert_tlastmarker(model, cfg):\n",
    "    model = model.transform(InsertTLastMarker(\n",
    "        # only insert marker on output (input TLAST is ignored for these use-cases)\n",
    "        both=False,\n",
    "        # use ap_axiu instead of qdma_axis\n",
    "        external=False,\n",
    "        # static number of iterations (based on what the compiler/folding sets up)\n",
    "        dynamic=False\n",
    "    ))\n",
    "    # give a proper name to the inserted node, important for codegen\n",
    "    model.graph.node[-1].name = \"TLastMarker_0\"\n",
    "    # re-run codegen and HLS IP gen, will affect only the new TLastMarker layer assuming\n",
    "    # all other IPs have been generated already\n",
    "    model = model.transform(PrepareIP(cfg._resolve_fpga_part(), cfg._resolve_hls_clk_period()))\n",
    "    model = model.transform(HLSSynthIP())\n",
    "    \n",
    "    return model\n",
    "\n",
    "def test_step_gen_instrwrap_sim(model, cfg):\n",
    "    sim_output_dir = cfg.output_dir + \"/instrwrap_sim\"\n",
    "    os.makedirs(sim_output_dir, exist_ok=True)\n",
    "    # fill in testbench template\n",
    "    with open(\"templates/instrwrap_testbench.template.sv\", \"r\") as f:\n",
    "        testbench_sv = f.read()\n",
    "    with open(sim_output_dir + \"/instrwrap_testbench.sv\", \"w\") as f:\n",
    "        f.write(testbench_sv)\n",
    "    # fill in testbench project creator template\n",
    "    with open(\"templates/make_instrwrap_sim_proj.template.tcl\", \"r\") as f:\n",
    "        testbench_tcl = f.read()\n",
    "    testbench_tcl = testbench_tcl.replace(\"@FPGA_PART@\", cfg.fpga_part)\n",
    "    with open(sim_output_dir + \"/make_instrwrap_sim_proj.tcl\", \"w\") as f:\n",
    "        f.write(testbench_tcl)\n",
    "\n",
    "    return model\n",
    "\n",
    "\n",
    "# Steps for exporting the .xo files and running the make commands\n",
    "# to build the platform, using the subprocess module\n",
    "def test_step_export_xo(model, cfg):\n",
    "    # Copy the generated .xo files to their respective Vitis IP directory\n",
    "    result = subprocess.call(['cp', cfg.output_dir+\"/xo/finn_design.xo\", 'instr_wrap_platform/vitis/ip/finn_design/src'])\n",
    "    result = subprocess.call(['cp', cfg.output_dir+\"/xo/instrumentation_wrapper.xo\", 'instr_wrap_platform/vitis/ip/instrumentation_wrapper/src'])\n",
    "    return model\n",
    "\n",
    "def test_step_build_platform(model, cfg):\n",
    "    # Clean any previous/partial builds and then build full platform\n",
    "    result = subprocess.call(\"cd instr_wrap_platform && make clean && make all\", shell=True)\n",
    "    return model\n",
    "\n",
    "\n",
    "# Append the steps needed to build the platform\n",
    "build_steps = build_cfg.default_build_dataflow_steps + [\n",
    "    test_step_gen_vitis_xo,\n",
    "    test_step_gen_instrumentation_wrapper,\n",
    "    test_step_gen_instrwrap_sim,\n",
    "    test_step_export_xo,\n",
    "    test_step_build_platform,\n",
    "]\n",
    "\n",
    "# insert tlast marker before stitched ip\n",
    "step_stitchedip_ind = build_steps.index(\"step_create_stitched_ip\")\n",
    "build_steps.insert(step_stitchedip_ind, test_step_insert_tlastmarker)\n",
    "build_steps.remove(\"step_specialize_to_rtl\")\n",
    "\n",
    "cfg = build.DataflowBuildConfig(\n",
    "    steps=build_steps,\n",
    "    board=platform_name,\n",
    "    fpga_part=fpga_part,\n",
    "    output_dir=\"output_%s_%s\" % (model_name, platform_name),\n",
    "    synth_clk_period_ns=3.3,\n",
    "    folding_config_file=\"folding_config.json\",\n",
    "    stitched_ip_gen_dcp=False,\n",
    "    generate_outputs=[\n",
    "        build_cfg.DataflowOutputType.STITCHED_IP,\n",
    "    ],\n",
    "    save_intermediate_models=True,\n",
    ")\n",
    "model_file = \"model.onnx\"\n",
    "build.build_dataflow_cfg(model_file, cfg)\n",
    "\"\"\";"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e4a884b3-1879-44f5-a294-908d89ac7a1f",
   "metadata": {},
   "source": [
    "## Next steps\n",
    "Once all the cells have finished running, the necessary builds will have been completed. **Due to a bug with Vitis XSCT tools, the instrumentation wrapper cannot be run from the notebook. It must be run from outside the notebook (e.g. from the command line that the Jupyter notebook server was started from).** \\\n",
    "\\\n",
    "The next notebook (`2-run_instr_wrap.ipynb`) will detail the process through which the instrumentation wrapper is run from the command line. However, the code cells will not function as intended, and are only placed to show the commands needed to run the instrumentation wrapper."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
