

================================================================
== Synthesis Summary Report of 'radix'
================================================================
+ General Information: 
    * Date:           Wed Dec  7 16:13:43 2022
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        Radix
    * Solution:       radix01 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-------------+------------+-----+
    |               Modules              | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |             |            |     |
    |               & Loops              | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|      FF     |     LUT    | URAM|
    +------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-------------+------------+-----+
    |+ radix                             |     -|  4.07|        -|        -|         -|        -|     -|        no|     -|   -|  16294 (~0%)|  14058 (1%)|    -|
    | + radix_Pipeline_VITIS_LOOP_68_1   |     -|  5.85|       10|  100.000|         -|       10|     -|        no|     -|   -|     14 (~0%)|    81 (~0%)|    -|
    |  o VITIS_LOOP_68_1                 |     -|  7.30|        8|   80.000|         1|        1|     8|       yes|     -|   -|            -|           -|    -|
    | + radix_Pipeline_VITIS_LOOP_9_1    |     -|  5.02|       16|  160.000|         -|       16|     -|        no|     -|   -|     59 (~0%)|   189 (~0%)|    -|
    |  o VITIS_LOOP_9_1                  |    II|  7.30|       14|  140.000|         3|        2|     7|       yes|     -|   -|            -|           -|    -|
    | o VITIS_LOOP_53_1                  |     -|  7.30|        -|        -|         -|        -|     -|        no|     -|   -|            -|           -|    -|
    |  + radix_Pipeline_VITIS_LOOP_20_1  |     -|  4.33|       86|  860.000|         -|       86|     -|        no|     -|   -|   4855 (~0%)|  4044 (~0%)|    -|
    |   o VITIS_LOOP_20_1                |    II|  7.30|       84|  840.000|        73|        2|     7|       yes|     -|   -|            -|           -|    -|
    |  + radix_Pipeline_VITIS_LOOP_26_2  |     -|  5.77|        -|        -|         -|        -|     -|        no|     -|   -|      5 (~0%)|    57 (~0%)|    -|
    |   o VITIS_LOOP_26_2                |     -|  7.30|        -|        -|         1|        1|     -|       yes|     -|   -|            -|           -|    -|
    |  + radix_Pipeline_VITIS_LOOP_30_3  |     -|  4.45|       89|  890.000|         -|       89|     -|        no|     -|   -|   4763 (~0%)|  3727 (~0%)|    -|
    |   o VITIS_LOOP_30_3                |    II|  7.30|       87|  870.000|        74|        2|     8|       yes|     -|   -|            -|           -|    -|
    |  + radix_Pipeline_VITIS_LOOP_34_4  |     -|  4.70|       11|  110.000|         -|       11|     -|        no|     -|   -|     42 (~0%)|   107 (~0%)|    -|
    |   o VITIS_LOOP_34_4                |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|     -|   -|            -|           -|    -|
    |  + radix_Pipeline_VITIS_LOOP_38_5  |     -|  4.45|       89|  890.000|         -|       89|     -|        no|     -|   -|   4859 (~0%)|  3750 (~0%)|    -|
    |   o VITIS_LOOP_38_5                |    II|  7.30|       87|  870.000|        74|        2|     8|       yes|     -|   -|            -|           -|    -|
    |  + radix_Pipeline_VITIS_LOOP_43_6  |     -|  5.84|       18|  180.000|         -|       18|     -|        no|     -|   -|     28 (~0%)|   156 (~0%)|    -|
    |   o VITIS_LOOP_43_6                |    II|  7.30|       16|  160.000|         3|        2|     8|       yes|     -|   -|            -|           -|    -|
    +------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register      | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL          | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER          | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER        | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR        | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r       | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r      | 0x18   | 32    | R      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_ctrl | 0x1c   | 32    | R      | Control signal of output_r       | 0=output_r_ap_vld                                                    |
+---------------+---------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| input    | in        | char const *   |
| output   | out       | unsigned char* |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+---------------+-----------+
| Argument | HW Interface  | HW Type   |
+----------+---------------+-----------+
| input    | s_axi_control | interface |
| output   | s_axi_control | interface |
+----------+---------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+---------------+-----+--------+---------+
| + radix                           | 0   |        |               |     |        |         |
|   place_fu_278_p2                 | -   |        | place         | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_68_1 | 0   |        |               |     |        |         |
|    add_ln72_fu_93_p2              | -   |        | add_ln72      | add | fabric | 0       |
|    arr_counter_1_fu_107_p2        | -   |        | arr_counter_1 | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_9_1  | 0   |        |               |     |        |         |
|    add_ln9_fu_155_p2              | -   |        | add_ln9       | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_20_1 | 0   |        |               |     |        |         |
|    add_ln20_fu_171_p2             | -   |        | add_ln20      | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_26_2 | 0   |        |               |     |        |         |
|    add_ln26_fu_68_p2              | -   |        | add_ln26      | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_30_3 | 0   |        |               |     |        |         |
|    add_ln30_fu_146_p2             | -   |        | add_ln30      | add | fabric | 0       |
|    count_d0                       | -   |        | add_ln31      | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_34_4 | 0   |        |               |     |        |         |
|    count_d0                       | -   |        | add_ln35      | add | fabric | 0       |
|    add_ln34_fu_85_p2              | -   |        | add_ln34      | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_38_5 | 0   |        |               |     |        |         |
|    add_ln39_fu_278_p2             | -   |        | add_ln39      | add | fabric | 0       |
|    add_ln38_fu_193_p2             | -   |        | add_ln38      | add | fabric | 0       |
|  + radix_Pipeline_VITIS_LOOP_43_6 | 0   |        |               |     |        |         |
|    add_ln43_fu_126_p2             | -   |        | add_ln43      | add | fabric | 0       |
+-----------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------+------+------+--------+----------+---------+------+---------+
| Name       | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------+------+------+--------+----------+---------+------+---------+
| + radix    | 0    | 0    |        |          |         |      |         |
|   vla13_U  | -    | -    |        | vla13    | ram_t2p | auto | 1       |
|   count_U  | -    | -    |        | count    | ram_s2p | auto | 1       |
|   output_U | -    | -    |        | output   | ram_1p  | auto | 1       |
+------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------+----------------------------------------------+
| Type      | Options                    | Location                                     |
+-----------+----------------------------+----------------------------------------------+
| interface | mode=s_axilite port=input  | ../../Code/radix/radix.c:58 in radix, input  |
| interface | mode=s_axilite port=output | ../../Code/radix/radix.c:59 in radix, output |
| interface | mode=s_axilite port=radix  | ../../Code/radix/radix.c:60 in radix, radix  |
+-----------+----------------------------+----------------------------------------------+


