{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 15:13:15 2014 " "Info: Processing started: Wed Mar 19 15:13:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g31_YMD_Counter -c g31_YMD_Counter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g31_YMD_Counter -c g31_YMD_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_ymd_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_ymd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_YMD_Counter-behaviour " "Info: Found design unit 1: g31_YMD_Counter-behaviour" {  } { { "g31_YMD_Counter.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_YMD_Counter " "Info: Found entity 1: g31_YMD_Counter" {  } { { "g31_YMD_Counter.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_day_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_day_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Day_Block-behaviour " "Info: Found design unit 1: g31_Day_Block-behaviour" {  } { { "g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_Day_Block " "Info: Found entity 1: g31_Day_Block" {  } { { "g31_Day_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Day_Block.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_month_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_month_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Month_Block-behaviour " "Info: Found design unit 1: g31_Month_Block-behaviour" {  } { { "g31_Month_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Month_Block.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_Month_Block " "Info: Found entity 1: g31_Month_Block" {  } { { "g31_Month_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Month_Block.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_year_block.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_year_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Year_Block-behaviour " "Info: Found design unit 1: g31_Year_Block-behaviour" {  } { { "g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_Year_Block " "Info: Found entity 1: g31_Year_Block" {  } { { "g31_Year_Block.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_Year_Block.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_ymd_counter_testbed_circuit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g31_ymd_counter_testbed_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g31_YMD_counter_testbed_circuit " "Info: Found entity 1: g31_YMD_counter_testbed_circuit" {  } { { "g31_YMD_counter_testbed_circuit.bdf" "" { Schematic "C:/altera/g31/Lab4.1/g31_YMD_counter_testbed_circuit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_ymd_counter_circuit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g31_ymd_counter_circuit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g31_YMD_counter_circuit " "Info: Found entity 1: g31_YMD_counter_circuit" {  } { { "g31_YMD_counter_circuit.bdf" "" { Schematic "C:/altera/g31/Lab4.1/g31_YMD_counter_circuit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_year_counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g31_year_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g31_year_counter " "Info: Found entity 1: g31_year_counter" {  } { { "g31_year_counter.bdf" "" { Schematic "C:/altera/g31/Lab4.1/g31_year_counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_month_counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g31_month_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g31_month_counter " "Info: Found entity 1: g31_month_counter" {  } { { "g31_month_counter.bdf" "" { Schematic "C:/altera/g31/Lab4.1/g31_month_counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_day_counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file g31_day_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g31_day_counter " "Info: Found entity 1: g31_day_counter" {  } { { "g31_day_counter.bdf" "" { Schematic "C:/altera/g31/Lab4.1/g31_day_counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_ymd_counter_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_ymd_counter_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_YMD_Counter_Testbed-behavior " "Info: Found design unit 1: g31_YMD_Counter_Testbed-behavior" {  } { { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_YMD_Counter_Testbed " "Info: Found entity 1: g31_YMD_Counter_Testbed" {  } { { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_basic_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_basic_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_basic_timer-a " "Info: Found design unit 1: g31_basic_timer-a" {  } { { "g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_basic_timer " "Info: Found entity 1: g31_basic_timer" {  } { { "g31_basic_timer.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_basic_timer.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_binary_to_seven_segment.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_binary_to_seven_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_binary_to_seven_segment-a " "Info: Found design unit 1: g31_binary_to_seven_segment-a" {  } { { "g31_binary_to_seven_segment.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_binary_to_seven_segment " "Info: Found entity 1: g31_binary_to_seven_segment" {  } { { "g31_binary_to_seven_segment.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_seven_segment.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_seven_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_seven_segment_decoder-a " "Info: Found design unit 1: g31_seven_segment_decoder-a" {  } { { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_seven_segment_decoder " "Info: Found entity 1: g31_seven_segment_decoder" {  } { { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_seven_segment_decoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_binary_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g31_binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_binary_to_BCD-a " "Info: Found design unit 1: g31_binary_to_BCD-a" {  } { { "g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g31_binary_to_BCD " "Info: Found entity 1: g31_binary_to_BCD" {  } { { "g31_binary_to_BCD.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_binary_to_BCD.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g31_YMD_Counter_Testbed " "Info: Elaborating entity \"g31_YMD_Counter_Testbed\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_y g31_YMD_Counter_Testbed.vhd(79) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(79): signal \"load_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "year_set g31_YMD_Counter_Testbed.vhd(80) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(80): signal \"year_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "month_set g31_YMD_Counter_Testbed.vhd(84) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(84): signal \"month_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "day_set g31_YMD_Counter_Testbed.vhd(88) " "Warning (10492): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(88): signal \"day_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "year_set g31_YMD_Counter_Testbed.vhd(77) " "Warning (10631): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(77): inferring latch(es) for signal or variable \"year_set\", which holds its previous value in one or more paths through the process" {  } { { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "month_set g31_YMD_Counter_Testbed.vhd(77) " "Warning (10631): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(77): inferring latch(es) for signal or variable \"month_set\", which holds its previous value in one or more paths through the process" {  } { { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "day_set g31_YMD_Counter_Testbed.vhd(77) " "Warning (10631): VHDL Process Statement warning at g31_YMD_Counter_Testbed.vhd(77): inferring latch(es) for signal or variable \"day_set\", which holds its previous value in one or more paths through the process" {  } { { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 77 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "2 3 g31_YMD_Counter_Testbed.vhd(117) " "Error (10344): VHDL expression error at g31_YMD_Counter_Testbed.vhd(117): expression has 2 elements, but must have 3 elements" {  } { { "g31_YMD_Counter_Testbed.vhd" "" { Text "C:/altera/g31/Lab4.1/g31_YMD_Counter_Testbed.vhd" 117 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 7 s Quartus II 64-Bit " "Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "301 " "Error: Peak virtual memory: 301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 19 15:13:16 2014 " "Error: Processing ended: Wed Mar 19 15:13:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
