// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.1.1.200.1
// Netlist written on Wed Jan 31 23:56:36 2024
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/git/ec16_on_ice/radiant/ec16_on_ice/pll_25_20/rtl/pll_25_20.v"
// file 1 "c:/git/ec16_on_ice/source/ec16_source/ec16_alu.vhd"
// file 2 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_ae.vhd"
// file 3 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_afn.vhd"
// file 4 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_ai.vhd"
// file 5 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_cd.vhd"
// file 6 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_ce.vhd"
// file 7 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_ci.vhd"
// file 8 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_ea.vhd"
// file 9 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_er.vhd"
// file 10 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_ew.vhd"
// file 11 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_ia.vhd"
// file 12 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_id.vhd"
// file 13 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_ied.vhd"
// file 14 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_iee.vhd"
// file 15 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_im.vhd"
// file 16 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_ir.vhd"
// file 17 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_iw.vhd"
// file 18 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_oe.vhd"
// file 19 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_pf.vhd"
// file 20 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_pi.vhd"
// file 21 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_rti.vhd"
// file 22 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_se.vhd"
// file 23 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_si.vhd"
// file 24 "c:/git/ec16_on_ice/source/ec16_source/ec16_dec_spf.vhd"
// file 25 "c:/git/ec16_on_ice/source/ec16_source/ec16_decode.vhd"
// file 26 "c:/git/ec16_on_ice/source/ec16_source/ec16_ebr.vhd"
// file 27 "c:/git/ec16_on_ice/source/ec16_source/ec16_ext_mngt.vhd"
// file 28 "c:/git/ec16_on_ice/source/ec16_source/ec16_intcoord.vhd"
// file 29 "c:/git/ec16_on_ice/source/ec16_source/ec16_intctl.vhd"
// file 30 "c:/git/ec16_on_ice/source/ec16_source/ec16_intflag.vhd"
// file 31 "c:/git/ec16_on_ice/source/ec16_source/ec16_intinj.vhd"
// file 32 "c:/git/ec16_on_ice/source/ec16_source/ec16_intmem.vhd"
// file 33 "c:/git/ec16_on_ice/source/ec16_source/ec16_mc.vhd"
// file 34 "c:/git/ec16_on_ice/source/ec16_source/ec16_pc.vhd"
// file 35 "c:/git/ec16_on_ice/source/ec16_source/ec16_sc.vhd"
// file 36 "c:/git/ec16_on_ice/source/ec16_source/ec16_sf.vhd"
// file 37 "c:/git/ec16_on_ice/source/ec16_source/ec16_sp.vhd"
// file 38 "c:/git/ec16_on_ice/source/ec16_source/ec16_top.vhd"
// file 39 "c:/git/ec16_on_ice/source/fart_source/fart.vhd"
// file 40 "c:/git/ec16_on_ice/source/fart_source/fart_package.vhd"
// file 41 "c:/git/ec16_on_ice/source/fart_source/fart_receiver.vhd"
// file 42 "c:/git/ec16_on_ice/source/fart_source/fart_rx_baudtick.vhd"
// file 43 "c:/git/ec16_on_ice/source/fart_source/fart_rx_fsm.vhd"
// file 44 "c:/git/ec16_on_ice/source/fart_source/fart_transmitter.vhd"
// file 45 "c:/git/ec16_on_ice/source/fart_source/fart_tx_baudtick.vhd"
// file 46 "c:/git/ec16_on_ice/source/fart_source/fart_tx_fsm.vhd"
// file 47 "c:/git/ec16_on_ice/source/fart_source/ripplefifo_package.vhd"
// file 48 "c:/git/ec16_on_ice/source/fart_source/ripple_fifo.vhd"
// file 49 "c:/git/ec16_on_ice/source/fart_source/ripple_fifo_slice.vhd"
// file 50 "c:/git/ec16_on_ice/source/icy40_source/icy40_led.vhd"
// file 51 "c:/git/ec16_on_ice/source/icy40_source/icy40_lib.vhd"
// file 52 "c:/git/ec16_on_ice/source/icy40_source/icy40_top.vhd"
// file 53 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.v"
// file 54 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ice40up.vhd"
// file 55 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 56 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 57 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 58 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 59 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 60 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 61 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 62 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ib.v"
// file 63 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 64 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 65 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 66 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ob.v"
// file 67 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 68 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 69 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 70 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/rgb.v"
// file 71 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 72 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 73 "c:/lscc/radiant/2023.1/cae_library/simulation/verilog/ice40up/legacy.v"
// file 74 "c:/lscc/radiant/2023.1/ip/avant/fifo/rtl/lscc_fifo.v"
// file 75 "c:/lscc/radiant/2023.1/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 76 "c:/lscc/radiant/2023.1/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 77 "c:/lscc/radiant/2023.1/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 78 "c:/lscc/radiant/2023.1/ip/avant/rom/rtl/lscc_rom.v"
// file 79 "c:/lscc/radiant/2023.1/ip/common/adder/rtl/lscc_adder.v"
// file 80 "c:/lscc/radiant/2023.1/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 81 "c:/lscc/radiant/2023.1/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 82 "c:/lscc/radiant/2023.1/ip/common/counter/rtl/lscc_cntr.v"
// file 83 "c:/lscc/radiant/2023.1/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 84 "c:/lscc/radiant/2023.1/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 85 "c:/lscc/radiant/2023.1/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 86 "c:/lscc/radiant/2023.1/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 87 "c:/lscc/radiant/2023.1/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 88 "c:/lscc/radiant/2023.1/ip/pmi/pmi_add.v"
// file 89 "c:/lscc/radiant/2023.1/ip/pmi/pmi_addsub.v"
// file 90 "c:/lscc/radiant/2023.1/ip/pmi/pmi_complex_mult.v"
// file 91 "c:/lscc/radiant/2023.1/ip/pmi/pmi_counter.v"
// file 92 "c:/lscc/radiant/2023.1/ip/pmi/pmi_dsp.v"
// file 93 "c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo.v"
// file 94 "c:/lscc/radiant/2023.1/ip/pmi/pmi_fifo_dc.v"
// file 95 "c:/lscc/radiant/2023.1/ip/pmi/pmi_mac.v"
// file 96 "c:/lscc/radiant/2023.1/ip/pmi/pmi_mult.v"
// file 97 "c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsub.v"
// file 98 "c:/lscc/radiant/2023.1/ip/pmi/pmi_multaddsubsum.v"
// file 99 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp.v"
// file 100 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dp_be.v"
// file 101 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq.v"
// file 102 "c:/lscc/radiant/2023.1/ip/pmi/pmi_ram_dq_be.v"
// file 103 "c:/lscc/radiant/2023.1/ip/pmi/pmi_rom.v"
// file 104 "c:/lscc/radiant/2023.1/ip/pmi/pmi_sub.v"

//
// Verilog Description of module icy40
//

module icy40 (input CLK_IN, input [4:0]BTN, output [4:0]LED, output SW_DISP_CLK, 
            output DISP_DATA, output DISP_STB, input SW_DATA, output SW_STB_N, 
            input FTDI_TXD, output FTDI_RXD);
    
    (* is_clock=1, lineinfo="@52(35[3],35[9])" *) wire CLK_IN_c;
    (* is_clock=1, lineinfo="@52(40[3],40[14])" *) wire SW_DISP_CLK_c;
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire clk;
    wire \res[3]_keep ;
    (* is_inv_clock=1, is_clock=1, lineinfo="@52(40[3],40[14])" *) wire SW_DISP_CLK_c_derived_21;
    
    wire GND_net, VCC_net, BTN_c_4, BTN_c_3, BTN_c_2, BTN_c_1, BTN_c_0, 
        LED_c_4, LED_c_3, LED_c_2, LED_c_1, LED_c_0, DISP_DATA_c, 
        DISP_STB_c, SW_DATA_c, SW_STB_N_c, FTDI_TXD_c, FTDI_RXD_c, 
        reset;
    (* lineinfo="@52(82[9],82[13])" *) wire [15:0]addr;
    (* lineinfo="@52(82[15],82[18])" *) wire [15:0]din;
    (* lineinfo="@52(82[20],82[24])" *) wire [15:0]dout;
    
    wire we;
    (* lineinfo="@52(86[9],86[12])" *) wire [4:0]sel;
    (* lineinfo="@52(89[9],89[16])" *) wire [15:0]br_dout;
    
    wire br_wr, br_rd;
    (* lineinfo="@52(93[9],93[17])" *) wire [15:0]spr_dout;
    (* lineinfo="@52(98[9],98[20])" *) wire [7:0]switches_in;
    (* lineinfo="@52(104[9],104[18])" *) wire [7:0]fart_dout;
    
    wire imx;
    (* lineinfo="@38(71[9],71[15])" *) wire [15:0]extmem;
    (* lineinfo="@38(74[9],74[13])" *) wire [15:0]opcc;
    
    wire state_r, state_0;
    (* lineinfo="@38(81[9],81[16])" *) wire [7:0]opc15_8;
    (* lineinfo="@25(51[9],51[16])" *) wire [4:0]reg_sel;
    
    wire clk_enable_5;
    (* lineinfo="@51(317[9],317[14])" *) wire [3:0]cnt12;
    (* lineinfo="@51(318[9],318[13])" *) wire [1:0]cnt4;
    
    wire cnt4_1__N_321, br_rd_N_665, n9635, n9634, ivselff_2__N_570, 
        itaken_N_690;
    (* lineinfo="@29(41[9],41[14])" *) wire [3:0]ivsel;
    (* lineinfo="@29(42[9],42[16])" *) wire [3:0]ivselff;
    
    wire itaken, tx_req, tx_active, n1265, sel_3__N_61, ivselff_3__N_569, 
        tx_tick;
    (* lineinfo="@46(23[9],23[20])" *) wire [3:0]tx_shift_cs;
    
    wire irip, opcc_0__N_280, irip_adj_811, extmem_0__N_264, n4, extmem_1__N_261, 
        n9221, extmem_2__N_258, n10575, cnt12_3__N_313, opcc_1__N_279, 
        opcc_2__N_278, reg_sel_3__N_288, reg_sel_4__N_287, opcc_3__N_277, 
        opcc_4__N_276, opcc_5__N_275, opcc_6__N_274, opcc_7__N_273, 
        opcc_8__N_272, opcc_9__N_271, opcc_10__N_270, opcc_11__N_269, 
        opcc_12__N_268, opcc_13__N_267, opcc_14__N_266, opcc_15__N_265, 
        ivselff_1__N_571, n3028, extmem_3__N_254, extmem_5__N_249, extmem_6__N_247, 
        n7, n7_adj_812, ivselff_0__N_572, cnt4_0__N_323, extmem_2__N_256, 
        extmem_1__N_259, extmem_7__N_244, n10926, extmem_0__N_262, n9885, 
        extmem_12__N_234, extmem_12__N_232, n9872, n9879, intinh_1_N_691, 
        extmem_6__N_245, extmem_7__N_242, extmem_11__N_237, extmem_14__N_231, 
        n9868, extmem_10__N_240, n9864, extmem_10__N_239, n8, n7_adj_813, 
        tx_active_N_692;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@52(286[13],286[22])" *) icy40_led led_port (dout[3], clk_enable_5, 
            LED_c_3, clk, dout[2], LED_c_2, dout[1], LED_c_1, dout[0], 
            LED_c_0, dout[4], LED_c_4);
    (* lineinfo="@52(209[20],209[31])" *) icy40_reset reset_generator (\res[3]_keep , 
            VCC_net, clk, BTN_c_4, reset);
    (* lut_function="(A (B+(C))+!A (B))", lineinfo="@51(364[3],370[10])" *) LUT4 i2102_3_lut (.A(cnt12[1]), 
            .B(cnt4_1__N_321), .C(cnt12[2]), .Z(cnt12_3__N_313));
    defparam i2102_3_lut.INIT = "0xecec";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@29(131[3],135[10])" *) LUT4 i2074_3_lut (.A(ivselff[1]), 
            .B(ivsel[1]), .C(itaken), .Z(ivselff_1__N_571));
    defparam i2074_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(363[3],367[10])" *) LUT4 i2077_3_lut (.A(opcc[14]), 
            .B(extmem[14]), .C(n1265), .Z(opcc_14__N_266));
    defparam i2077_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(363[3],367[10])" *) LUT4 i2080_3_lut (.A(opcc[12]), 
            .B(extmem[12]), .C(n1265), .Z(opcc_12__N_268));
    defparam i2080_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(363[3],367[10])" *) LUT4 i2081_3_lut (.A(opcc[11]), 
            .B(extmem[11]), .C(n1265), .Z(opcc_11__N_269));
    defparam i2081_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(363[3],367[10])" *) LUT4 i2085_3_lut (.A(opcc[7]), 
            .B(extmem[7]), .C(n1265), .Z(opcc_7__N_273));
    defparam i2085_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(363[3],367[10])" *) LUT4 i2086_3_lut (.A(opcc[6]), 
            .B(extmem[6]), .C(n1265), .Z(opcc_6__N_274));
    defparam i2086_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(363[3],367[10])" *) LUT4 i2087_3_lut (.A(opcc[5]), 
            .B(extmem[5]), .C(n1265), .Z(opcc_5__N_275));
    defparam i2087_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(363[3],367[10])" *) LUT4 i2088_3_lut (.A(opcc[4]), 
            .B(extmem[4]), .C(n1265), .Z(opcc_4__N_276));
    defparam i2088_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(363[3],367[10])" *) LUT4 i2089_3_lut (.A(opcc[3]), 
            .B(extmem_3__N_254), .C(n1265), .Z(opcc_3__N_277));
    defparam i2089_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@25(68[3],72[10])" *) LUT4 i2090_3_lut (.A(reg_sel[4]), 
            .B(sel[4]), .C(br_rd_N_665), .Z(reg_sel_4__N_287));
    defparam i2090_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(363[3],367[10])" *) LUT4 i2094_3_lut (.A(opcc[2]), 
            .B(extmem[2]), .C(n1265), .Z(opcc_2__N_278));
    defparam i2094_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(363[3],367[10])" *) LUT4 i2095_3_lut (.A(opcc[1]), 
            .B(extmem[1]), .C(n1265), .Z(opcc_1__N_279));
    defparam i2095_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B (C+(D))+!B (C))))", lineinfo="@29(103[3],111[10])" *) LUT4 i1_4_lut (.A(state_r), 
            .B(n7_adj_813), .C(n9221), .D(n8), .Z(intinh_1_N_691));
    defparam i1_4_lut.INIT = "0x5450";
    (* lineinfo="@52(65[3],65[11])" *) IB FTDI_TXD_pad (.I(FTDI_TXD), .O(FTDI_TXD_c));
    (* lineinfo="@52(43[3],43[10])" *) IB SW_DATA_pad (.I(SW_DATA), .O(SW_DATA_c));
    (* lineinfo="@52(37[3],37[6])" *) IB \BTN_pad[0]  (.I(BTN[0]), .O(BTN_c_0));
    (* lineinfo="@52(37[3],37[6])" *) IB \BTN_pad[1]  (.I(BTN[1]), .O(BTN_c_1));
    (* lineinfo="@52(37[3],37[6])" *) IB \BTN_pad[2]  (.I(BTN[2]), .O(BTN_c_2));
    (* lineinfo="@52(37[3],37[6])" *) IB \BTN_pad[3]  (.I(BTN[3]), .O(BTN_c_3));
    (* lineinfo="@52(37[3],37[6])" *) IB \BTN_pad[4]  (.I(BTN[4]), .O(BTN_c_4));
    (* lineinfo="@52(35[3],35[9])" *) IB CLK_IN_pad (.I(CLK_IN), .O(CLK_IN_c));
    (* lineinfo="@52(66[3],66[11])" *) OB FTDI_RXD_pad (.I(FTDI_RXD_c), .O(FTDI_RXD));
    (* lineinfo="@52(44[3],44[11])" *) OB SW_STB_N_pad (.I(SW_STB_N_c), .O(SW_STB_N));
    (* lineinfo="@52(42[3],42[11])" *) OB DISP_STB_pad (.I(DISP_STB_c), .O(DISP_STB));
    (* lineinfo="@52(41[3],41[12])" *) OB DISP_DATA_pad (.I(DISP_DATA_c), 
            .O(DISP_DATA));
    (* lineinfo="@52(40[3],40[14])" *) OB SW_DISP_CLK_pad (.I(SW_DISP_CLK_c), 
            .O(SW_DISP_CLK));
    (* lineinfo="@52(38[3],38[6])" *) OB \LED_pad[0]  (.I(LED_c_0), .O(LED[0]));
    (* lineinfo="@52(38[3],38[6])" *) OB \LED_pad[1]  (.I(LED_c_1), .O(LED[1]));
    (* lineinfo="@52(38[3],38[6])" *) OB \LED_pad[2]  (.I(LED_c_2), .O(LED[2]));
    (* lineinfo="@52(38[3],38[6])" *) OB \LED_pad[3]  (.I(LED_c_3), .O(LED[3]));
    (* lineinfo="@52(38[3],38[6])" *) OB \LED_pad[4]  (.I(LED_c_4), .O(LED[4]));
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@29(131[3],135[10])" *) LUT4 i2038_3_lut (.A(ivselff[0]), 
            .B(ivsel[0]), .C(itaken), .Z(ivselff_0__N_572));
    defparam i2038_3_lut.INIT = "0xcaca";
    (* lineinfo="@52(317[15],317[19])" *) \fart(clockspeed=20000000) icy40_fart (sel[3], 
            {fart_dout}, clk, addr[0], addr[13], sel_3__N_61, tx_active, 
            tx_req, reset, dout[4], dout[3], dout[2], dout[1], dout[0], 
            dout[7], dout[6], dout[5], we, {tx_shift_cs}, tx_active_N_692, 
            FTDI_RXD_c, tx_tick, GND_net, VCC_net, FTDI_TXD_c, br_rd_N_665);
    VLO i1 (.Z(GND_net));
    (* lineinfo="@52(190[9],190[18])" *) pll_25_20 pll20 (GND_net, CLK_IN_c, 
            VCC_net, clk);
    (* lineinfo="@52(218[7],218[11])" *) ec16 up (addr[0], n1265, n9879, 
            n9885, {dout}, n9872, addr[13], opc15_8[2], opcc_0__N_280, 
            opcc[0], clk, state_0, extmem_1__N_259, imx, extmem_1__N_261, 
            reg_sel[4], extmem[1], extmem[2], n10926, n10575, extmem_3__N_254, 
            {ivselff}, n7_adj_812, fart_dout[4], reg_sel[3], n9864, 
            spr_dout[4], n9868, extmem[4], extmem[12], extmem[11], 
            extmem[10], opcc[9], extmem_10__N_239, extmem_11__N_237, 
            extmem[14], extmem[0], extmem[5], opcc[5], opcc[11], extmem[6], 
            opcc[6], extmem[7], n7, fart_dout[5], n9221, spr_dout[5], 
            extmem_5__N_249, extmem_12__N_232, extmem_12__N_234, din[8], 
            din[13], din[15], opcc[7], extmem_6__N_245, extmem_6__N_247, 
            opcc_1__N_279, opcc[1], opcc_2__N_278, opcc[2], opcc_3__N_277, 
            opcc[3], opcc_4__N_276, opcc[4], opcc_5__N_275, opcc_6__N_274, 
            opcc_7__N_273, opcc_8__N_272, opcc_9__N_271, opcc_10__N_270, 
            opcc[10], opcc_11__N_269, opcc_12__N_268, opcc[12], opcc_13__N_267, 
            opcc_14__N_266, opcc[14], opcc_15__N_265, extmem_7__N_242, 
            extmem_7__N_244, extmem_14__N_231, sel_3__N_61, n4, sel[4], 
            extmem_2__N_256, extmem_2__N_258, din[9], extmem_0__N_262, 
            extmem_0__N_264, addr[1], addr[2], addr[3], addr[4], addr[5], 
            addr[6], addr[7], addr[8], addr[9], addr[10], addr[11], 
            addr[12], reset, state_r, GND_net, \res[3]_keep , extmem_10__N_240, 
            itaken, we, br_rd_N_665, VCC_net, irip, ivselff_2__N_570, 
            ivselff_3__N_569, n8, n7_adj_813, itaken_N_690, irip_adj_811, 
            ivselff_0__N_572, intinh_1_N_691, ivselff_1__N_571, BTN_c_3, 
            n3028, ivsel[3], ivsel[0], BTN_c_2, ivsel[1], BTN_c_1, 
            BTN_c_0);
    (* lut_function="(A (B (C)+!B (D))+!A (C))", lineinfo="@38(363[3],367[10])" *) LUT4 i2075_3_lut_4_lut (.A(n1265), 
            .B(imx), .C(n9879), .D(din[15]), .Z(opcc_15__N_265));
    defparam i2075_3_lut_4_lut.INIT = "0xf2d0";
    (* lut_function="(A (B (C)+!B (D))+!A (C))", lineinfo="@38(363[3],367[10])" *) LUT4 i2079_3_lut_4_lut (.A(n1265), 
            .B(imx), .C(n9885), .D(din[13]), .Z(opcc_13__N_267));
    defparam i2079_3_lut_4_lut.INIT = "0xf2d0";
    (* lut_function="(A (B (C)+!B (D))+!A (C))", lineinfo="@38(363[3],367[10])" *) LUT4 i2084_3_lut_4_lut (.A(n1265), 
            .B(imx), .C(n9872), .D(din[8]), .Z(opcc_8__N_272));
    defparam i2084_3_lut_4_lut.INIT = "0xf2d0";
    (* lineinfo="@52(297[12],297[29])" *) icy40_dipsw_7segm sw_disp (VCC_net, 
            DISP_DATA_c, SW_DISP_CLK_c_derived_21, {dout}, clk, {switches_in}, 
            SW_DISP_CLK_c, DISP_STB_c, cnt12_3__N_313, cnt4_1__N_321, 
            cnt12[2], cnt12[1], SW_DATA_c, cnt4[0], cnt4_0__N_323, 
            SW_STB_N_c, addr[13], sel_3__N_61, we, addr[0]);
    (* lineinfo="@52(246[9],246[20])" *) ec16_decode glue (opcc[10], extmem[10], 
            n1265, opcc_10__N_270, spr_dout[9], {br_dout}, clk, extmem_10__N_239, 
            reg_sel[4], din[9], {switches_in}, spr_dout[1], n9868, 
            extmem_1__N_261, fart_dout[1], reg_sel[3], n9864, extmem_1__N_259, 
            spr_dout[10], extmem_10__N_240, spr_dout[3], n10575, fart_dout[3], 
            n10926, n7_adj_812, addr[13], n4, br_rd_N_665, br_rd, 
            we, br_wr, spr_dout[8], din[8], BTN_c_1, BTN_c_2, spr_dout[11], 
            BTN_c_3, extmem_11__N_237, state_0, opc15_8[2], BTN_c_0, 
            n7, spr_dout[12], extmem_12__N_234, extmem_12__N_232, clk_enable_5, 
            spr_dout[6], extmem_6__N_247, fart_dout[6], extmem_6__N_245, 
            spr_dout[13], din[13], reg_sel_3__N_288, reg_sel_4__N_287, 
            spr_dout[14], extmem_14__N_231, spr_dout[7], extmem_7__N_244, 
            fart_dout[7], extmem_7__N_242, spr_dout[15], din[15], sel_3__N_61, 
            spr_dout[2], extmem_2__N_258, fart_dout[2], extmem_2__N_256, 
            ivselff[2], ivselff[1], ivselff[3], extmem_5__N_249, spr_dout[0], 
            extmem_0__N_264, fart_dout[0], extmem_0__N_262, sel[3]);
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(363[3],367[10])" *) LUT4 i2051_3_lut (.A(opcc[0]), 
            .B(extmem[0]), .C(n1265), .Z(opcc_0__N_280));
    defparam i2051_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(tx_shift_cs[0]), .B(tx_tick), 
            .Z(n9634));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_3_lut (.A(tx_shift_cs[2]), 
            .B(tx_shift_cs[1]), .C(tx_shift_cs[3]), .Z(n9635));
    defparam i1_3_lut.INIT = "0x4040";
    (* lut_function="(A+!((C (D))+!B))", lineinfo="@46(38[3],46[10])" *) LUT4 i9836_4_lut (.A(tx_req), 
            .B(tx_active), .C(n9635), .D(n9634), .Z(tx_active_N_692));
    defparam i9836_4_lut.INIT = "0xaeee";
    (* lineinfo="@52(266[12],266[23])" *) \icy40_ebr_i(1,31) bootram (addr[0], 
            addr[1], addr[2], addr[3], addr[4], addr[5], addr[6], 
            addr[7], addr[8], {dout}, {br_dout}, clk, br_wr, br_rd, 
            VCC_net);
    (* lineinfo="@52(336[10],336[23])" *) icy40_sp16k16 spram (GND_net, VCC_net, 
            clk, sel[4], we, addr[13], addr[12], addr[11], addr[10], 
            addr[9], addr[8], addr[7], addr[6], addr[5], addr[4], 
            addr[3], addr[2], addr[1], addr[0], {dout}, {spr_dout});
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@29(131[3],135[10])" *) LUT4 i2056_3_lut (.A(ivselff[3]), 
            .B(ivsel[3]), .C(itaken), .Z(ivselff_3__N_569));
    defparam i2056_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@51(376[3],382[10])" *) LUT4 i2037_3_lut_3_lut (.A(cnt4[0]), 
            .B(cnt4_1__N_321), .Z(cnt4_0__N_323));
    defparam i2037_3_lut_3_lut.INIT = "0x6666";
    (* lut_function="(A+(B (C)))", lineinfo="@30(81[3],87[10])" *) LUT4 i4149_2_lut_3_lut (.A(irip_adj_811), 
            .B(itaken), .C(ivsel[3]), .Z(n3028));
    defparam i4149_2_lut_3_lut.INIT = "0xeaea";
    (* lut_function="(A (B ((D)+!C)+!B (D))+!A !((C+(D))+!B))", lineinfo="@25(68[3],72[10])" *) LUT4 i2091_3_lut_4_lut (.A(reg_sel[3]), 
            .B(addr[13]), .C(sel_3__N_61), .D(br_rd_N_665), .Z(reg_sel_3__N_288));
    defparam i2091_3_lut_4_lut.INIT = "0xaa0c";
    INV i31_1_lut (.A(SW_DISP_CLK_c), .Z(SW_DISP_CLK_c_derived_21));
    (* lut_function="(!(A (B (C (D))+!B (D))+!A ((C+!(D))+!B)))", lineinfo="@38(363[3],367[10])" *) LUT4 i2083_3_lut_4_lut (.A(opcc[9]), 
            .B(din[9]), .C(imx), .D(n1265), .Z(opcc_9__N_271));
    defparam i2083_3_lut_4_lut.INIT = "0x0caa";
    (* lut_function="(!(A (B (C (D))+!B (D))+!A ((C+!(D))+!B)))", lineinfo="@29(131[3],135[10])" *) LUT4 i2057_3_lut_4_lut (.A(ivselff[2]), 
            .B(itaken_N_690), .C(irip), .D(itaken), .Z(ivselff_2__N_570));
    defparam i2057_3_lut_4_lut.INIT = "0x0caa";
    (* lineinfo="@52(199[11],199[22])" *) icy40_lsosc ls_clk (VCC_net, SW_DISP_CLK_c);
    
endmodule

//
// Verilog Description of module icy40_led
//

module icy40_led (input \dout[3] , input clk_enable_5, output LED_c_3, 
            input CK, input \dout[2] , output LED_c_2, input \dout[1] , 
            output LED_c_1, input \dout[0] , output LED_c_0, input \dout[4] , 
            output LED_c_4);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire CK;
    
    wire GND_net;
    
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=13, LSE_RCOL=22, LSE_LLINE=286, LSE_RLINE=286, lineinfo="@50(32[3],36[10])" *) IOL_B dout_2__I_0 (.PADDI(GND_net), 
            .DO1(GND_net), .DO0(\dout[2] ), .CE(clk_enable_5), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(GND_net), .OUTCLK(CK), .PADDO(LED_c_2));
    defparam dout_2__I_0.LATCHIN = "LATCH_REG";
    defparam dout_2__I_0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=13, LSE_RCOL=22, LSE_LLINE=286, LSE_RLINE=286, lineinfo="@50(32[3],36[10])" *) IOL_B dout_1__I_0 (.PADDI(GND_net), 
            .DO1(GND_net), .DO0(\dout[1] ), .CE(clk_enable_5), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(GND_net), .OUTCLK(CK), .PADDO(LED_c_1));
    defparam dout_1__I_0.LATCHIN = "LATCH_REG";
    defparam dout_1__I_0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=13, LSE_RCOL=22, LSE_LLINE=286, LSE_RLINE=286, lineinfo="@50(32[3],36[10])" *) IOL_B dout_0__I_0 (.PADDI(GND_net), 
            .DO1(GND_net), .DO0(\dout[0] ), .CE(clk_enable_5), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(GND_net), .OUTCLK(CK), .PADDO(LED_c_0));
    defparam dout_0__I_0.LATCHIN = "LATCH_REG";
    defparam dout_0__I_0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=13, LSE_RCOL=22, LSE_LLINE=286, LSE_RLINE=286, lineinfo="@50(32[3],36[10])" *) IOL_B dout_4__I_0 (.PADDI(GND_net), 
            .DO1(GND_net), .DO0(\dout[4] ), .CE(clk_enable_5), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(GND_net), .OUTCLK(CK), .PADDO(LED_c_4));
    defparam dout_4__I_0.LATCHIN = "LATCH_REG";
    defparam dout_4__I_0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=13, LSE_RCOL=22, LSE_LLINE=286, LSE_RLINE=286, lineinfo="@50(32[3],36[10])" *) IOL_B dout_3__I_0 (.PADDI(GND_net), 
            .DO1(GND_net), .DO0(\dout[3] ), .CE(clk_enable_5), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(GND_net), .OUTCLK(CK), .PADDO(LED_c_3));
    defparam dout_3__I_0.LATCHIN = "LATCH_REG";
    defparam dout_3__I_0.DDROUT = "NO";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module icy40_reset
//

module icy40_reset (output \res[3]_keep , input VCC_net, input C, input BTN_c_4, 
            output reset);
    
    wire [3:0]res;
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire VCC_net_2;
    
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=20, LSE_RCOL=31, LSE_LLINE=209, LSE_RLINE=209, lineinfo="@51(129[3],136[10])" *) FD1P3XZ clk_I_0 (.D(VCC_net), 
            .SP(VCC_net_2), .CK(C), .SR(BTN_c_4), .Q(res[0]));
    defparam clk_I_0.REGSET = "RESET";
    defparam clk_I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=20, LSE_RCOL=31, LSE_LLINE=209, LSE_RLINE=209, lineinfo="@51(129[3],136[10])" *) FD1P3XZ res_2__keep_I_0 (.D(res[2]), 
            .SP(VCC_net_2), .CK(C), .SR(BTN_c_4), .Q(\res[3]_keep ));
    defparam res_2__keep_I_0.REGSET = "RESET";
    defparam res_2__keep_I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=20, LSE_RCOL=31, LSE_LLINE=209, LSE_RLINE=209, lineinfo="@51(129[3],136[10])" *) FD1P3XZ res_1__keep_I_0 (.D(res[1]), 
            .SP(VCC_net_2), .CK(C), .SR(BTN_c_4), .Q(res[2]));
    defparam res_1__keep_I_0.REGSET = "RESET";
    defparam res_1__keep_I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=20, LSE_RCOL=31, LSE_LLINE=209, LSE_RLINE=209, lineinfo="@51(129[3],136[10])" *) FD1P3XZ res_0__keep_I_0 (.D(res[0]), 
            .SP(VCC_net_2), .CK(C), .SR(BTN_c_4), .Q(res[1]));
    defparam res_0__keep_I_0.REGSET = "RESET";
    defparam res_0__keep_I_0.SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@51(139[13],139[23])" *) LUT4 res_3__keep_I_0 (.A(\res[3]_keep ), 
            .Z(reset));
    defparam res_3__keep_I_0.INIT = "0x5555";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \fart(clockspeed=20000000) 
//

module \fart(clockspeed=20000000) (input \sel[3] , output [7:0]fart_dout, 
            input C, input \addr[0] , input \addr[13] , input sel_3__N_61, 
            output tx_active, output tx_req, input reset, input \dout[4] , 
            input \dout[3] , input \dout[2] , input \dout[1] , input \dout[0] , 
            input \dout[7] , input \dout[6] , input \dout[5] , input we, 
            output [3:0]tx_shift_cs, input tx_active_N_692, output FTDI_RXD_c, 
            output tx_tick, input GND_net, input VCC_net, input FTDI_TXD_c, 
            input br_rd_N_665);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    wire [7:0]fart_dout_1__N_86;
    (* lineinfo="@39(31[9],31[18])" *) wire [7:0]s_dout_rx;
    
    wire fart_dout_2__N_85, s_rx_avail, n5213;
    (* lineinfo="@48(26[9],26[13])" *) wire [3:0]full;
    
    wire GND_net_2;
    
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=15, LSE_RCOL=19, LSE_LLINE=317, LSE_RLINE=317, lineinfo="@39(42[3],50[10])" *) FD1P3XZ fart_dout_1__I_0 (.D(fart_dout_1__N_86[1]), 
            .SP(\sel[3] ), .CK(C), .SR(GND_net_2), .Q(fart_dout[1]));
    defparam fart_dout_1__I_0.REGSET = "RESET";
    defparam fart_dout_1__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=15, LSE_RCOL=19, LSE_LLINE=317, LSE_RLINE=317, lineinfo="@39(42[3],50[10])" *) FD1P3XZ s_dout_rx_4__I_0 (.D(s_dout_rx[4]), 
            .SP(\sel[3] ), .CK(C), .SR(fart_dout_2__N_85), .Q(fart_dout[4]));
    defparam s_dout_rx_4__I_0.REGSET = "RESET";
    defparam s_dout_rx_4__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=15, LSE_RCOL=19, LSE_LLINE=317, LSE_RLINE=317, lineinfo="@39(42[3],50[10])" *) FD1P3XZ s_dout_rx_2__I_0 (.D(s_dout_rx[2]), 
            .SP(\sel[3] ), .CK(C), .SR(fart_dout_2__N_85), .Q(fart_dout[2]));
    defparam s_dout_rx_2__I_0.REGSET = "RESET";
    defparam s_dout_rx_2__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=15, LSE_RCOL=19, LSE_LLINE=317, LSE_RLINE=317, lineinfo="@39(42[3],50[10])" *) FD1P3XZ s_dout_rx_3__I_0 (.D(s_dout_rx[3]), 
            .SP(\sel[3] ), .CK(C), .SR(fart_dout_2__N_85), .Q(fart_dout[3]));
    defparam s_dout_rx_3__I_0.REGSET = "RESET";
    defparam s_dout_rx_3__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=15, LSE_RCOL=19, LSE_LLINE=317, LSE_RLINE=317, lineinfo="@39(42[3],50[10])" *) FD1P3XZ s_dout_rx_5__I_0 (.D(s_dout_rx[5]), 
            .SP(\sel[3] ), .CK(C), .SR(fart_dout_2__N_85), .Q(fart_dout[5]));
    defparam s_dout_rx_5__I_0.REGSET = "RESET";
    defparam s_dout_rx_5__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=15, LSE_RCOL=19, LSE_LLINE=317, LSE_RLINE=317, lineinfo="@39(42[3],50[10])" *) FD1P3XZ s_dout_rx_6__I_0 (.D(s_dout_rx[6]), 
            .SP(\sel[3] ), .CK(C), .SR(fart_dout_2__N_85), .Q(fart_dout[6]));
    defparam s_dout_rx_6__I_0.REGSET = "RESET";
    defparam s_dout_rx_6__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@39(44[5],48[12])" *) LUT4 mux_5_i1_3_lut (.A(s_dout_rx[0]), 
            .B(s_rx_avail), .C(\addr[0] ), .Z(fart_dout_1__N_86[0]));
    defparam mux_5_i1_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=15, LSE_RCOL=19, LSE_LLINE=317, LSE_RLINE=317, lineinfo="@39(42[3],50[10])" *) FD1P3XZ s_dout_rx_7__I_0 (.D(s_dout_rx[7]), 
            .SP(\sel[3] ), .CK(C), .SR(fart_dout_2__N_85), .Q(fart_dout[7]));
    defparam s_dout_rx_7__I_0.REGSET = "RESET";
    defparam s_dout_rx_7__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C)+!B))" *) LUT4 i4264_2_lut_3_lut (.A(\addr[0] ), 
            .B(\addr[13] ), .C(sel_3__N_61), .Z(n5213));
    defparam i4264_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@39(42[3],50[10])" *) LUT4 i2031_2_lut_3_lut (.A(\addr[13] ), 
            .B(sel_3__N_61), .C(\addr[0] ), .Z(fart_dout_2__N_85));
    defparam i2031_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))", lineinfo="@39(44[5],48[12])" *) LUT4 mux_5_i2_3_lut (.A(s_dout_rx[1]), 
            .B(full[1]), .C(\addr[0] ), .Z(fart_dout_1__N_86[1]));
    defparam mux_5_i2_3_lut.INIT = "0x3a3a";
    (* lineinfo="@39(62[23],62[39])" *) \fart_transmitter(clockspeed=20000000,tx_nstages=2) c_fart_transmitter (C, 
            tx_active, tx_req, reset, full[1], \dout[4] , \dout[3] , 
            \dout[2] , \dout[1] , \dout[0] , \dout[7] , \dout[6] , 
            \dout[5] , we, n5213, {tx_shift_cs}, tx_active_N_692, 
            FTDI_RXD_c, tx_tick, GND_net, VCC_net);
    (* lineinfo="@39(75[20],75[33])" *) \fart_receiver(clockspeed=20000000,rx_nstages=2) c_fart_receiver (C, 
            FTDI_TXD_c, {s_dout_rx}, s_rx_avail, reset, br_rd_N_665, 
            n5213, GND_net, VCC_net);
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=15, LSE_RCOL=19, LSE_LLINE=317, LSE_RLINE=317, lineinfo="@39(42[3],50[10])" *) FD1P3XZ fart_dout_1__I_3 (.D(fart_dout_1__N_86[0]), 
            .SP(\sel[3] ), .CK(C), .SR(GND_net_2), .Q(fart_dout[0]));
    defparam fart_dout_1__I_3.REGSET = "RESET";
    defparam fart_dout_1__I_3.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net_2));
    
endmodule

//
// Verilog Description of module \fart_transmitter(clockspeed=20000000,tx_nstages=2) 
//

module \fart_transmitter(clockspeed=20000000,tx_nstages=2) (input C, output tx_active, 
            output tx_req, input reset, output \full[1] , input \dout[4] , 
            input \dout[3] , input \dout[2] , input \dout[1] , input \dout[0] , 
            input \dout[7] , input \dout[6] , input \dout[5] , input we, 
            input n5213, output [3:0]tx_shift_cs, input tx_active_N_692, 
            output FTDI_RXD_c, output tx_tick, input GND_net, input VCC_net);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire pesynff1, pesynff2, peprev_state_ff_N_696, peprev_state_ff, 
        nesynff1, nesynff2, neprev_state_ff, tx_dout_rdy;
    (* lineinfo="@44(25[9],25[16])" *) wire [7:0]tx_data;
    
    wire VCC_net_2, GND_net_2;
    
    (* LSE_LINE_FILE_ID=141, LSE_LCOL=23, LSE_RCOL=39, LSE_LLINE=62, LSE_RLINE=62, lineinfo="@44(57[3],65[10])" *) FD1P3XZ pesynff2_I_0 (.D(pesynff2), 
            .SP(VCC_net_2), .CK(C), .SR(peprev_state_ff_N_696), .Q(peprev_state_ff));
    defparam pesynff2_I_0.REGSET = "RESET";
    defparam pesynff2_I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=141, LSE_LCOL=23, LSE_RCOL=39, LSE_LLINE=62, LSE_RLINE=62, lineinfo="@44(73[3],77[10])" *) FD1P3XZ tx_active_I_0 (.D(tx_active), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(nesynff1));
    defparam tx_active_I_0.REGSET = "RESET";
    defparam tx_active_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=141, LSE_LCOL=23, LSE_RCOL=39, LSE_LLINE=62, LSE_RLINE=62, lineinfo="@44(73[3],77[10])" *) FD1P3XZ nesynff1_I_0 (.D(nesynff1), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(nesynff2));
    defparam nesynff1_I_0.REGSET = "RESET";
    defparam nesynff1_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=141, LSE_LCOL=23, LSE_RCOL=39, LSE_LLINE=62, LSE_RLINE=62, lineinfo="@44(73[3],77[10])" *) FD1P3XZ nesynff2_I_0 (.D(nesynff2), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(neprev_state_ff));
    defparam nesynff2_I_0.REGSET = "RESET";
    defparam nesynff2_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=141, LSE_LCOL=23, LSE_RCOL=39, LSE_LLINE=62, LSE_RLINE=62, lineinfo="@44(57[3],65[10])" *) FD1P3XZ tx_dout_rdy_I_0 (.D(tx_dout_rdy), 
            .SP(VCC_net_2), .CK(C), .SR(peprev_state_ff_N_696), .Q(pesynff1));
    defparam tx_dout_rdy_I_0.REGSET = "RESET";
    defparam tx_dout_rdy_I_0.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))", lineinfo="@44(68[12],68[44])" *) LUT4 peprev_state_ff_I_56 (.A(peprev_state_ff), 
            .B(pesynff2), .Z(tx_req));
    defparam peprev_state_ff_I_56.INIT = "0x4444";
    (* lineinfo="@44(40[15],40[26])" *) \ripple_fifo(nstages=2) c_tx_rfifo ({tx_data}, 
            C, tx_dout_rdy, reset, neprev_state_ff, \full[1] , nesynff2, 
            \dout[4] , \dout[3] , \dout[2] , \dout[1] , \dout[0] , 
            \dout[7] , \dout[6] , \dout[5] , peprev_state_ff_N_696, 
            we, n5213);
    (* lineinfo="@44(83[13],83[19])" *) \tx_fsm(clockspeed=20000000) c_tx_fsm ({tx_shift_cs}, 
            C, reset, tx_active_N_692, tx_active, FTDI_RXD_c, {tx_data}, 
            peprev_state_ff, pesynff2, tx_tick, GND_net, VCC_net);
    (* LSE_LINE_FILE_ID=141, LSE_LCOL=23, LSE_RCOL=39, LSE_LLINE=62, LSE_RLINE=62, lineinfo="@44(57[3],65[10])" *) FD1P3XZ pesynff1_I_0 (.D(pesynff1), 
            .SP(VCC_net_2), .CK(C), .SR(peprev_state_ff_N_696), .Q(pesynff2));
    defparam pesynff1_I_0.REGSET = "RESET";
    defparam pesynff1_I_0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \ripple_fifo(nstages=2) 
//

module \ripple_fifo(nstages=2) (output [7:0]tx_data, input C, output tx_dout_rdy, 
            input reset, input neprev_state_ff, output \full[1] , input nesynff2, 
            input \dout[4] , input \dout[3] , input \dout[2] , input \dout[1] , 
            input \dout[0] , input \dout[7] , input \dout[6] , input \dout[5] , 
            output peprev_state_ff_N_696, input we, input n5213);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    (* lineinfo="@48(25[9],25[13])" *) wire [7:0]\data[1] ;
    
    (* lineinfo="@48(31[10],31[27])" *) \ripple_fifo_slice(dwidth=8) \fifo_stage[2].ffsl  ({\data[1] }, 
            {tx_data}, C, tx_dout_rdy, reset, neprev_state_ff, \full[1] , 
            nesynff2);
    (* lineinfo="@48(31[10],31[27])" *) \ripple_fifo_slice(dwidth=8)_U3 \fifo_stage[1].ffsl  (\dout[4] , 
            {\data[1] }, C, \dout[3] , \dout[2] , \dout[1] , \dout[0] , 
            \full[1] , reset, \dout[7] , \dout[6] , \dout[5] , tx_dout_rdy, 
            peprev_state_ff_N_696, we, n5213);
    
endmodule

//
// Verilog Description of module \ripple_fifo_slice(dwidth=8) 
//

module \ripple_fifo_slice(dwidth=8) (input [7:0]\data[1] , output [7:0]tx_data, 
            input C, output tx_dout_rdy, input reset, input neprev_state_ff, 
            input \full[1] , input nesynff2);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire tx_data_0__N_584, tx_dout_rdy_N_693, GND_net, VCC_net;
    
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__6__I_0 (.D(\data[1] [6]), 
            .SP(tx_data_0__N_584), .CK(C), .SR(GND_net), .Q(tx_data[6]));
    defparam data_1__6__I_0.REGSET = "RESET";
    defparam data_1__6__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__5__I_0 (.D(\data[1] [5]), 
            .SP(tx_data_0__N_584), .CK(C), .SR(GND_net), .Q(tx_data[5]));
    defparam data_1__5__I_0.REGSET = "RESET";
    defparam data_1__5__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__0__I_0 (.D(\data[1] [0]), 
            .SP(tx_data_0__N_584), .CK(C), .SR(GND_net), .Q(tx_data[0]));
    defparam data_1__0__I_0.REGSET = "RESET";
    defparam data_1__0__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__4__I_0 (.D(\data[1] [4]), 
            .SP(tx_data_0__N_584), .CK(C), .SR(GND_net), .Q(tx_data[4]));
    defparam data_1__4__I_0.REGSET = "RESET";
    defparam data_1__4__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__3__I_0 (.D(\data[1] [3]), 
            .SP(tx_data_0__N_584), .CK(C), .SR(GND_net), .Q(tx_data[3]));
    defparam data_1__3__I_0.REGSET = "RESET";
    defparam data_1__3__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(28[3],36[10])" *) FD1P3XZ tx_dout_rdy_I_0_2 (.D(tx_dout_rdy_N_693), 
            .SP(VCC_net), .CK(C), .SR(reset), .Q(tx_dout_rdy));
    defparam tx_dout_rdy_I_0_2.REGSET = "RESET";
    defparam tx_dout_rdy_I_0_2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__2__I_0 (.D(\data[1] [2]), 
            .SP(tx_data_0__N_584), .CK(C), .SR(GND_net), .Q(tx_data[2]));
    defparam data_1__2__I_0.REGSET = "RESET";
    defparam data_1__2__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__1__I_0 (.D(\data[1] [1]), 
            .SP(tx_data_0__N_584), .CK(C), .SR(GND_net), .Q(tx_data[1]));
    defparam data_1__1__I_0.REGSET = "RESET";
    defparam data_1__1__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B ((D)+!C)+!B (C (D)))+!A (B+(C)))", lineinfo="@49(31[4],35[11])" *) LUT4 i4133_4_lut_4_lut (.A(neprev_state_ff), 
            .B(\full[1] ), .C(tx_dout_rdy), .D(nesynff2), .Z(tx_dout_rdy_N_693));
    defparam i4133_4_lut_4_lut.INIT = "0xfc5c";
    (* lut_function="(!((B)+!A))", lineinfo="@49(31[7],31[36])" *) LUT4 i6_2_lut_2_lut (.A(\full[1] ), 
            .B(tx_dout_rdy), .Z(tx_data_0__N_584));
    defparam i6_2_lut_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__7__I_0 (.D(\data[1] [7]), 
            .SP(tx_data_0__N_584), .CK(C), .SR(GND_net), .Q(tx_data[7]));
    defparam data_1__7__I_0.REGSET = "RESET";
    defparam data_1__7__I_0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module \ripple_fifo_slice(dwidth=8)_U3 
//

module \ripple_fifo_slice(dwidth=8)_U3 (input \dout[4] , output [7:0]\data[1] , 
            input C, input \dout[3] , input \dout[2] , input \dout[1] , 
            input \dout[0] , output \full[1] , input reset, input \dout[7] , 
            input \dout[6] , input \dout[5] , input tx_dout_rdy, output peprev_state_ff_N_696, 
            input we, input n5213);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire data_1__0__N_600, full_1__N_601, GND_net, VCC_net;
    
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ dout_3__I_0_10 (.D(\dout[3] ), 
            .SP(data_1__0__N_600), .CK(C), .SR(GND_net), .Q(\data[1] [3]));
    defparam dout_3__I_0_10.REGSET = "RESET";
    defparam dout_3__I_0_10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ dout_2__I_0_10 (.D(\dout[2] ), 
            .SP(data_1__0__N_600), .CK(C), .SR(GND_net), .Q(\data[1] [2]));
    defparam dout_2__I_0_10.REGSET = "RESET";
    defparam dout_2__I_0_10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ dout_1__I_0_10 (.D(\dout[1] ), 
            .SP(data_1__0__N_600), .CK(C), .SR(GND_net), .Q(\data[1] [1]));
    defparam dout_1__I_0_10.REGSET = "RESET";
    defparam dout_1__I_0_10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ dout_0__I_0_9 (.D(\dout[0] ), 
            .SP(data_1__0__N_600), .CK(C), .SR(GND_net), .Q(\data[1] [0]));
    defparam dout_0__I_0_9.REGSET = "RESET";
    defparam dout_0__I_0_9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(28[3],36[10])" *) FD1P3XZ full_1__I_0 (.D(full_1__N_601), 
            .SP(VCC_net), .CK(C), .SR(reset), .Q(\full[1] ));
    defparam full_1__I_0.REGSET = "RESET";
    defparam full_1__I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ dout_7__I_0 (.D(\dout[7] ), 
            .SP(data_1__0__N_600), .CK(C), .SR(GND_net), .Q(\data[1] [7]));
    defparam dout_7__I_0.REGSET = "RESET";
    defparam dout_7__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ dout_6__I_0 (.D(\dout[6] ), 
            .SP(data_1__0__N_600), .CK(C), .SR(GND_net), .Q(\data[1] [6]));
    defparam dout_6__I_0.REGSET = "RESET";
    defparam dout_6__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ dout_5__I_0 (.D(\dout[5] ), 
            .SP(data_1__0__N_600), .CK(C), .SR(GND_net), .Q(\data[1] [5]));
    defparam dout_5__I_0.REGSET = "RESET";
    defparam dout_5__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))", lineinfo="@44(57[6],57[23])" *) LUT4 i4_1_lut (.A(tx_dout_rdy), 
            .Z(peprev_state_ff_N_696));
    defparam i4_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+(C))+!A (B))", lineinfo="@49(31[4],35[11])" *) LUT4 i4137_3_lut (.A(tx_dout_rdy), 
            .B(data_1__0__N_600), .C(\full[1] ), .Z(full_1__N_601));
    defparam i4137_3_lut.INIT = "0xecec";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_3_lut (.A(we), .B(n5213), 
            .C(\full[1] ), .Z(data_1__0__N_600));
    defparam i1_3_lut.INIT = "0x0202";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ dout_4__I_0_7 (.D(\dout[4] ), 
            .SP(data_1__0__N_600), .CK(C), .SR(GND_net), .Q(\data[1] [4]));
    defparam dout_4__I_0_7.REGSET = "RESET";
    defparam dout_4__I_0_7.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module \tx_fsm(clockspeed=20000000) 
//

module \tx_fsm(clockspeed=20000000) (output [3:0]tx_shift_cs, input C, input reset, 
            input tx_active_N_692, output tx_active, output FTDI_RXD_c, 
            input [7:0]tx_data, input peprev_state_ff, input pesynff2, 
            output tx_tick, input GND_net, input VCC_net);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    (* lineinfo="@46(24[9],24[20])" *) wire [3:0]tx_shift_ns;
    
    wire tx_shift_cs_0__N_605;
    wire [8:0]tx_shift_reg_8__N_699;
    
    wire tx_shift_reg_1__N_714, \tx_shift_reg[8] , FTDI_RXD_c_N_659, \tx_shift_reg[7] , 
        \tx_shift_reg[6] , \tx_shift_reg[5] , \tx_shift_reg[4] , \tx_shift_reg[3] , 
        \tx_shift_reg[2] , \tx_shift_reg[1] , VCC_net_2;
    
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(38[3],46[10])" *) FD1P3XZ tx_active_I_0_2 (.D(tx_active_N_692), 
            .SP(VCC_net_2), .CK(C), .SR(reset), .Q(tx_active));
    defparam tx_active_I_0_2.REGSET = "RESET";
    defparam tx_active_I_0_2.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+!(C (D)))+!A ((D)+!B)))", lineinfo="@46(76[3],89[12])" *) LUT4 tx_shift_cs_2__I_0 (.A(tx_shift_cs[2]), 
            .B(tx_shift_cs[3]), .C(tx_shift_cs[0]), .D(tx_shift_cs[1]), 
            .Z(tx_shift_ns[3]));
    defparam tx_shift_cs_2__I_0.INIT = "0x2044";
    (* lut_function="(!(A (C+(D))+!A (B (C+!(D))+!B !(D))))", lineinfo="@46(76[3],89[12])" *) LUT4 tx_shift_cs_1__I_0 (.A(tx_shift_cs[1]), 
            .B(tx_shift_cs[2]), .C(tx_shift_cs[3]), .D(tx_shift_cs[0]), 
            .Z(tx_shift_ns[1]));
    defparam tx_shift_cs_1__I_0.INIT = "0x150a";
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(96[3],108[10])" *) FD1P3XZ tx_shift_reg_8__I_0 (.D(tx_shift_reg_8__N_699[8]), 
            .SP(tx_shift_reg_1__N_714), .CK(C), .SR(reset), .Q(\tx_shift_reg[8] ));
    defparam tx_shift_reg_8__I_0.REGSET = "SET";
    defparam tx_shift_reg_8__I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(96[3],108[10])" *) FD1P3XZ FTDI_RXD_c_I_0 (.D(FTDI_RXD_c_N_659), 
            .SP(tx_shift_reg_1__N_714), .CK(C), .SR(reset), .Q(FTDI_RXD_c));
    defparam FTDI_RXD_c_I_0.REGSET = "SET";
    defparam FTDI_RXD_c_I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(96[3],108[10])" *) FD1P3XZ tx_shift_reg_8__I_60 (.D(tx_shift_reg_8__N_699[7]), 
            .SP(tx_shift_reg_1__N_714), .CK(C), .SR(reset), .Q(\tx_shift_reg[7] ));
    defparam tx_shift_reg_8__I_60.REGSET = "SET";
    defparam tx_shift_reg_8__I_60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(96[3],108[10])" *) FD1P3XZ tx_shift_reg_8__I_61 (.D(tx_shift_reg_8__N_699[6]), 
            .SP(tx_shift_reg_1__N_714), .CK(C), .SR(reset), .Q(\tx_shift_reg[6] ));
    defparam tx_shift_reg_8__I_61.REGSET = "SET";
    defparam tx_shift_reg_8__I_61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(96[3],108[10])" *) FD1P3XZ tx_shift_reg_8__I_62 (.D(tx_shift_reg_8__N_699[5]), 
            .SP(tx_shift_reg_1__N_714), .CK(C), .SR(reset), .Q(\tx_shift_reg[5] ));
    defparam tx_shift_reg_8__I_62.REGSET = "SET";
    defparam tx_shift_reg_8__I_62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(96[3],108[10])" *) FD1P3XZ tx_shift_reg_8__I_63 (.D(tx_shift_reg_8__N_699[4]), 
            .SP(tx_shift_reg_1__N_714), .CK(C), .SR(reset), .Q(\tx_shift_reg[4] ));
    defparam tx_shift_reg_8__I_63.REGSET = "SET";
    defparam tx_shift_reg_8__I_63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(96[3],108[10])" *) FD1P3XZ tx_shift_reg_8__I_64 (.D(tx_shift_reg_8__N_699[3]), 
            .SP(tx_shift_reg_1__N_714), .CK(C), .SR(reset), .Q(\tx_shift_reg[3] ));
    defparam tx_shift_reg_8__I_64.REGSET = "SET";
    defparam tx_shift_reg_8__I_64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(96[3],108[10])" *) FD1P3XZ tx_shift_reg_8__I_65 (.D(tx_shift_reg_8__N_699[2]), 
            .SP(tx_shift_reg_1__N_714), .CK(C), .SR(reset), .Q(\tx_shift_reg[2] ));
    defparam tx_shift_reg_8__I_65.REGSET = "SET";
    defparam tx_shift_reg_8__I_65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(96[3],108[10])" *) FD1P3XZ tx_shift_reg_8__I_66 (.D(tx_shift_reg_8__N_699[1]), 
            .SP(tx_shift_reg_1__N_714), .CK(C), .SR(reset), .Q(\tx_shift_reg[1] ));
    defparam tx_shift_reg_8__I_66.REGSET = "SET";
    defparam tx_shift_reg_8__I_66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(66[4],68[11])" *) FD1P3XZ tx_shift_ns_3__I_0 (.D(tx_shift_ns[3]), 
            .SP(tx_shift_cs_0__N_605), .CK(C), .SR(reset), .Q(tx_shift_cs[3]));
    defparam tx_shift_ns_3__I_0.REGSET = "RESET";
    defparam tx_shift_ns_3__I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(66[4],68[11])" *) FD1P3XZ tx_shift_ns_2__I_0 (.D(tx_shift_ns[2]), 
            .SP(tx_shift_cs_0__N_605), .CK(C), .SR(reset), .Q(tx_shift_cs[2]));
    defparam tx_shift_ns_2__I_0.REGSET = "RESET";
    defparam tx_shift_ns_2__I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(66[4],68[11])" *) FD1P3XZ tx_shift_ns_1__I_0 (.D(tx_shift_ns[1]), 
            .SP(tx_shift_cs_0__N_605), .CK(C), .SR(reset), .Q(tx_shift_cs[1]));
    defparam tx_shift_ns_1__I_0.REGSET = "RESET";
    defparam tx_shift_ns_1__I_0.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@46(99[4],107[11])" *) LUT4 mux_16_i2_4_lut (.A(\tx_shift_reg[2] ), 
            .B(tx_data[0]), .C(peprev_state_ff), .D(pesynff2), .Z(tx_shift_reg_8__N_699[1]));
    defparam mux_16_i2_4_lut.INIT = "0xacaa";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@46(99[4],107[11])" *) LUT4 mux_16_i3_4_lut (.A(\tx_shift_reg[3] ), 
            .B(tx_data[1]), .C(peprev_state_ff), .D(pesynff2), .Z(tx_shift_reg_8__N_699[2]));
    defparam mux_16_i3_4_lut.INIT = "0xacaa";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@46(99[4],107[11])" *) LUT4 mux_16_i4_4_lut (.A(\tx_shift_reg[4] ), 
            .B(tx_data[2]), .C(peprev_state_ff), .D(pesynff2), .Z(tx_shift_reg_8__N_699[3]));
    defparam mux_16_i4_4_lut.INIT = "0xacaa";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@46(99[4],107[11])" *) LUT4 mux_16_i5_4_lut (.A(\tx_shift_reg[5] ), 
            .B(tx_data[3]), .C(peprev_state_ff), .D(pesynff2), .Z(tx_shift_reg_8__N_699[4]));
    defparam mux_16_i5_4_lut.INIT = "0xacaa";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@46(99[4],107[11])" *) LUT4 mux_16_i6_4_lut (.A(\tx_shift_reg[6] ), 
            .B(tx_data[4]), .C(peprev_state_ff), .D(pesynff2), .Z(tx_shift_reg_8__N_699[5]));
    defparam mux_16_i6_4_lut.INIT = "0xacaa";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@46(99[4],107[11])" *) LUT4 mux_16_i7_4_lut (.A(\tx_shift_reg[7] ), 
            .B(tx_data[5]), .C(peprev_state_ff), .D(pesynff2), .Z(tx_shift_reg_8__N_699[6]));
    defparam mux_16_i7_4_lut.INIT = "0xacaa";
    (* lut_function="(A (B+(C+!(D)))+!A !((C+!(D))+!B))", lineinfo="@46(99[4],107[11])" *) LUT4 mux_16_i8_4_lut (.A(\tx_shift_reg[8] ), 
            .B(tx_data[6]), .C(peprev_state_ff), .D(pesynff2), .Z(tx_shift_reg_8__N_699[7]));
    defparam mux_16_i8_4_lut.INIT = "0xacaa";
    (* lut_function="(!(A+(B (C)+!B (C (D)))))" *) LUT4 tx_shift_cs_0__I_0 (.A(tx_shift_cs[0]), 
            .B(tx_shift_cs[1]), .C(tx_shift_cs[3]), .D(tx_shift_cs[2]), 
            .Z(tx_shift_ns[0]));
    defparam tx_shift_cs_0__I_0.INIT = "0x0515";
    (* lut_function="(!(A (B+(C (D)+!C !(D)))+!A (B+!(C))))", lineinfo="@46(76[3],89[12])" *) LUT4 tx_shift_cs_0__I_0_2 (.A(tx_shift_cs[0]), 
            .B(tx_shift_cs[3]), .C(tx_shift_cs[2]), .D(tx_shift_cs[1]), 
            .Z(tx_shift_ns[2]));
    defparam tx_shift_cs_0__I_0_2.INIT = "0x1230";
    (* lut_function="(A+(B+!(C)))", lineinfo="@46(99[4],107[11])" *) LUT4 i4225_2_lut_3_lut (.A(tx_data[7]), 
            .B(peprev_state_ff), .C(pesynff2), .Z(tx_shift_reg_8__N_699[8]));
    defparam i4225_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(A+!(B+!(C)))" *) LUT4 i1_2_lut_3_lut (.A(tx_tick), .B(peprev_state_ff), 
            .C(pesynff2), .Z(tx_shift_reg_1__N_714));
    defparam i1_2_lut_3_lut.INIT = "0xbaba";
    (* lut_function="(A (B+!(C)))", lineinfo="@46(96[3],108[10])" *) LUT4 i4051_2_lut_3_lut (.A(\tx_shift_reg[1] ), 
            .B(peprev_state_ff), .C(pesynff2), .Z(FTDI_RXD_c_N_659));
    defparam i4051_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (C)+!A (B+(C)))", lineinfo="@46(65[9],65[34])" *) LUT4 i10_2_lut_3_lut (.A(peprev_state_ff), 
            .B(pesynff2), .C(tx_tick), .Z(tx_shift_cs_0__N_605));
    defparam i10_2_lut_3_lut.INIT = "0xf4f4";
    (* lineinfo="@46(52[18],52[29])" *) \tx_baudtick(clockspeed=20000000) c_tx_baudtick (tx_tick, 
            C, GND_net, VCC_net, tx_active);
    (* LSE_LINE_FILE_ID=137, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=83, LSE_RLINE=83, lineinfo="@46(66[4],68[11])" *) FD1P3XZ tx_shift_ns_0__I_0 (.D(tx_shift_ns[0]), 
            .SP(tx_shift_cs_0__N_605), .CK(C), .SR(reset), .Q(tx_shift_cs[0]));
    defparam tx_shift_ns_0__I_0.REGSET = "RESET";
    defparam tx_shift_ns_0__I_0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \tx_baudtick(clockspeed=20000000) 
//

module \tx_baudtick(clockspeed=20000000) (output tx_tick, input C, input GND_net, 
            input VCC_net, input tx_active);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire tx_tick_N_698;
    wire [7:0]tx_clk_counter_7__N_619;
    (* lineinfo="@45(22[9],22[23])" *) wire [7:0]tx_clk_counter;
    
    wire tx_clk_counter_0__N_634, n7661, n12333;
    wire [7:0]n37;
    
    wire n7659, n12330, n7657, n12327, n7655, n12324, n12294, 
        n9665, n11165, VCC_net_2, GND_net_2;
    
    (* syn_use_carry_chain=1, lineinfo="@45(37[23],37[37])" *) FD1P3XZ tx_clk_counter_7__I_43 (.D(tx_clk_counter_7__N_619[0]), 
            .SP(VCC_net_2), .CK(C), .SR(tx_clk_counter_0__N_634), .Q(tx_clk_counter[0]));
    defparam tx_clk_counter_7__I_43.REGSET = "RESET";
    defparam tx_clk_counter_7__I_43.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@45(37[23],37[37])" *) FD1P3XZ tx_clk_counter_7__I_42 (.D(tx_clk_counter_7__N_619[1]), 
            .SP(VCC_net_2), .CK(C), .SR(tx_clk_counter_0__N_634), .Q(tx_clk_counter[1]));
    defparam tx_clk_counter_7__I_42.REGSET = "RESET";
    defparam tx_clk_counter_7__I_42.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@45(37[23],37[37])" *) FD1P3XZ tx_clk_counter_7__I_41 (.D(tx_clk_counter_7__N_619[2]), 
            .SP(VCC_net_2), .CK(C), .SR(tx_clk_counter_0__N_634), .Q(tx_clk_counter[2]));
    defparam tx_clk_counter_7__I_41.REGSET = "RESET";
    defparam tx_clk_counter_7__I_41.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@45(37[23],37[37])" *) FD1P3XZ tx_clk_counter_7__I_40 (.D(tx_clk_counter_7__N_619[3]), 
            .SP(VCC_net_2), .CK(C), .SR(tx_clk_counter_0__N_634), .Q(tx_clk_counter[3]));
    defparam tx_clk_counter_7__I_40.REGSET = "RESET";
    defparam tx_clk_counter_7__I_40.SRMODE = "ASYNC";
    (* lineinfo="@45(37[23],37[37])" *) FA2 tx_clk_counter_494_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(tx_clk_counter[7]), .D0(n7661), .CI0(n7661), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n12333), .CI1(n12333), 
            .CO0(n12333), .S0(n37[7]));
    defparam tx_clk_counter_494_add_4_9.INIT0 = "0xc33c";
    defparam tx_clk_counter_494_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@45(37[23],37[37])" *) FA2 tx_clk_counter_494_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(tx_clk_counter[5]), .D0(n7659), .CI0(n7659), 
            .A1(GND_net), .B1(GND_net), .C1(tx_clk_counter[6]), .D1(n12330), 
            .CI1(n12330), .CO0(n12330), .CO1(n7661), .S0(n37[5]), .S1(n37[6]));
    defparam tx_clk_counter_494_add_4_7.INIT0 = "0xc33c";
    defparam tx_clk_counter_494_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@45(37[23],37[37])" *) FA2 tx_clk_counter_494_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(tx_clk_counter[3]), .D0(n7657), .CI0(n7657), 
            .A1(GND_net), .B1(GND_net), .C1(tx_clk_counter[4]), .D1(n12327), 
            .CI1(n12327), .CO0(n12327), .CO1(n7659), .S0(n37[3]), .S1(n37[4]));
    defparam tx_clk_counter_494_add_4_5.INIT0 = "0xc33c";
    defparam tx_clk_counter_494_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@45(37[23],37[37])" *) FA2 tx_clk_counter_494_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(tx_clk_counter[1]), .D0(n7655), .CI0(n7655), 
            .A1(GND_net), .B1(GND_net), .C1(tx_clk_counter[2]), .D1(n12324), 
            .CI1(n12324), .CO0(n12324), .CO1(n7657), .S0(n37[1]), .S1(n37[2]));
    defparam tx_clk_counter_494_add_4_3.INIT0 = "0xc33c";
    defparam tx_clk_counter_494_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@45(37[23],37[37])" *) FA2 tx_clk_counter_494_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(tx_clk_counter[0]), .D1(n12294), .CI1(n12294), .CO0(n12294), 
            .CO1(n7655), .S1(n37[0]));
    defparam tx_clk_counter_494_add_4_1.INIT0 = "0xc33c";
    defparam tx_clk_counter_494_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@45(37[23],37[37])" *) FD1P3XZ tx_clk_counter_7__I_39 (.D(tx_clk_counter_7__N_619[4]), 
            .SP(VCC_net_2), .CK(C), .SR(tx_clk_counter_0__N_634), .Q(tx_clk_counter[4]));
    defparam tx_clk_counter_7__I_39.REGSET = "RESET";
    defparam tx_clk_counter_7__I_39.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@45(37[23],37[37])" *) FD1P3XZ tx_clk_counter_7__I_38 (.D(tx_clk_counter_7__N_619[5]), 
            .SP(VCC_net_2), .CK(C), .SR(tx_clk_counter_0__N_634), .Q(tx_clk_counter[5]));
    defparam tx_clk_counter_7__I_38.REGSET = "RESET";
    defparam tx_clk_counter_7__I_38.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@45(37[23],37[37])" *) FD1P3XZ tx_clk_counter_7__I_37 (.D(tx_clk_counter_7__N_619[6]), 
            .SP(VCC_net_2), .CK(C), .SR(tx_clk_counter_0__N_634), .Q(tx_clk_counter[6]));
    defparam tx_clk_counter_7__I_37.REGSET = "RESET";
    defparam tx_clk_counter_7__I_37.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@45(37[23],37[37])" *) FD1P3XZ tx_clk_counter_7__I_0 (.D(tx_clk_counter_7__N_619[7]), 
            .SP(VCC_net_2), .CK(C), .SR(tx_clk_counter_0__N_634), .Q(tx_clk_counter[7]));
    defparam tx_clk_counter_7__I_0.REGSET = "RESET";
    defparam tx_clk_counter_7__I_0.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(tx_tick_N_698), .B(n37[7]), 
            .Z(tx_clk_counter_7__N_619[7]));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_133 (.A(tx_tick_N_698), 
            .B(n37[6]), .Z(tx_clk_counter_7__N_619[6]));
    defparam i1_2_lut_adj_133.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_134 (.A(tx_tick_N_698), 
            .B(n37[5]), .Z(tx_clk_counter_7__N_619[5]));
    defparam i1_2_lut_adj_134.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_135 (.A(tx_tick_N_698), 
            .B(n37[4]), .Z(tx_clk_counter_7__N_619[4]));
    defparam i1_2_lut_adj_135.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_136 (.A(tx_tick_N_698), 
            .B(n37[3]), .Z(tx_clk_counter_7__N_619[3]));
    defparam i1_2_lut_adj_136.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_137 (.A(tx_tick_N_698), 
            .B(n37[2]), .Z(tx_clk_counter_7__N_619[2]));
    defparam i1_2_lut_adj_137.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_138 (.A(tx_tick_N_698), 
            .B(n37[1]), .Z(tx_clk_counter_7__N_619[1]));
    defparam i1_2_lut_adj_138.INIT = "0x4444";
    (* lut_function="(!(A))", lineinfo="@45(31[6],31[19])" *) LUT4 i4_1_lut (.A(tx_active), 
            .Z(tx_clk_counter_0__N_634));
    defparam i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+!(B)))", lineinfo="@45(22[9],22[23])" *) LUT4 i1_2_lut_adj_139 (.A(tx_tick_N_698), 
            .B(n37[0]), .Z(tx_clk_counter_7__N_619[0]));
    defparam i1_2_lut_adj_139.INIT = "0x4444";
    (* lut_function="(!(A (B)))" *) LUT4 i8626_2_lut (.A(tx_clk_counter[0]), 
            .B(tx_clk_counter[2]), .Z(n9665));
    defparam i8626_2_lut.INIT = "0x7777";
    (* lut_function="(!(A+(((D)+!C)+!B)))", lineinfo="@45(37[23],37[37])" *) LUT4 i9817_4_lut (.A(tx_clk_counter[6]), 
            .B(tx_clk_counter[7]), .C(tx_clk_counter[5]), .D(tx_clk_counter[1]), 
            .Z(n11165));
    defparam i9817_4_lut.INIT = "0x0040";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@45(37[23],37[37])" *) LUT4 i9818_4_lut (.A(tx_clk_counter[3]), 
            .B(n11165), .C(n9665), .D(tx_clk_counter[4]), .Z(tx_tick_N_698));
    defparam i9818_4_lut.INIT = "0x0008";
    (* LSE_LINE_FILE_ID=135, LSE_LCOL=18, LSE_RCOL=29, LSE_LLINE=52, LSE_RLINE=52, lineinfo="@45(47[3],53[10])" *) FD1P3XZ tx_tick_I_0 (.D(tx_tick_N_698), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(tx_tick));
    defparam tx_tick_I_0.REGSET = "RESET";
    defparam tx_tick_I_0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \fart_receiver(clockspeed=20000000,rx_nstages=2) 
//

module \fart_receiver(clockspeed=20000000,rx_nstages=2) (input C, input FTDI_TXD_c, 
            output [7:0]s_dout_rx, output s_rx_avail, input reset, input br_rd_N_665, 
            input n5213, input GND_net, input VCC_net);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire nesynff1, nesynff2, neprev_state_ff, rx_sr_trans, pesynff1, 
        pesynff2, peprev_state_ff, rx_active, rx_tick, rx_shift_cs_0__N_609, 
        rx_sr_trans_N_697, rx_active_N_716;
    (* lineinfo="@41(28[9],28[16])" *) wire [7:0]rx_data;
    
    wire VCC_net_2, GND_net_2;
    
    (* LSE_LINE_FILE_ID=141, LSE_LCOL=20, LSE_RCOL=33, LSE_LLINE=75, LSE_RLINE=75, lineinfo="@41(43[3],47[10])" *) FD1P3XZ nesynff2_I_0 (.D(nesynff2), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(neprev_state_ff));
    defparam nesynff2_I_0.REGSET = "RESET";
    defparam nesynff2_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=141, LSE_LCOL=20, LSE_RCOL=33, LSE_LLINE=75, LSE_RLINE=75, lineinfo="@41(66[3],70[10])" *) FD1P3XZ rx_sr_trans_I_0 (.D(rx_sr_trans), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(pesynff1));
    defparam rx_sr_trans_I_0.REGSET = "RESET";
    defparam rx_sr_trans_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=141, LSE_LCOL=20, LSE_RCOL=33, LSE_LLINE=75, LSE_RLINE=75, lineinfo="@41(66[3],70[10])" *) FD1P3XZ pesynff1_I_0 (.D(pesynff1), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(pesynff2));
    defparam pesynff1_I_0.REGSET = "RESET";
    defparam pesynff1_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=141, LSE_LCOL=20, LSE_RCOL=33, LSE_LLINE=75, LSE_RLINE=75, lineinfo="@41(66[3],70[10])" *) FD1P3XZ pesynff2_I_0 (.D(pesynff2), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(peprev_state_ff));
    defparam pesynff2_I_0.REGSET = "RESET";
    defparam pesynff2_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=141, LSE_LCOL=20, LSE_RCOL=33, LSE_LLINE=75, LSE_RLINE=75, lineinfo="@41(43[3],47[10])" *) FD1P3XZ FTDI_TXD_c_I_0 (.D(FTDI_TXD_c), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(nesynff1));
    defparam FTDI_TXD_c_I_0.REGSET = "RESET";
    defparam FTDI_TXD_c_I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D)+!B ((D)+!C))+!A (D))", lineinfo="@41(50[14],50[46])" *) LUT4 i12_3_lut_4_lut (.A(neprev_state_ff), 
            .B(nesynff2), .C(rx_active), .D(rx_tick), .Z(rx_shift_cs_0__N_609));
    defparam i12_3_lut_4_lut.INIT = "0xff02";
    (* lut_function="(!(A (B (C+!(D)))+!A (C+!(D))))", lineinfo="@41(50[14],50[46])" *) LUT4 i1_3_lut_4_lut (.A(neprev_state_ff), 
            .B(nesynff2), .C(rx_sr_trans_N_697), .D(rx_active), .Z(rx_active_N_716));
    defparam i1_3_lut_4_lut.INIT = "0x2f22";
    (* lineinfo="@41(76[15],76[26])" *) \ripple_fifo(nstages=2)_U6 c_rx_rfifo ({s_dout_rx}, 
            C, s_rx_avail, reset, br_rd_N_665, n5213, peprev_state_ff, 
            pesynff2, {rx_data});
    (* lineinfo="@41(53[13],53[19])" *) \rx_fsm(clockspeed=20000000) c_rx_fsm (FTDI_TXD_c, 
            {rx_data}, C, rx_tick, rx_sr_trans_N_697, rx_shift_cs_0__N_609, 
            reset, rx_sr_trans, rx_active_N_716, rx_active, GND_net, 
            VCC_net);
    (* LSE_LINE_FILE_ID=141, LSE_LCOL=20, LSE_RCOL=33, LSE_LLINE=75, LSE_RLINE=75, lineinfo="@41(43[3],47[10])" *) FD1P3XZ nesynff1_I_0 (.D(nesynff1), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(nesynff2));
    defparam nesynff1_I_0.REGSET = "RESET";
    defparam nesynff1_I_0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \ripple_fifo(nstages=2)_U6 
//

module \ripple_fifo(nstages=2)_U6 (output [7:0]s_dout_rx, input C, output s_rx_avail, 
            input reset, input br_rd_N_665, input n5213, input peprev_state_ff, 
            input pesynff2, input [7:0]rx_data);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    (* lineinfo="@48(25[9],25[13])" *) wire [7:0]\data[1] ;
    (* lineinfo="@48(26[9],26[13])" *) wire [3:0]full;
    
    (* lineinfo="@48(31[10],31[27])" *) \ripple_fifo_slice(dwidth=8)_U4 \fifo_stage[2].ffsl  ({\data[1] }, 
            {s_dout_rx}, C, s_rx_avail, reset, full[1], br_rd_N_665, 
            n5213);
    (* lineinfo="@48(31[10],31[27])" *) \ripple_fifo_slice(dwidth=8)_U5 \fifo_stage[1].ffsl  (peprev_state_ff, 
            pesynff2, full[1], {rx_data}, {\data[1] }, C, reset, 
            s_rx_avail);
    
endmodule

//
// Verilog Description of module \ripple_fifo_slice(dwidth=8)_U4 
//

module \ripple_fifo_slice(dwidth=8)_U4 (input [7:0]\data[1] , output [7:0]s_dout_rx, 
            input C, output s_rx_avail, input reset, input \full[1] , 
            input br_rd_N_665, input n5213);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire s_dout_rx_0__N_366, s_rx_avail_N_683, GND_net, VCC_net;
    
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__6__I_0 (.D(\data[1] [6]), 
            .SP(s_dout_rx_0__N_366), .CK(C), .SR(GND_net), .Q(s_dout_rx[6]));
    defparam data_1__6__I_0.REGSET = "RESET";
    defparam data_1__6__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__5__I_0 (.D(\data[1] [5]), 
            .SP(s_dout_rx_0__N_366), .CK(C), .SR(GND_net), .Q(s_dout_rx[5]));
    defparam data_1__5__I_0.REGSET = "RESET";
    defparam data_1__5__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__4__I_0 (.D(\data[1] [4]), 
            .SP(s_dout_rx_0__N_366), .CK(C), .SR(GND_net), .Q(s_dout_rx[4]));
    defparam data_1__4__I_0.REGSET = "RESET";
    defparam data_1__4__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__3__I_0 (.D(\data[1] [3]), 
            .SP(s_dout_rx_0__N_366), .CK(C), .SR(GND_net), .Q(s_dout_rx[3]));
    defparam data_1__3__I_0.REGSET = "RESET";
    defparam data_1__3__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__2__I_0 (.D(\data[1] [2]), 
            .SP(s_dout_rx_0__N_366), .CK(C), .SR(GND_net), .Q(s_dout_rx[2]));
    defparam data_1__2__I_0.REGSET = "RESET";
    defparam data_1__2__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__1__I_0 (.D(\data[1] [1]), 
            .SP(s_dout_rx_0__N_366), .CK(C), .SR(GND_net), .Q(s_dout_rx[1]));
    defparam data_1__1__I_0.REGSET = "RESET";
    defparam data_1__1__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__0__I_0 (.D(\data[1] [0]), 
            .SP(s_dout_rx_0__N_366), .CK(C), .SR(GND_net), .Q(s_dout_rx[0]));
    defparam data_1__0__I_0.REGSET = "RESET";
    defparam data_1__0__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(28[3],36[10])" *) FD1P3XZ s_rx_avail_I_0 (.D(s_rx_avail_N_683), 
            .SP(VCC_net), .CK(C), .SR(reset), .Q(s_rx_avail));
    defparam s_rx_avail_I_0.REGSET = "RESET";
    defparam s_rx_avail_I_0.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@49(31[7],31[36])" *) LUT4 i6_2_lut (.A(\full[1] ), 
            .B(s_rx_avail), .Z(s_dout_rx_0__N_366));
    defparam i6_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C))+!A (B ((D)+!C)+!B (C (D))))", lineinfo="@49(31[4],35[11])" *) LUT4 i4136_4_lut_4_lut (.A(br_rd_N_665), 
            .B(\full[1] ), .C(s_rx_avail), .D(n5213), .Z(s_rx_avail_N_683));
    defparam i4136_4_lut_4_lut.INIT = "0xfcac";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ data_1__7__I_0 (.D(\data[1] [7]), 
            .SP(s_dout_rx_0__N_366), .CK(C), .SR(GND_net), .Q(s_dout_rx[7]));
    defparam data_1__7__I_0.REGSET = "RESET";
    defparam data_1__7__I_0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module \ripple_fifo_slice(dwidth=8)_U5 
//

module \ripple_fifo_slice(dwidth=8)_U5 (input peprev_state_ff, input pesynff2, 
            output \full[1] , input [7:0]rx_data, output [7:0]\data[1] , 
            input C, input reset, input s_rx_avail);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire data_1__0__N_617, full_1__N_618, GND_net, VCC_net;
    
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i1_3_lut (.A(peprev_state_ff), 
            .B(pesynff2), .C(\full[1] ), .Z(data_1__0__N_617));
    defparam i1_3_lut.INIT = "0x0404";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ rx_data_0__I_0 (.D(rx_data[0]), 
            .SP(data_1__0__N_617), .CK(C), .SR(GND_net), .Q(\data[1] [0]));
    defparam rx_data_0__I_0.REGSET = "RESET";
    defparam rx_data_0__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(28[3],36[10])" *) FD1P3XZ full_1__I_0 (.D(full_1__N_618), 
            .SP(VCC_net), .CK(C), .SR(reset), .Q(\full[1] ));
    defparam full_1__I_0.REGSET = "RESET";
    defparam full_1__I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ rx_data_6__I_0 (.D(rx_data[6]), 
            .SP(data_1__0__N_617), .CK(C), .SR(GND_net), .Q(\data[1] [6]));
    defparam rx_data_6__I_0.REGSET = "RESET";
    defparam rx_data_6__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ rx_data_5__I_0 (.D(rx_data[5]), 
            .SP(data_1__0__N_617), .CK(C), .SR(GND_net), .Q(\data[1] [5]));
    defparam rx_data_5__I_0.REGSET = "RESET";
    defparam rx_data_5__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ rx_data_4__I_0 (.D(rx_data[4]), 
            .SP(data_1__0__N_617), .CK(C), .SR(GND_net), .Q(\data[1] [4]));
    defparam rx_data_4__I_0.REGSET = "RESET";
    defparam rx_data_4__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ rx_data_3__I_0 (.D(rx_data[3]), 
            .SP(data_1__0__N_617), .CK(C), .SR(GND_net), .Q(\data[1] [3]));
    defparam rx_data_3__I_0.REGSET = "RESET";
    defparam rx_data_3__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ rx_data_2__I_0 (.D(rx_data[2]), 
            .SP(data_1__0__N_617), .CK(C), .SR(GND_net), .Q(\data[1] [2]));
    defparam rx_data_2__I_0.REGSET = "RESET";
    defparam rx_data_2__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ rx_data_1__I_0 (.D(rx_data[1]), 
            .SP(data_1__0__N_617), .CK(C), .SR(GND_net), .Q(\data[1] [1]));
    defparam rx_data_1__I_0.REGSET = "RESET";
    defparam rx_data_1__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (B))", lineinfo="@49(31[4],35[11])" *) LUT4 i4140_3_lut (.A(s_rx_avail), 
            .B(data_1__0__N_617), .C(\full[1] ), .Z(full_1__N_618));
    defparam i4140_3_lut.INIT = "0xecec";
    (* LSE_LINE_FILE_ID=134, LSE_LCOL=10, LSE_RCOL=27, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@49(47[4],49[11])" *) FD1P3XZ rx_data_7__I_0 (.D(rx_data[7]), 
            .SP(data_1__0__N_617), .CK(C), .SR(GND_net), .Q(\data[1] [7]));
    defparam rx_data_7__I_0.REGSET = "RESET";
    defparam rx_data_7__I_0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module \rx_fsm(clockspeed=20000000) 
//

module \rx_fsm(clockspeed=20000000) (input FTDI_TXD_c, output [7:0]rx_data, 
            input C, output rx_tick, output rx_sr_trans_N_697, input rx_shift_cs_0__N_609, 
            input reset, output rx_sr_trans, input rx_active_N_716, output rx_active, 
            input GND_net, input VCC_net);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    (* lineinfo="@43(25[9],25[20])" *) wire [3:0]rx_shift_cs;
    (* lineinfo="@43(26[9],26[20])" *) wire [3:0]rx_shift_ns;
    
    wire rx_data_0__N_592, n7, GND_net_2, VCC_net_2;
    
    (* lut_function="(!(A (B+!(C (D)))+!A ((D)+!B)))", lineinfo="@43(74[3],87[12])" *) LUT4 rx_shift_cs_2__I_0 (.A(rx_shift_cs[2]), 
            .B(rx_shift_cs[3]), .C(rx_shift_cs[0]), .D(rx_shift_cs[1]), 
            .Z(rx_shift_ns[3]));
    defparam rx_shift_cs_2__I_0.INIT = "0x2044";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(95[4],100[11])" *) FD1P3XZ rx_data_7__I_0_2 (.D(rx_data[7]), 
            .SP(rx_data_0__N_592), .CK(C), .SR(GND_net_2), .Q(rx_data[6]));
    defparam rx_data_7__I_0_2.REGSET = "RESET";
    defparam rx_data_7__I_0_2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (C+(D))+!A (B (C+!(D))+!B !(D))))", lineinfo="@43(74[3],87[12])" *) LUT4 rx_shift_cs_1__I_0 (.A(rx_shift_cs[1]), 
            .B(rx_shift_cs[2]), .C(rx_shift_cs[3]), .D(rx_shift_cs[0]), 
            .Z(rx_shift_ns[1]));
    defparam rx_shift_cs_1__I_0.INIT = "0x150a";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(95[4],100[11])" *) FD1P3XZ rx_data_6__I_0_2 (.D(rx_data[6]), 
            .SP(rx_data_0__N_592), .CK(C), .SR(GND_net_2), .Q(rx_data[5]));
    defparam rx_data_6__I_0_2.REGSET = "RESET";
    defparam rx_data_6__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(95[4],100[11])" *) FD1P3XZ rx_data_5__I_0_2 (.D(rx_data[5]), 
            .SP(rx_data_0__N_592), .CK(C), .SR(GND_net_2), .Q(rx_data[4]));
    defparam rx_data_5__I_0_2.REGSET = "RESET";
    defparam rx_data_5__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(95[4],100[11])" *) FD1P3XZ rx_data_4__I_0_2 (.D(rx_data[4]), 
            .SP(rx_data_0__N_592), .CK(C), .SR(GND_net_2), .Q(rx_data[3]));
    defparam rx_data_4__I_0_2.REGSET = "RESET";
    defparam rx_data_4__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(95[4],100[11])" *) FD1P3XZ rx_data_3__I_0_2 (.D(rx_data[3]), 
            .SP(rx_data_0__N_592), .CK(C), .SR(GND_net_2), .Q(rx_data[2]));
    defparam rx_data_3__I_0_2.REGSET = "RESET";
    defparam rx_data_3__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(95[4],100[11])" *) FD1P3XZ rx_data_2__I_0_2 (.D(rx_data[2]), 
            .SP(rx_data_0__N_592), .CK(C), .SR(GND_net_2), .Q(rx_data[1]));
    defparam rx_data_2__I_0_2.REGSET = "RESET";
    defparam rx_data_2__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(64[4],66[11])" *) FD1P3XZ rx_shift_ns_0__I_0 (.D(rx_shift_ns[0]), 
            .SP(rx_shift_cs_0__N_609), .CK(C), .SR(reset), .Q(rx_shift_cs[0]));
    defparam rx_shift_ns_0__I_0.REGSET = "RESET";
    defparam rx_shift_ns_0__I_0.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@43(50[10],50[47])" *) LUT4 i6_2_lut (.A(rx_tick), 
            .B(n7), .Z(rx_sr_trans_N_697));
    defparam i6_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(64[4],66[11])" *) FD1P3XZ rx_shift_ns_3__I_0 (.D(rx_shift_ns[3]), 
            .SP(rx_shift_cs_0__N_609), .CK(C), .SR(reset), .Q(rx_shift_cs[3]));
    defparam rx_shift_ns_3__I_0.REGSET = "RESET";
    defparam rx_shift_ns_3__I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(64[4],66[11])" *) FD1P3XZ rx_shift_ns_2__I_0 (.D(rx_shift_ns[2]), 
            .SP(rx_shift_cs_0__N_609), .CK(C), .SR(reset), .Q(rx_shift_cs[2]));
    defparam rx_shift_ns_2__I_0.REGSET = "RESET";
    defparam rx_shift_ns_2__I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(95[4],100[11])" *) FD1P3XZ rx_data_1__I_0_2 (.D(rx_data[1]), 
            .SP(rx_data_0__N_592), .CK(C), .SR(GND_net_2), .Q(rx_data[0]));
    defparam rx_data_1__I_0_2.REGSET = "RESET";
    defparam rx_data_1__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(64[4],66[11])" *) FD1P3XZ rx_shift_ns_1__I_0 (.D(rx_shift_ns[1]), 
            .SP(rx_shift_cs_0__N_609), .CK(C), .SR(reset), .Q(rx_shift_cs[1]));
    defparam rx_shift_ns_1__I_0.REGSET = "RESET";
    defparam rx_shift_ns_1__I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(111[3],119[10])" *) FD1P3XZ rx_sr_trans_I_0_2 (.D(rx_sr_trans_N_697), 
            .SP(VCC_net_2), .CK(C), .SR(reset), .Q(rx_sr_trans));
    defparam rx_sr_trans_I_0_2.REGSET = "RESET";
    defparam rx_sr_trans_I_0_2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(43[3],53[10])" *) FD1P3XZ rx_active_I_0 (.D(rx_active_N_716), 
            .SP(VCC_net_2), .CK(C), .SR(reset), .Q(rx_active));
    defparam rx_active_I_0.REGSET = "RESET";
    defparam rx_active_I_0.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+(C (D)+!C !(D)))+!A (B+!(C))))", lineinfo="@43(74[3],87[12])" *) LUT4 rx_shift_cs_0__I_0_2 (.A(rx_shift_cs[0]), 
            .B(rx_shift_cs[3]), .C(rx_shift_cs[2]), .D(rx_shift_cs[1]), 
            .Z(rx_shift_ns[2]));
    defparam rx_shift_cs_0__I_0_2.INIT = "0x1230";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i1_4_lut (.A(rx_shift_cs[0]), 
            .B(rx_shift_cs[1]), .C(rx_shift_cs[2]), .D(rx_shift_cs[3]), 
            .Z(n7));
    defparam i1_4_lut.INIT = "0xfbff";
    (* lut_function="(A (B))", lineinfo="@43(94[6],94[44])" *) LUT4 i18_2_lut (.A(rx_tick), 
            .B(n7), .Z(rx_data_0__N_592));
    defparam i18_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B (C)+!B (C (D)))))" *) LUT4 rx_shift_cs_0__I_0 (.A(rx_shift_cs[0]), 
            .B(rx_shift_cs[1]), .C(rx_shift_cs[3]), .D(rx_shift_cs[2]), 
            .Z(rx_shift_ns[0]));
    defparam rx_shift_cs_0__I_0.INIT = "0x0515";
    (* lineinfo="@43(32[18],32[29])" *) \rx_baudtick(clockspeed=20000000) c_rx_baudtick (rx_tick, 
            C, GND_net, VCC_net, rx_active);
    (* LSE_LINE_FILE_ID=139, LSE_LCOL=13, LSE_RCOL=19, LSE_LLINE=53, LSE_RLINE=53, lineinfo="@43(95[4],100[11])" *) FD1P3XZ FTDI_TXD_c_I_0_2 (.D(FTDI_TXD_c), 
            .SP(rx_data_0__N_592), .CK(C), .SR(GND_net_2), .Q(rx_data[7]));
    defparam FTDI_TXD_c_I_0_2.REGSET = "RESET";
    defparam FTDI_TXD_c_I_0_2.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_2));
    VLO i1 (.Z(GND_net_2));
    
endmodule

//
// Verilog Description of module \rx_baudtick(clockspeed=20000000) 
//

module \rx_baudtick(clockspeed=20000000) (output rx_tick, input C, input GND_net, 
            input VCC_net, input rx_active);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire rx_tick_N_715, n7670, n12345;
    (* lineinfo="@42(23[9],23[23])" *) wire [7:0]rx_clk_counter;
    wire [7:0]n37;
    wire [7:0]rx_clk_counter_7__N_635;
    
    wire rx_clk_counter_0__N_650, n7668, n12342, n7666, n12339, n7664, 
        n12336, n12297, n4840, n9656, n9658, n12, n13, VCC_net_2, 
        GND_net_2;
    
    (* syn_use_carry_chain=1, lineinfo="@42(38[23],38[37])" *) FD1P3XZ rx_clk_counter_7__I_50 (.D(rx_clk_counter_7__N_635[0]), 
            .SP(VCC_net_2), .CK(C), .SR(rx_clk_counter_0__N_650), .Q(rx_clk_counter[0]));
    defparam rx_clk_counter_7__I_50.REGSET = "RESET";
    defparam rx_clk_counter_7__I_50.SRMODE = "ASYNC";
    (* lineinfo="@42(38[23],38[37])" *) FA2 rx_clk_counter_495_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(rx_clk_counter[7]), .D0(n7670), .CI0(n7670), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n12345), .CI1(n12345), 
            .CO0(n12345), .S0(n37[7]));
    defparam rx_clk_counter_495_add_4_9.INIT0 = "0xc33c";
    defparam rx_clk_counter_495_add_4_9.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@42(38[23],38[37])" *) FD1P3XZ rx_clk_counter_7__I_49 (.D(rx_clk_counter_7__N_635[1]), 
            .SP(VCC_net_2), .CK(C), .SR(rx_clk_counter_0__N_650), .Q(rx_clk_counter[1]));
    defparam rx_clk_counter_7__I_49.REGSET = "RESET";
    defparam rx_clk_counter_7__I_49.SRMODE = "ASYNC";
    (* lineinfo="@42(38[23],38[37])" *) FA2 rx_clk_counter_495_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(rx_clk_counter[5]), .D0(n7668), .CI0(n7668), 
            .A1(GND_net), .B1(GND_net), .C1(rx_clk_counter[6]), .D1(n12342), 
            .CI1(n12342), .CO0(n12342), .CO1(n7670), .S0(n37[5]), .S1(n37[6]));
    defparam rx_clk_counter_495_add_4_7.INIT0 = "0xc33c";
    defparam rx_clk_counter_495_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@42(38[23],38[37])" *) FA2 rx_clk_counter_495_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(rx_clk_counter[3]), .D0(n7666), .CI0(n7666), 
            .A1(GND_net), .B1(GND_net), .C1(rx_clk_counter[4]), .D1(n12339), 
            .CI1(n12339), .CO0(n12339), .CO1(n7668), .S0(n37[3]), .S1(n37[4]));
    defparam rx_clk_counter_495_add_4_5.INIT0 = "0xc33c";
    defparam rx_clk_counter_495_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@42(38[23],38[37])" *) FA2 rx_clk_counter_495_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(rx_clk_counter[1]), .D0(n7664), .CI0(n7664), 
            .A1(GND_net), .B1(GND_net), .C1(rx_clk_counter[2]), .D1(n12336), 
            .CI1(n12336), .CO0(n12336), .CO1(n7666), .S0(n37[1]), .S1(n37[2]));
    defparam rx_clk_counter_495_add_4_3.INIT0 = "0xc33c";
    defparam rx_clk_counter_495_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@42(38[23],38[37])" *) FA2 rx_clk_counter_495_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(rx_clk_counter[0]), .D1(n12297), .CI1(n12297), .CO0(n12297), 
            .CO1(n7664), .S1(n37[0]));
    defparam rx_clk_counter_495_add_4_1.INIT0 = "0xc33c";
    defparam rx_clk_counter_495_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@42(38[23],38[37])" *) FD1P3XZ rx_clk_counter_7__I_48 (.D(rx_clk_counter_7__N_635[2]), 
            .SP(VCC_net_2), .CK(C), .SR(rx_clk_counter_0__N_650), .Q(rx_clk_counter[2]));
    defparam rx_clk_counter_7__I_48.REGSET = "RESET";
    defparam rx_clk_counter_7__I_48.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@42(38[23],38[37])" *) FD1P3XZ rx_clk_counter_7__I_47 (.D(rx_clk_counter_7__N_635[3]), 
            .SP(VCC_net_2), .CK(C), .SR(rx_clk_counter_0__N_650), .Q(rx_clk_counter[3]));
    defparam rx_clk_counter_7__I_47.REGSET = "RESET";
    defparam rx_clk_counter_7__I_47.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@42(38[23],38[37])" *) FD1P3XZ rx_clk_counter_7__I_46 (.D(rx_clk_counter_7__N_635[4]), 
            .SP(VCC_net_2), .CK(C), .SR(rx_clk_counter_0__N_650), .Q(rx_clk_counter[4]));
    defparam rx_clk_counter_7__I_46.REGSET = "RESET";
    defparam rx_clk_counter_7__I_46.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@42(38[23],38[37])" *) FD1P3XZ rx_clk_counter_7__I_45 (.D(rx_clk_counter_7__N_635[5]), 
            .SP(VCC_net_2), .CK(C), .SR(rx_clk_counter_0__N_650), .Q(rx_clk_counter[5]));
    defparam rx_clk_counter_7__I_45.REGSET = "RESET";
    defparam rx_clk_counter_7__I_45.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@42(38[23],38[37])" *) FD1P3XZ rx_clk_counter_7__I_44 (.D(rx_clk_counter_7__N_635[6]), 
            .SP(VCC_net_2), .CK(C), .SR(rx_clk_counter_0__N_650), .Q(rx_clk_counter[6]));
    defparam rx_clk_counter_7__I_44.REGSET = "RESET";
    defparam rx_clk_counter_7__I_44.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@42(38[23],38[37])" *) FD1P3XZ rx_clk_counter_7__I_0 (.D(rx_clk_counter_7__N_635[7]), 
            .SP(VCC_net_2), .CK(C), .SR(rx_clk_counter_0__N_650), .Q(rx_clk_counter[7]));
    defparam rx_clk_counter_7__I_0.REGSET = "RESET";
    defparam rx_clk_counter_7__I_0.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@42(38[23],38[37])" *) LUT4 i1_2_lut (.A(n4840), 
            .B(n37[7]), .Z(rx_clk_counter_7__N_635[7]));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@42(38[23],38[37])" *) LUT4 i1_2_lut_adj_125 (.A(n4840), 
            .B(n37[6]), .Z(rx_clk_counter_7__N_635[6]));
    defparam i1_2_lut_adj_125.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@42(38[23],38[37])" *) LUT4 i1_2_lut_adj_126 (.A(n4840), 
            .B(n37[5]), .Z(rx_clk_counter_7__N_635[5]));
    defparam i1_2_lut_adj_126.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@42(38[23],38[37])" *) LUT4 i1_2_lut_adj_127 (.A(n4840), 
            .B(n37[4]), .Z(rx_clk_counter_7__N_635[4]));
    defparam i1_2_lut_adj_127.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@42(38[23],38[37])" *) LUT4 i1_2_lut_adj_128 (.A(n4840), 
            .B(n37[3]), .Z(rx_clk_counter_7__N_635[3]));
    defparam i1_2_lut_adj_128.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@42(38[23],38[37])" *) LUT4 i1_2_lut_adj_129 (.A(n4840), 
            .B(n37[2]), .Z(rx_clk_counter_7__N_635[2]));
    defparam i1_2_lut_adj_129.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@42(38[23],38[37])" *) LUT4 i1_2_lut_adj_130 (.A(n4840), 
            .B(n37[1]), .Z(rx_clk_counter_7__N_635[1]));
    defparam i1_2_lut_adj_130.INIT = "0x8888";
    (* lut_function="(!(A (B)))" *) LUT4 i8630_2_lut (.A(rx_clk_counter[2]), 
            .B(rx_clk_counter[0]), .Z(n9656));
    defparam i8630_2_lut.INIT = "0x7777";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_4_lut (.A(rx_clk_counter[1]), 
            .B(rx_clk_counter[7]), .C(rx_clk_counter[3]), .D(rx_clk_counter[6]), 
            .Z(n9658));
    defparam i1_4_lut.INIT = "0xffbf";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1_4_lut_adj_131 (.A(rx_clk_counter[5]), 
            .B(n9658), .C(n9656), .D(rx_clk_counter[4]), .Z(n4840));
    defparam i1_4_lut_adj_131.INIT = "0xfffd";
    (* lut_function="(!(A))", lineinfo="@43(63[27],63[40])" *) LUT4 i10_1_lut (.A(rx_active), 
            .Z(rx_clk_counter_0__N_650));
    defparam i10_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))", lineinfo="@42(38[23],38[37])" *) LUT4 i1_2_lut_adj_132 (.A(n4840), 
            .B(n37[0]), .Z(rx_clk_counter_7__N_635[0]));
    defparam i1_2_lut_adj_132.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(rx_clk_counter[1]), .B(rx_clk_counter[4]), 
            .Z(n12));
    defparam i4_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i5_4_lut (.A(rx_clk_counter[7]), 
            .B(rx_clk_counter[3]), .C(rx_clk_counter[5]), .D(rx_clk_counter[6]), 
            .Z(n13));
    defparam i5_4_lut.INIT = "0x0100";
    (* lut_function="(A (B (C (D))))" *) LUT4 i7_4_lut (.A(n13), .B(rx_clk_counter[2]), 
            .C(n12), .D(rx_clk_counter[0]), .Z(rx_tick_N_715));
    defparam i7_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=142, LSE_LCOL=18, LSE_RCOL=29, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@42(48[3],54[10])" *) FD1P3XZ rx_tick_I_0 (.D(rx_tick_N_715), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(rx_tick));
    defparam rx_tick_I_0.REGSET = "RESET";
    defparam rx_tick_I_0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module pll_25_20
//

module pll_25_20 (input GND_net, input CLK_IN_c, input VCC_net, output OUTGLOBAL);
    
    (* is_clock=1, lineinfo="@52(35[3],35[9])" *) wire CLK_IN_c;
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire OUTGLOBAL;
    
    (* lineinfo="@0(35[41],48[26])" *) \pll_25_20_ipgen_lscc_pll(DIVF="50",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="25.000000") lscc_pll_inst (GND_net, 
            CLK_IN_c, VCC_net, OUTGLOBAL);
    
endmodule

//
// Verilog Description of module \pll_25_20_ipgen_lscc_pll(DIVF="50",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="25.000000") 
//

module \pll_25_20_ipgen_lscc_pll(DIVF="50",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="25.000000") (input GND_net, 
            input CLK_IN_c, input VCC_net, output OUTGLOBAL);
    
    (* is_clock=1, lineinfo="@52(35[3],35[9])" *) wire CLK_IN_c;
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire OUTGLOBAL;
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=89, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@0(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(CLK_IN_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTGLOBAL(OUTGLOBAL));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "1";
    defparam u_PLL_B.DIVF = "50";
    defparam u_PLL_B.DIVQ = "5";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "25.000000";
    
endmodule

//
// Verilog Description of module ec16
//

module ec16 (output \addr[0] , output n1265, output n9879, output n9885, 
            output [15:0]dout, output n9872, output \addr[13] , input \opc15_8[2] , 
            input opcc_0__N_280, output \opcc[0] , input C, output state_0, 
            input extmem_1__N_259, output imx, input extmem_1__N_261, 
            input \reg_sel[4] , output \extmem[1] , output \extmem[2] , 
            input n10926, input n10575, output extmem_3__N_254, output [3:0]ivselff, 
            input n7, input \fart_dout[4] , input \reg_sel[3] , input n9864, 
            input \spr_dout[4] , input n9868, output \extmem[4] , output \extmem[12] , 
            output \extmem[11] , output \extmem[10] , output \opcc[9] , 
            input extmem_10__N_239, input extmem_11__N_237, output \extmem[14] , 
            output \extmem[0] , output \extmem[5] , output \opcc[5] , 
            output \opcc[11] , output \extmem[6] , output \opcc[6] , output \extmem[7] , 
            input n7_adj_32, input \fart_dout[5] , output n9221, input \spr_dout[5] , 
            input extmem_5__N_249, input extmem_12__N_232, input extmem_12__N_234, 
            input \din[8] , input \din[13] , input \din[15] , output \opcc[7] , 
            input extmem_6__N_245, input extmem_6__N_247, input opcc_1__N_279, 
            output \opcc[1] , input opcc_2__N_278, output \opcc[2] , input opcc_3__N_277, 
            output \opcc[3] , input opcc_4__N_276, output \opcc[4] , input opcc_5__N_275, 
            input opcc_6__N_274, input opcc_7__N_273, input opcc_8__N_272, 
            input opcc_9__N_271, input opcc_10__N_270, output \opcc[10] , 
            input opcc_11__N_269, input opcc_12__N_268, output \opcc[12] , 
            input opcc_13__N_267, input opcc_14__N_266, output \opcc[14] , 
            input opcc_15__N_265, input extmem_7__N_242, input extmem_7__N_244, 
            input extmem_14__N_231, output sel_3__N_61, output n4, output \sel[4] , 
            input extmem_2__N_256, input extmem_2__N_258, input \din[9] , 
            input extmem_0__N_262, input extmem_0__N_264, output \addr[1] , 
            output \addr[2] , output \addr[3] , output \addr[4] , output \addr[5] , 
            output \addr[6] , output \addr[7] , output \addr[8] , output \addr[9] , 
            output \addr[10] , output \addr[11] , output \addr[12] , input reset, 
            output state_r, input GND_net, input \res[3]_keep , input extmem_10__N_240, 
            output itaken, output we, output br_rd_N_665, input VCC_net, 
            output irip, input ivselff_2__N_570, input ivselff_3__N_569, 
            output n8, output n7_adj_33, output itaken_N_690, output irip_adj_34, 
            input ivselff_0__N_572, input intinh_1_N_691, input ivselff_1__N_571, 
            input BTN_c_3, input n3028, output \ivsel[3] , output \ivsel[0] , 
            input BTN_c_2, output \ivsel[1] , input BTN_c_1, input BTN_c_0);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    wire \sum[16]_keep ;
    (* lineinfo="@38(56[9],56[15])" *) wire [15:0]intmem;
    (* lineinfo="@38(60[14],60[17])" *) wire [15:0]pco;
    
    wire addr_0__N_16, n1941;
    (* lineinfo="@38(46[9],46[19])" *) wire [15:0]alu_result;
    
    wire intmem_di_0__N_171, intmem_di_13__N_144, n2;
    (* lineinfo="@38(36[9],36[11])" *) wire [1:0]ai;
    
    wire ai_0__N_71;
    wire [15:0]dout_7__N_45;
    (* lineinfo="@52(82[9],82[13])" *) wire [15:0]addr;
    
    wire n2_adj_779, n2_adj_780, vs;
    (* lineinfo="@38(74[9],74[13])" *) wire [15:0]opcc;
    (* lineinfo="@38(71[9],71[15])" *) wire [15:0]extmem;
    (* lineinfo="@38(54[9],54[18])" *) wire [15:0]intmem_di;
    (* lineinfo="@38(81[9],81[16])" *) wire [7:0]opc15_8;
    
    wire n974;
    (* lineinfo="@38(44[9],44[14])" *) wire [4:0]flags;
    
    wire branch_N_681, state_1, n12, n9587, intmem_di_2__N_166, n2740, 
        n2747, n12_adj_781, n1269, dout_0__N_59, dout_0__N_60, n10419, 
        n19, n22, n17, n10, is0, extmem_3__N_255, n10939, extmem_4__N_251;
    wire [2:0]extmem_4__N_252;
    
    wire extmem_4__N_253, intmem_di_15__N_140, n9443, n16_adj_783, n4_c, 
        intmem_di_12__N_146, intmem_di_11__N_148, intmem_di_10__N_150, 
        intmem_di_9__N_152, intmem_di_8__N_154, dout_1__N_57, n16_adj_786, 
        n21, n5004, n4_adj_787, n84, n10435, n10430, n5, n81, 
        opc15_8_0__N_285, n9607, n9537, n9549, n9_adj_788, n9551, 
        n91, n103, n9575, n9184, n100, n9176, n94, n33, n79, 
        n10443, n53, n48, n65, n72, n2750, n10440, n10439, n10446, 
        n9599, n10447, n54, intmem_ai_0__N_187, n11364;
    (* lineinfo="@38(50[9],50[11])" *) wire [7:0]sp;
    
    wire dout_12__N_35, n8763, n72_adj_789, n107, n122, n10405, 
        n9573, n11358, dout_11__N_37, n10397, n5042, n10402, n95, 
        n10401, n10404, n9147, n114, intmem_di_0__N_170, n116, n1964, 
        intmem_ai_5__N_176, n8_adj_790, n56, intmem_ai_6__N_174;
    (* lineinfo="@38(55[9],55[18])" *) wire [7:0]intmem_ai;
    
    wire n11346, dout_15__N_29, intmem_di_7__N_156, n10937, n5111, 
        we_N_662, extmem_5__N_248, intmem_di_6__N_158, intmem_di_5__N_160, 
        n2907, opc15_8_5__N_283, opc15_8_7__N_281, pi, n9108;
    wire [15:0]pci_15__N_189;
    
    wire intmem_ai_7__N_172, n7839, n7859, intmem_di_4__N_162, n11568, 
        dout_10__N_39, dout_2__N_55, a_1__N_396;
    (* lineinfo="@1(35[9],35[10])" *) wire [15:0]a;
    
    wire dout_3__N_53, dout_4__N_51, dout_8__N_43, dout_9__N_41, dout_13__N_33, 
        dout_14__N_31, pci_8__N_194, pci_8__N_196;
    (* lineinfo="@38(60[9],60[12])" *) wire [15:0]pci;
    
    wire intmem_di_1__N_168, n11556, intmem_di_14__N_142, pci_13__N_191, 
        pci_15__N_188, n9565, n1279, status_in_1__N_65, se_N_666;
    (* lineinfo="@38(43[9],43[18])" *) wire [4:0]status_in;
    
    wire intmem_ai_4__N_178, status_in_3__N_62, intmem_ai_3__N_180, n11508, 
        n11502, n8792, n11496, n11484, intmem_ai_2__N_182, n10414, 
        n11472, n11466, n11460, intmem_ai_1__N_184, logic_0__N_526, 
        intmem_di_3__N_164, n11340, intmem_ai_0__N_186, flags_4__N_88, 
        se, n8066, se_N_668, se_N_667, n14_adj_796;
    (* lineinfo="@38(47[9],47[19])" *) wire [3:0]alu_status;
    
    wire n5_adj_797, n9158;
    wire [7:0]n1116;
    
    wire n8751, n8743, branch, state_2, o6, n5101, c_arith_N_686, 
        n9507, n19_adj_798, n9058, n4_adj_799, n9503, n8741, n12_adj_800, 
        pi_N_675, n40, n24, n2696, int, n14_adj_801, n9581, n13_adj_802, 
        n9171, n6_adj_803, n2784, n2568, lic5, ai_1__N_70, iw_N_670, 
        iw, ir, n12_adj_804, n14_adj_805, n5_adj_806, n9_adj_807, 
        n5314, imask_0__N_576, VCC_net_2, GND_net_2;
    
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_0__I_0_2 (.A(intmem[0]), 
            .B(pco[0]), .C(addr_0__N_16), .Z(\addr[0] ));
    defparam intmem_0__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_3 (.A(n1941), 
            .B(alu_result[13]), .C(pco[13]), .D(intmem_di_0__N_171), .Z(intmem_di_13__N_144));
    defparam n1941_bdd_4_lut_3.INIT = "0xe4aa";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@38(249[5],254[14])" *) LUT4 mux_4_Mux_7_i3_4_lut (.A(alu_result[7]), 
            .B(n2), .C(ai[1]), .D(ai_0__N_71), .Z(dout_7__N_45[7]));
    defparam mux_4_Mux_7_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_14__I_0_2 (.A(intmem[14]), 
            .B(pco[14]), .C(addr_0__N_16), .Z(addr[14]));
    defparam intmem_14__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@38(249[5],254[14])" *) LUT4 mux_4_Mux_6_i3_4_lut (.A(alu_result[6]), 
            .B(n2_adj_779), .C(ai[1]), .D(ai_0__N_71), .Z(dout_7__N_45[6]));
    defparam mux_4_Mux_6_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@38(249[5],254[14])" *) LUT4 mux_4_Mux_5_i3_4_lut (.A(alu_result[5]), 
            .B(n2_adj_780), .C(ai[1]), .D(ai_0__N_71), .Z(dout_7__N_45[5]));
    defparam mux_4_Mux_5_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A ((C)+!B)+!A !(B+(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 mux_26_i16_rep_33_3_lut (.A(vs), 
            .B(opcc[15]), .C(n1265), .Z(n9879));
    defparam mux_26_i16_rep_33_3_lut.INIT = "0x5c5c";
    (* lut_function="(!(A ((C)+!B)+!A !(B+(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 mux_26_i14_rep_39_3_lut (.A(vs), 
            .B(opcc[13]), .C(n1265), .Z(n9885));
    defparam mux_26_i14_rep_39_3_lut.INIT = "0x5c5c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_13__I_0 (.A(intmem_di_13__N_144), 
            .B(extmem[13]), .C(dout[13]), .D(intmem_di_0__N_171), .Z(intmem_di[13]));
    defparam intmem_di_13__I_0.INIT = "0xaad8";
    (* lut_function="(!(A ((C)+!B)+!A !(B+(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 mux_26_i9_rep_26_3_lut (.A(vs), 
            .B(opcc[8]), .C(n1265), .Z(n9872));
    defparam mux_26_i9_rep_26_3_lut.INIT = "0x5c5c";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_13__I_0_2 (.A(intmem[13]), 
            .B(pco[13]), .C(addr_0__N_16), .Z(\addr[13] ));
    defparam intmem_13__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B))", lineinfo="@38(372[13],372[75])" *) LUT4 i329_2_lut (.A(opc15_8[1]), 
            .B(opc15_8[0]), .Z(n974));
    defparam i329_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C (D))+!B !((D)+!C))))", lineinfo="@38(372[13],372[75])" *) LUT4 i1_4_lut (.A(opc15_8[0]), 
            .B(flags[2]), .C(opc15_8[1]), .D(\opc15_8[2] ), .Z(branch_N_681));
    defparam i1_4_lut.INIT = "0x4010";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_0__I_0_2 (.D(dout_0__N_59), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[0]));
    defparam dout_0__I_0_2.REGSET = "RESET";
    defparam dout_0__I_0_2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))", lineinfo="@38(305[15],305[24])" *) LUT4 i4_2_lut (.A(state_1), 
            .B(opc15_8[0]), .Z(n12));
    defparam i4_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@38(309[30],309[39])" *) LUT4 i1_2_lut (.A(extmem[8]), 
            .B(state_0), .Z(n9587));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@38(357[12],357[46])" *) LUT4 extmem_1__I_0 (.A(extmem_1__N_259), 
            .B(imx), .C(extmem_1__N_261), .D(\reg_sel[4] ), .Z(\extmem[1] ));
    defparam extmem_1__I_0.INIT = "0x3022";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_7 (.A(n1941), 
            .B(alu_result[2]), .C(pco[2]), .D(intmem_di_0__N_171), .Z(intmem_di_2__N_166));
    defparam n1941_bdd_4_lut_7.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_2__I_0 (.A(intmem_di_2__N_166), 
            .B(\extmem[2] ), .C(dout[2]), .D(intmem_di_0__N_171), .Z(intmem_di[2]));
    defparam intmem_di_2__I_0.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@38(310[14],310[23])" *) LUT4 i1_2_lut_adj_98 (.A(opc15_8[0]), 
            .B(opc15_8[1]), .Z(n2740));
    defparam i1_2_lut_adj_98.INIT = "0x2222";
    (* lut_function="(A (B (C (D))))", lineinfo="@38(304[18],304[27])" *) LUT4 i3_4_lut (.A(state_1), 
            .B(n2747), .C(n12_adj_781), .D(n2740), .Z(n1269));
    defparam i3_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_1__I_0_2 (.D(dout_1__N_57), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[1]));
    defparam dout_1__I_0_2.REGSET = "RESET";
    defparam dout_1__I_0_2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@38(303[26],303[35])" *) LUT4 i35_4_lut (.A(n10419), 
            .B(n19), .C(opc15_8[6]), .D(opc15_8[7]), .Z(n22));
    defparam i35_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A+(((D)+!C)+!B)))", lineinfo="@38(303[26],303[35])" *) LUT4 i3_4_lut_adj_99 (.A(opc15_8[3]), 
            .B(n22), .C(state_1), .D(opc15_8[4]), .Z(n17));
    defparam i3_4_lut_adj_99.INIT = "0x0040";
    (* lut_function="(A+(B))" *) LUT4 i4096_2_lut (.A(opc15_8[3]), .B(\opc15_8[2] ), 
            .Z(n10));
    defparam i4096_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@38(357[12],357[46])" *) LUT4 i9504_4_lut (.A(n10926), 
            .B(is0), .C(n10575), .D(\reg_sel[4] ), .Z(extmem_3__N_254));
    defparam i9504_4_lut.INIT = "0x3022";
    (* lut_function="(!(A+!(B)))", lineinfo="@38(357[12],357[46])" *) LUT4 i9334_2_lut (.A(ivselff[1]), 
            .B(ivselff[2]), .Z(extmem_3__N_255));
    defparam i9334_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@38(357[12],357[46])" *) LUT4 extmem_3__I_0 (.A(extmem_3__N_254), 
            .B(extmem_3__N_255), .C(vs), .D(ivselff[0]), .Z(extmem[3]));
    defparam extmem_3__I_0.INIT = "0xfaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@38(357[12],357[46])" *) LUT4 i9634_4_lut (.A(n7), 
            .B(\fart_dout[4] ), .C(\reg_sel[3] ), .D(n9864), .Z(n10939));
    defparam i9634_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@38(357[12],357[46])" *) LUT4 i9635_4_lut (.A(n10939), 
            .B(\spr_dout[4] ), .C(\reg_sel[4] ), .D(n9868), .Z(extmem_4__N_251));
    defparam i9635_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@38(357[12],357[46])" *) LUT4 extmem_4__I_0 (.A(extmem_4__N_251), 
            .B(extmem_4__N_252[1]), .C(imx), .D(extmem_4__N_253), .Z(\extmem[4] ));
    defparam extmem_4__I_0.INIT = "0x0aca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_6 (.A(n1941), 
            .B(alu_result[15]), .C(pco[15]), .D(intmem_di_0__N_171), .Z(intmem_di_15__N_140));
    defparam n1941_bdd_4_lut_6.INIT = "0xe4aa";
    (* lut_function="(!(A+!(B)))", lineinfo="@38(372[13],372[75])" *) LUT4 i1_2_lut_adj_100 (.A(opc15_8[3]), 
            .B(\opc15_8[2] ), .Z(n9443));
    defparam i1_2_lut_adj_100.INIT = "0x4444";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_15__I_0 (.A(intmem_di_15__N_140), 
            .B(extmem[15]), .C(dout[15]), .D(intmem_di_0__N_171), .Z(intmem_di[15]));
    defparam intmem_di_15__I_0.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))" *) LUT4 i1042_2_lut (.A(n17), .B(n1269), 
            .Z(intmem_di_0__N_171));
    defparam i1042_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i1044_4_lut (.A(n17), .B(n1269), 
            .C(n16_adj_783), .D(n4_c), .Z(n1941));
    defparam i1044_4_lut.INIT = "0xa888";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut (.A(n1941), 
            .B(alu_result[12]), .C(pco[12]), .D(intmem_di_0__N_171), .Z(intmem_di_12__N_146));
    defparam n1941_bdd_4_lut.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_12__I_0 (.A(intmem_di_12__N_146), 
            .B(\extmem[12] ), .C(dout[12]), .D(intmem_di_0__N_171), .Z(intmem_di[12]));
    defparam intmem_di_12__I_0.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_16 (.A(n1941), 
            .B(alu_result[11]), .C(pco[11]), .D(intmem_di_0__N_171), .Z(intmem_di_11__N_148));
    defparam n1941_bdd_4_lut_16.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_11__I_0 (.A(intmem_di_11__N_148), 
            .B(\extmem[11] ), .C(dout[11]), .D(intmem_di_0__N_171), .Z(intmem_di[11]));
    defparam intmem_di_11__I_0.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_15 (.A(n1941), 
            .B(alu_result[10]), .C(pco[10]), .D(intmem_di_0__N_171), .Z(intmem_di_10__N_150));
    defparam n1941_bdd_4_lut_15.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_10__I_0 (.A(intmem_di_10__N_150), 
            .B(\extmem[10] ), .C(dout[10]), .D(intmem_di_0__N_171), .Z(intmem_di[10]));
    defparam intmem_di_10__I_0.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_14 (.A(n1941), 
            .B(alu_result[9]), .C(pco[9]), .D(intmem_di_0__N_171), .Z(intmem_di_9__N_152));
    defparam n1941_bdd_4_lut_14.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_9__I_0 (.A(intmem_di_9__N_152), 
            .B(extmem[9]), .C(dout[9]), .D(intmem_di_0__N_171), .Z(intmem_di[9]));
    defparam intmem_di_9__I_0.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_13 (.A(n1941), 
            .B(alu_result[8]), .C(pco[8]), .D(intmem_di_0__N_171), .Z(intmem_di_8__N_154));
    defparam n1941_bdd_4_lut_13.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_8__I_0 (.A(intmem_di_8__N_154), 
            .B(extmem[8]), .C(dout[8]), .D(intmem_di_0__N_171), .Z(intmem_di[8]));
    defparam intmem_di_8__I_0.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_1__I_0 (.D(opcc_1__N_279), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[1] ));
    defparam opcc_1__I_0.REGSET = "RESET";
    defparam opcc_1__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i4055_2_lut (.A(n16_adj_786), .B(n21), 
            .Z(n5004));
    defparam i4055_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))", lineinfo="@38(308[38],308[47])" *) LUT4 i1_2_lut_adj_101 (.A(opc15_8[0]), 
            .B(state_1), .Z(n4_adj_787));
    defparam i1_2_lut_adj_101.INIT = "0x4444";
    (* lut_function="(!(A (B+!(C))+!A !(B (D))))", lineinfo="@38(309[30],309[39])" *) LUT4 i129_4_lut (.A(opc15_8[4]), 
            .B(opc15_8[7]), .C(opc15_8[0]), .D(state_0), .Z(n84));
    defparam i129_4_lut.INIT = "0x6420";
    (* lut_function="(!((B)+!A))", lineinfo="@38(309[30],309[39])" *) LUT4 i9561_2_lut (.A(n84), 
            .B(opc15_8[6]), .Z(n10435));
    defparam i9561_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@38(309[30],309[39])" *) LUT4 i128_4_lut (.A(n9587), 
            .B(n10430), .C(opc15_8[7]), .D(n5), .Z(n81));
    defparam i128_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A ((C)+!B)+!A !(B+(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 mux_26_i9_rep_25_3_lut (.A(vs), 
            .B(opcc[8]), .C(state_0), .Z(opc15_8_0__N_285));
    defparam mux_26_i9_rep_25_3_lut.INIT = "0x5c5c";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@38(309[30],309[39])" *) LUT4 i1_4_lut_adj_102 (.A(opc15_8[5]), 
            .B(n12), .C(opc15_8[3]), .D(opc15_8[7]), .Z(n9607));
    defparam i1_4_lut_adj_102.INIT = "0x0800";
    (* lut_function="(!(A+(B)))" *) LUT4 i8640_2_lut (.A(\opc15_8[2] ), .B(opc15_8[6]), 
            .Z(n9537));
    defparam i8640_2_lut.INIT = "0x1111";
    (* lut_function="(A (B+(C (D)))+!A (B+(C+!(D))))", lineinfo="@38(309[30],309[39])" *) LUT4 i1_4_lut_adj_103 (.A(state_0), 
            .B(n9549), .C(n9_adj_788), .D(opc15_8[4]), .Z(n9551));
    defparam i1_4_lut_adj_103.INIT = "0xfcdd";
    (* lut_function="(A (B+(C (D)+!C !(D))))", lineinfo="@38(309[30],309[39])" *) LUT4 i1_4_lut_adj_104 (.A(\opc15_8[2] ), 
            .B(opc15_8[7]), .C(opc15_8[6]), .D(opc15_8[4]), .Z(n91));
    defparam i1_4_lut_adj_104.INIT = "0xa88a";
    (* lut_function="(A ((C)+!B))", lineinfo="@38(309[30],309[39])" *) LUT4 i1_3_lut (.A(opc15_8[3]), 
            .B(opc15_8[6]), .C(opc15_8[4]), .Z(n103));
    defparam i1_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_105 (.A(n9575), 
            .B(n81), .C(n10435), .D(\opc15_8[2] ), .Z(n9184));
    defparam i1_4_lut_adj_105.INIT = "0xa088";
    (* lut_function="(A (B (C+!(D))+!B (C)))", lineinfo="@38(309[30],309[39])" *) LUT4 i1_4_lut_adj_106 (.A(n9537), 
            .B(n9607), .C(n100), .D(opc15_8[4]), .Z(n9176));
    defparam i1_4_lut_adj_106.INIT = "0xa0a8";
    (* lut_function="(!(A (B)+!A (B+!(C+(D)))))", lineinfo="@38(309[30],309[39])" *) LUT4 i2_4_lut (.A(n103), 
            .B(n5004), .C(n91), .D(n9551), .Z(n94));
    defparam i2_4_lut.INIT = "0x3332";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@38(309[30],309[39])" *) LUT4 i1_4_lut_adj_107 (.A(n33), 
            .B(n94), .C(n9176), .D(n9184), .Z(n79));
    defparam i1_4_lut_adj_107.INIT = "0xfffe";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C))))", lineinfo="@38(308[38],308[47])" *) LUT4 i9353_4_lut (.A(n4_adj_787), 
            .B(\opc15_8[2] ), .C(state_0), .D(opc15_8[1]), .Z(n10443));
    defparam i9353_4_lut.INIT = "0x3032";
    (* lut_function="(A (B+!(C))+!A (B (C+(D))+!B !(C+!(D))))", lineinfo="@38(308[38],308[47])" *) LUT4 i97_4_lut (.A(n10443), 
            .B(n53), .C(opc15_8[5]), .D(n48), .Z(n65));
    defparam i97_4_lut.INIT = "0xcfca";
    (* lut_function="(!((B ((D)+!C))+!A))", lineinfo="@38(308[38],308[47])" *) LUT4 i1_4_lut_adj_108 (.A(state_0), 
            .B(opc15_8[4]), .C(n2740), .D(n10), .Z(n72));
    defparam i1_4_lut_adj_108.INIT = "0x22a2";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))", lineinfo="@38(308[38],308[47])" *) LUT4 i9370_4_lut (.A(\opc15_8[2] ), 
            .B(n72), .C(n2750), .D(opc15_8[0]), .Z(n10440));
    defparam i9370_4_lut.INIT = "0xccdc";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@38(308[38],308[47])" *) LUT4 i9372_4_lut (.A(n10439), 
            .B(opc15_8[5]), .C(n10440), .D(opc15_8[6]), .Z(n10446));
    defparam i9372_4_lut.INIT = "0x3022";
    (* lut_function="(A+(B+(C)))", lineinfo="@38(308[38],308[47])" *) LUT4 i1_3_lut_adj_109 (.A(n33), 
            .B(n21), .C(n16_adj_786), .Z(n9599));
    defparam i1_3_lut_adj_109.INIT = "0xfefe";
    (* lut_function="(A+(B (C+!(D))+!B (C (D))))", lineinfo="@38(308[38],308[47])" *) LUT4 i1_4_lut_adj_110 (.A(n9599), 
            .B(n10446), .C(n10447), .D(opc15_8[7]), .Z(n54));
    defparam i1_4_lut_adj_110.INIT = "0xfaee";
    (* lut_function="(A (B))" *) LUT4 i1064_2_lut (.A(n54), .B(n79), .Z(intmem_ai_0__N_187));
    defparam i1064_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11364_bdd_4_lut (.A(n11364), 
            .B(sp[4]), .C(alu_result[12]), .D(ai[1]), .Z(dout_12__N_35));
    defparam n11364_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B)))" *) LUT4 i7713_2_lut (.A(state_0), .B(\opcc[9] ), 
            .Z(n8763));
    defparam i7713_2_lut.INIT = "0x1111";
    (* lut_function="(A (B))", lineinfo="@38(310[14],310[23])" *) LUT4 i1_2_lut_adj_111 (.A(\opc15_8[2] ), 
            .B(opc15_8[7]), .Z(n72_adj_789));
    defparam i1_2_lut_adj_111.INIT = "0x8888";
    (* lut_function="(A+!(B (C+!(D))+!B (C (D))))", lineinfo="@38(310[14],310[23])" *) LUT4 i1_4_lut_adj_112 (.A(opc15_8[0]), 
            .B(state_1), .C(opc15_8[4]), .D(opc15_8[1]), .Z(n107));
    defparam i1_4_lut_adj_112.INIT = "0xafbb";
    (* lut_function="(A ((C+(D))+!B))", lineinfo="@38(310[14],310[23])" *) LUT4 i1_4_lut_adj_113 (.A(opc15_8[4]), 
            .B(opc15_8[1]), .C(opc15_8[3]), .D(opc15_8[0]), .Z(n122));
    defparam i1_4_lut_adj_113.INIT = "0xaaa2";
    (* lut_function="(A+(B (C+(D))+!B (C)))", lineinfo="@38(310[14],310[23])" *) LUT4 i9327_4_lut (.A(n8763), 
            .B(opc15_8[4]), .C(opc15_8[7]), .D(\opc15_8[2] ), .Z(n10405));
    defparam i9327_4_lut.INIT = "0xfefa";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 extmem_11__I_0 (.A(extmem_10__N_239), 
            .B(imx), .C(extmem_11__N_237), .Z(\extmem[11] ));
    defparam extmem_11__I_0.INIT = "0x1010";
    (* lut_function="(A (B+(D))+!A (B+(C+(D))))", lineinfo="@38(310[14],310[23])" *) LUT4 i1_4_lut_adj_114 (.A(state_0), 
            .B(n122), .C(n107), .D(n72_adj_789), .Z(n9573));
    defparam i1_4_lut_adj_114.INIT = "0xffdc";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11358_bdd_4_lut (.A(n11358), 
            .B(sp[3]), .C(alu_result[11]), .D(ai[1]), .Z(dout_11__N_37));
    defparam n11358_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@38(310[14],310[23])" *) LUT4 i9509_4_lut (.A(n10397), 
            .B(n5042), .C(n53), .D(opc15_8[5]), .Z(n10402));
    defparam i9509_4_lut.INIT = "0x3022";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@38(310[14],310[23])" *) LUT4 i9364_4_lut (.A(n95), 
            .B(n2740), .C(opc15_8[5]), .D(opc15_8[4]), .Z(n10401));
    defparam i9364_4_lut.INIT = "0x0800";
    (* lut_function="(A+(B (C+!(D))+!B (C (D))))", lineinfo="@38(310[14],310[23])" *) LUT4 i1_4_lut_adj_115 (.A(n9573), 
            .B(n10404), .C(n10405), .D(opc15_8[6]), .Z(n9147));
    defparam i1_4_lut_adj_115.INIT = "0xfaee";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))", lineinfo="@38(310[14],310[23])" *) LUT4 i1_4_lut_adj_116 (.A(opc15_8[3]), 
            .B(n10401), .C(n10402), .D(opc15_8[7]), .Z(n114));
    defparam i1_4_lut_adj_116.INIT = "0x5044";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_2 (.A(n1941), 
            .B(alu_result[0]), .C(pco[0]), .D(intmem_di_0__N_171), .Z(intmem_di_0__N_170));
    defparam n1941_bdd_4_lut_2.INIT = "0xe4aa";
    (* lut_function="(A (B+(C+(D)))+!A (B))", lineinfo="@38(310[14],310[23])" *) LUT4 i1_4_lut_adj_117 (.A(n33), 
            .B(n114), .C(opc15_8[5]), .D(n9147), .Z(n116));
    defparam i1_4_lut_adj_117.INIT = "0xeeec";
    (* lut_function="(!((B ((D)+!C))+!A))" *) LUT4 i1066_4_lut (.A(n54), .B(n79), 
            .C(n116), .D(n5004), .Z(n1964));
    defparam i1066_4_lut.INIT = "0x22a2";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1964_bdd_4_lut_2 (.A(n1964), 
            .B(intmem[5]), .C(sp[5]), .D(intmem_ai_0__N_187), .Z(intmem_ai_5__N_176));
    defparam n1964_bdd_4_lut_2.INIT = "0xe4aa";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A ((D)+!C)))", lineinfo="@38(310[14],310[23])" *) LUT4 i148_3_lut_4_lut (.A(state_0), 
            .B(\extmem[14] ), .C(\opc15_8[2] ), .D(opc15_8[6]), .Z(n95));
    defparam i148_3_lut_4_lut.INIT = "0x08f8";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@38(310[14],310[23])" *) LUT4 i1_3_lut_4_lut (.A(state_0), 
            .B(\extmem[14] ), .C(opc15_8[7]), .D(opc15_8[5]), .Z(n8_adj_790));
    defparam i1_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@38(372[13],372[75])" *) LUT4 i9484_2_lut_3_lut_4_lut (.A(\opc15_8[2] ), 
            .B(n56), .C(opc15_8[3]), .D(opc15_8[4]), .Z(n10439));
    defparam i9484_2_lut_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_0__I_0 (.A(intmem_di_0__N_170), 
            .B(\extmem[0] ), .C(dout[0]), .D(intmem_di_0__N_171), .Z(intmem_di[0]));
    defparam intmem_di_0__I_0.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1964_bdd_4_lut (.A(n1964), 
            .B(intmem[6]), .C(sp[6]), .D(intmem_ai_0__N_187), .Z(intmem_ai_6__N_174));
    defparam n1964_bdd_4_lut.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_ai_5__I_0 (.A(intmem_ai_5__N_176), 
            .B(\extmem[5] ), .C(\opcc[5] ), .D(intmem_ai_0__N_187), .Z(intmem_ai[5]));
    defparam intmem_ai_5__I_0.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(372[13],372[75])" *) LUT4 opcc_11__I_0 (.A(\opcc[11] ), 
            .B(\extmem[11] ), .C(state_0), .Z(opc15_8[3]));
    defparam opcc_11__I_0.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11346_bdd_4_lut (.A(n11346), 
            .B(sp[7]), .C(alu_result[15]), .D(ai[1]), .Z(dout_15__N_29));
    defparam n11346_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_ai_6__I_0 (.A(intmem_ai_6__N_174), 
            .B(\extmem[6] ), .C(\opcc[6] ), .D(intmem_ai_0__N_187), .Z(intmem_ai[6]));
    defparam intmem_ai_6__I_0.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_12 (.A(n1941), 
            .B(alu_result[7]), .C(pco[7]), .D(intmem_di_0__N_171), .Z(intmem_di_7__N_156));
    defparam n1941_bdd_4_lut_12.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_7__I_0 (.A(intmem_di_7__N_156), 
            .B(\extmem[7] ), .C(dout[7]), .D(intmem_di_0__N_171), .Z(intmem_di[7]));
    defparam intmem_di_7__I_0.INIT = "0xaad8";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@38(357[12],357[46])" *) LUT4 i9632_4_lut (.A(n7_adj_32), 
            .B(\fart_dout[5] ), .C(\reg_sel[3] ), .D(n9864), .Z(n10937));
    defparam i9632_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B+((D)+!C))+!A))", lineinfo="@38(310[14],310[23])" *) LUT4 i2_3_lut_4_lut (.A(\opc15_8[2] ), 
            .B(opc15_8[1]), .C(n5111), .D(we_N_662), .Z(n9221));
    defparam i2_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@38(357[12],357[46])" *) LUT4 i9633_4_lut (.A(n10937), 
            .B(\spr_dout[5] ), .C(\reg_sel[4] ), .D(n9868), .Z(extmem_5__N_248));
    defparam i9633_4_lut.INIT = "0x0aca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_11 (.A(n1941), 
            .B(alu_result[6]), .C(pco[6]), .D(intmem_di_0__N_171), .Z(intmem_di_6__N_158));
    defparam n1941_bdd_4_lut_11.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_6__I_0 (.A(intmem_di_6__N_158), 
            .B(\extmem[6] ), .C(dout[6]), .D(intmem_di_0__N_171), .Z(intmem_di[6]));
    defparam intmem_di_6__I_0.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_10 (.A(n1941), 
            .B(alu_result[5]), .C(pco[5]), .D(intmem_di_0__N_171), .Z(intmem_di_5__N_160));
    defparam n1941_bdd_4_lut_10.INIT = "0xe4aa";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@38(310[14],310[23])" *) LUT4 i9566_2_lut_3_lut (.A(\opc15_8[2] ), 
            .B(opc15_8[1]), .C(state_0), .Z(n10397));
    defparam i9566_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(D))+!A (C (D)+!C !(D)))", lineinfo="@38(310[14],310[23])" *) LUT4 i1979_3_lut_4_lut (.A(\opc15_8[2] ), 
            .B(opc15_8[1]), .C(opc15_8[0]), .D(\sum[16]_keep ), .Z(n2907));
    defparam i1979_3_lut_4_lut.INIT = "0xd02f";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_5__I_0 (.A(intmem_di_5__N_160), 
            .B(\extmem[5] ), .C(dout[5]), .D(intmem_di_0__N_171), .Z(intmem_di[5]));
    defparam intmem_di_5__I_0.INIT = "0xaad8";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@38(357[12],357[46])" *) LUT4 extmem_5__I_0 (.A(extmem_5__N_248), 
            .B(extmem_5__N_249), .C(imx), .D(extmem_4__N_253), .Z(\extmem[5] ));
    defparam extmem_5__I_0.INIT = "0x0aca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@38(357[12],357[46])" *) LUT4 extmem_12__I_0 (.A(extmem_12__N_232), 
            .B(imx), .C(extmem_12__N_234), .D(\reg_sel[4] ), .Z(\extmem[12] ));
    defparam extmem_12__I_0.INIT = "0x3022";
    (* lut_function="(A (B (C)+!B (D))+!A (C))", lineinfo="@38(372[13],372[75])" *) LUT4 din_8__I_0_4_lut (.A(state_0), 
            .B(imx), .C(opc15_8_0__N_285), .D(\din[8] ), .Z(opc15_8[0]));
    defparam din_8__I_0_4_lut.INIT = "0xf2d0";
    (* lut_function="(A (B (C)+!B (D))+!A (C))", lineinfo="@38(372[13],372[75])" *) LUT4 din_13__I_0_4_lut (.A(state_0), 
            .B(imx), .C(opc15_8_5__N_283), .D(\din[13] ), .Z(opc15_8[5]));
    defparam din_13__I_0_4_lut.INIT = "0xf2d0";
    (* lut_function="(A (B (C)+!B (D))+!A (C))", lineinfo="@38(372[13],372[75])" *) LUT4 din_15__I_0_4_lut (.A(state_0), 
            .B(imx), .C(opc15_8_7__N_281), .D(\din[15] ), .Z(opc15_8[7]));
    defparam din_15__I_0_4_lut.INIT = "0xf2d0";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))", lineinfo="@38(325[9],325[42])" *) LUT4 i4048_2_lut_4_lut (.A(intmem[7]), 
            .B(\extmem[7] ), .C(pi), .D(n9108), .Z(pci_15__N_189[15]));
    defparam i4048_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1964_bdd_4_lut_8 (.A(n1964), 
            .B(intmem[7]), .C(sp[7]), .D(intmem_ai_0__N_187), .Z(intmem_ai_7__N_172));
    defparam n1964_bdd_4_lut_8.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_ai_7__I_0 (.A(intmem_ai_7__N_172), 
            .B(\extmem[7] ), .C(\opcc[7] ), .D(intmem_ai_0__N_187), .Z(intmem_ai[7]));
    defparam intmem_ai_7__I_0.INIT = "0xaad8";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@38(357[12],357[46])" *) LUT4 extmem_6__I_0 (.A(extmem_6__N_245), 
            .B(imx), .C(extmem_6__N_247), .D(\reg_sel[4] ), .Z(\extmem[6] ));
    defparam extmem_6__I_0.INIT = "0x3022";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B (C (D))))", lineinfo="@38(325[9],325[42])" *) LUT4 i6817_2_lut_4_lut (.A(intmem[7]), 
            .B(\extmem[7] ), .C(pi), .D(n7839), .Z(n7859));
    defparam i6817_2_lut_4_lut.INIT = "0xca00";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_9 (.A(n1941), 
            .B(alu_result[4]), .C(pco[4]), .D(intmem_di_0__N_171), .Z(intmem_di_4__N_162));
    defparam n1941_bdd_4_lut_9.INIT = "0xe4aa";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@38(308[38],308[47])" *) LUT4 i1_2_lut_3_lut (.A(opc15_8[4]), 
            .B(opc15_8[3]), .C(opc15_8[1]), .Z(n2750));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_4__I_0 (.A(intmem_di_4__N_162), 
            .B(\extmem[4] ), .C(dout[4]), .D(intmem_di_0__N_171), .Z(intmem_di[4]));
    defparam intmem_di_4__I_0.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11568_bdd_4_lut (.A(n11568), 
            .B(sp[2]), .C(alu_result[10]), .D(ai[1]), .Z(dout_10__N_39));
    defparam n11568_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_2__I_0 (.D(opcc_2__N_278), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[2] ));
    defparam opcc_2__I_0.REGSET = "RESET";
    defparam opcc_2__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_3__I_0 (.D(opcc_3__N_277), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[3] ));
    defparam opcc_3__I_0.REGSET = "RESET";
    defparam opcc_3__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_4__I_0 (.D(opcc_4__N_276), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[4] ));
    defparam opcc_4__I_0.REGSET = "RESET";
    defparam opcc_4__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_5__I_0 (.D(opcc_5__N_275), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[5] ));
    defparam opcc_5__I_0.REGSET = "RESET";
    defparam opcc_5__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_6__I_0 (.D(opcc_6__N_274), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[6] ));
    defparam opcc_6__I_0.REGSET = "RESET";
    defparam opcc_6__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_7__I_0 (.D(opcc_7__N_273), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[7] ));
    defparam opcc_7__I_0.REGSET = "RESET";
    defparam opcc_7__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_8__I_0 (.D(opcc_8__N_272), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(opcc[8]));
    defparam opcc_8__I_0.REGSET = "RESET";
    defparam opcc_8__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_9__I_0_2 (.D(opcc_9__N_271), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[9] ));
    defparam opcc_9__I_0_2.REGSET = "RESET";
    defparam opcc_9__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_10__I_0_2 (.D(opcc_10__N_270), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[10] ));
    defparam opcc_10__I_0_2.REGSET = "RESET";
    defparam opcc_10__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_11__I_0_2 (.D(opcc_11__N_269), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[11] ));
    defparam opcc_11__I_0_2.REGSET = "RESET";
    defparam opcc_11__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_12__I_0_2 (.D(opcc_12__N_268), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[12] ));
    defparam opcc_12__I_0_2.REGSET = "RESET";
    defparam opcc_12__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_13__I_0 (.D(opcc_13__N_267), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(opcc[13]));
    defparam opcc_13__I_0.REGSET = "RESET";
    defparam opcc_13__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_14__I_0_2 (.D(opcc_14__N_266), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[14] ));
    defparam opcc_14__I_0_2.REGSET = "RESET";
    defparam opcc_14__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_15__I_0 (.D(opcc_15__N_265), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(opcc[15]));
    defparam opcc_15__I_0.REGSET = "RESET";
    defparam opcc_15__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_2__I_0_2 (.D(dout_2__N_55), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[2]));
    defparam dout_2__I_0_2.REGSET = "RESET";
    defparam dout_2__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_3__I_0_2 (.D(dout_3__N_53), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[3]));
    defparam dout_3__I_0_2.REGSET = "RESET";
    defparam dout_3__I_0_2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_10__I_0_4_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[10]), .Z(a[10]));
    defparam dout_10__I_0_4_4_lut.INIT = "0x7770";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_4__I_0_2 (.D(dout_4__N_51), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[4]));
    defparam dout_4__I_0_2.REGSET = "RESET";
    defparam dout_4__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_7__I_2 (.D(dout_7__N_45[5]), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[5]));
    defparam dout_7__I_2.REGSET = "RESET";
    defparam dout_7__I_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_7__I_1 (.D(dout_7__N_45[6]), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[6]));
    defparam dout_7__I_1.REGSET = "RESET";
    defparam dout_7__I_1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_7__I_0_2 (.D(dout_7__N_45[7]), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[7]));
    defparam dout_7__I_0_2.REGSET = "RESET";
    defparam dout_7__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_8__I_0_2 (.D(dout_8__N_43), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[8]));
    defparam dout_8__I_0_2.REGSET = "RESET";
    defparam dout_8__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_9__I_0_2 (.D(dout_9__N_41), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[9]));
    defparam dout_9__I_0_2.REGSET = "RESET";
    defparam dout_9__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_10__I_0_2 (.D(dout_10__N_39), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[10]));
    defparam dout_10__I_0_2.REGSET = "RESET";
    defparam dout_10__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_11__I_0_2 (.D(dout_11__N_37), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[11]));
    defparam dout_11__I_0_2.REGSET = "RESET";
    defparam dout_11__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_12__I_0_2 (.D(dout_12__N_35), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[12]));
    defparam dout_12__I_0_2.REGSET = "RESET";
    defparam dout_12__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_13__I_0_2 (.D(dout_13__N_33), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[13]));
    defparam dout_13__I_0_2.REGSET = "RESET";
    defparam dout_13__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_14__I_0_2 (.D(dout_14__N_31), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[14]));
    defparam dout_14__I_0_2.REGSET = "RESET";
    defparam dout_14__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(247[3],256[10])" *) FD1P3XZ dout_15__I_0_2 (.D(dout_15__N_29), 
            .SP(dout_0__N_60), .CK(C), .SR(GND_net_2), .Q(dout[15]));
    defparam dout_15__I_0_2.REGSET = "RESET";
    defparam dout_15__I_0_2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((C)+!B)+!A !(B+(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 mux_26_i9_rep_24_3_lut (.A(vs), 
            .B(intmem[8]), .C(pi), .Z(pci_8__N_194));
    defparam mux_26_i9_rep_24_3_lut.INIT = "0x5c5c";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@38(325[9],325[42])" *) LUT4 pci_8__I_0 (.A(pci_8__N_194), 
            .B(pci_15__N_189[15]), .C(pci_8__N_196), .Z(pci[8]));
    defparam pci_8__I_0.INIT = "0xacac";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_9__I_0_4_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[9]), .Z(a[9]));
    defparam dout_9__I_0_4_4_lut.INIT = "0x7770";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_12__I_0_4_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[12]), .Z(a[12]));
    defparam dout_12__I_0_4_4_lut.INIT = "0x7770";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_11__I_0_4_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[11]), .Z(a[11]));
    defparam dout_11__I_0_4_4_lut.INIT = "0x7770";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_5 (.A(n1941), 
            .B(alu_result[1]), .C(pco[1]), .D(intmem_di_0__N_171), .Z(intmem_di_1__N_168));
    defparam n1941_bdd_4_lut_5.INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(325[9],325[42])" *) LUT4 intmem_9__I_0_3 (.A(intmem[9]), 
            .B(extmem[9]), .C(pi), .Z(pci[9]));
    defparam intmem_9__I_0_3.INIT = "0xcaca";
    (* lut_function="(!(A ((C)+!B)+!A !(B+(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 mux_26_i14_rep_38_3_lut (.A(vs), 
            .B(opcc[13]), .C(state_0), .Z(opc15_8_5__N_283));
    defparam mux_26_i14_rep_38_3_lut.INIT = "0x5c5c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11556_bdd_4_lut (.A(n11556), 
            .B(sp[1]), .C(alu_result[9]), .D(ai[1]), .Z(dout_9__N_41));
    defparam n11556_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_14__I_0_4_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[14]), .Z(a[14]));
    defparam dout_14__I_0_4_4_lut.INIT = "0x7770";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_13__I_0_4_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[13]), .Z(a[13]));
    defparam dout_13__I_0_4_4_lut.INIT = "0x7770";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_15__I_0_4_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[15]), .Z(a[15]));
    defparam dout_15__I_0_4_4_lut.INIT = "0x7770";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(325[9],325[42])" *) LUT4 intmem_12__I_0_3 (.A(intmem[12]), 
            .B(\extmem[12] ), .C(pi), .Z(pci[12]));
    defparam intmem_12__I_0_3.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(372[13],372[75])" *) LUT4 opcc_12__I_0 (.A(\opcc[12] ), 
            .B(\extmem[12] ), .C(state_0), .Z(opc15_8[4]));
    defparam opcc_12__I_0.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(325[9],325[42])" *) LUT4 intmem_11__I_0_3 (.A(intmem[11]), 
            .B(\extmem[11] ), .C(pi), .Z(pci[11]));
    defparam intmem_11__I_0_3.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_1__I_0 (.A(intmem_di_1__N_168), 
            .B(\extmem[1] ), .C(dout[1]), .D(intmem_di_0__N_171), .Z(intmem_di[1]));
    defparam intmem_di_1__I_0.INIT = "0xaad8";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_2__I_0_6_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[2]), .Z(a[2]));
    defparam dout_2__I_0_6_4_lut.INIT = "0x7770";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_1__I_0_6_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[1]), .Z(a[1]));
    defparam dout_1__I_0_6_4_lut.INIT = "0x7770";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_4__I_0_4_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[4]), .Z(a[4]));
    defparam dout_4__I_0_4_4_lut.INIT = "0x7770";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_3__I_0_6_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[3]), .Z(a[3]));
    defparam dout_3__I_0_6_4_lut.INIT = "0x7770";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(325[9],325[42])" *) LUT4 intmem_14__I_0_3 (.A(intmem[14]), 
            .B(\extmem[14] ), .C(pi), .Z(pci[14]));
    defparam intmem_14__I_0_3.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_4 (.A(n1941), 
            .B(alu_result[14]), .C(pco[14]), .D(intmem_di_0__N_171), .Z(intmem_di_14__N_142));
    defparam n1941_bdd_4_lut_4.INIT = "0xe4aa";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_6__I_0_3_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[6]), .Z(a[6]));
    defparam dout_6__I_0_3_4_lut.INIT = "0x7770";
    (* lut_function="(!(A ((C)+!B)+!A !(B+(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 mux_26_i14_rep_37_3_lut (.A(vs), 
            .B(intmem[13]), .C(pi), .Z(pci_13__N_191));
    defparam mux_26_i14_rep_37_3_lut.INIT = "0x5c5c";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@38(325[9],325[42])" *) LUT4 pci_13__I_0 (.A(pci_13__N_191), 
            .B(pci_15__N_189[15]), .C(pci_8__N_196), .Z(pci[13]));
    defparam pci_13__I_0.INIT = "0xacac";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_5__I_0_3_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[5]), .Z(a[5]));
    defparam dout_5__I_0_3_4_lut.INIT = "0x7770";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_8__I_0_4_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[8]), .Z(a[8]));
    defparam dout_8__I_0_4_4_lut.INIT = "0x7770";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@38(357[12],357[46])" *) LUT4 extmem_7__I_0 (.A(extmem_7__N_242), 
            .B(imx), .C(extmem_7__N_244), .D(\reg_sel[4] ), .Z(\extmem[7] ));
    defparam extmem_7__I_0.INIT = "0x3022";
    (* lut_function="(!(A (B+!(C+(D)))+!A !(C+(D))))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_7__I_0_4_4_lut (.A(n9443), 
            .B(n974), .C(a_1__N_396), .D(dout[7]), .Z(a[7]));
    defparam dout_7__I_0_4_4_lut.INIT = "0x7770";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 extmem_14__I_0 (.A(extmem_10__N_239), 
            .B(imx), .C(extmem_14__N_231), .Z(\extmem[14] ));
    defparam extmem_14__I_0.INIT = "0x1010";
    (* lut_function="(A (B ((D)+!C)+!B (C+(D)))+!A (((D)+!C)+!B))", lineinfo="@38(310[14],310[23])" *) LUT4 i9444_4_lut_4_lut (.A(opc15_8[7]), 
            .B(opc15_8[4]), .C(\opc15_8[2] ), .D(opc15_8[3]), .Z(n10404));
    defparam i9444_4_lut_4_lut.INIT = "0xff3d";
    (* lut_function="(!(A ((C)+!B)+!A !(B+(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 mux_26_i16_rep_31_3_lut (.A(vs), 
            .B(intmem[15]), .C(pi), .Z(pci_15__N_188));
    defparam mux_26_i16_rep_31_3_lut.INIT = "0x5c5c";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@38(325[9],325[42])" *) LUT4 pci_15__I_0 (.A(pci_15__N_188), 
            .B(pci_15__N_189[15]), .C(pci_8__N_196), .Z(pci[15]));
    defparam pci_15__I_0.INIT = "0xacac";
    (* lut_function="(A (B ((D)+!C)+!B (D))+!A (D))", lineinfo="@38(372[13],372[75])" *) LUT4 dout_0__I_0_5_4_lut (.A(\opc15_8[2] ), 
            .B(opc15_8[1]), .C(opc15_8[3]), .D(dout[0]), .Z(a[0]));
    defparam dout_0__I_0_5_4_lut.INIT = "0xff08";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@38(372[13],372[75])" *) LUT4 i1_3_lut_4_lut_adj_118 (.A(\opc15_8[2] ), 
            .B(opc15_8[1]), .C(opc15_8[3]), .D(opc15_8[0]), .Z(a_1__N_396));
    defparam i1_3_lut_4_lut_adj_118.INIT = "0x0008";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@38(310[14],310[23])" *) LUT4 i1_3_lut_4_lut_adj_119 (.A(\opc15_8[2] ), 
            .B(opc15_8[0]), .C(n2750), .D(n9565), .Z(n1279));
    defparam i1_3_lut_4_lut_adj_119.INIT = "0x4000";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@38(310[14],310[23])" *) LUT4 i2_2_lut_3_lut (.A(\opc15_8[2] ), 
            .B(opc15_8[0]), .C(state_1), .Z(n53));
    defparam i2_2_lut_3_lut.INIT = "0x4040";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@38(310[14],310[23])" *) LUT4 i9328_3_lut_4_lut (.A(\opc15_8[2] ), 
            .B(opc15_8[0]), .C(opc15_8[7]), .D(opc15_8[5]), .Z(n10419));
    defparam i9328_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@38(260[15],260[73])" *) LUT4 dout_1__I_0_3 (.A(dout[1]), 
            .B(status_in_1__N_65), .C(se_N_666), .D(opc15_8[3]), .Z(status_in[1]));
    defparam dout_1__I_0_3.INIT = "0x0aca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1964_bdd_4_lut_7 (.A(n1964), 
            .B(intmem[4]), .C(sp[4]), .D(intmem_ai_0__N_187), .Z(intmem_ai_4__N_178));
    defparam n1964_bdd_4_lut_7.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_ai_4__I_0 (.A(intmem_ai_4__N_178), 
            .B(\extmem[4] ), .C(\opcc[4] ), .D(intmem_ai_0__N_187), .Z(intmem_ai[4]));
    defparam intmem_ai_4__I_0.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(260[15],260[73])" *) LUT4 dout_2__I_0_3 (.A(dout[2]), 
            .B(alu_result[15]), .C(se_N_666), .Z(status_in[2]));
    defparam dout_2__I_0_3.INIT = "0xcaca";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (B+((D)+!C))))", lineinfo="@38(260[15],260[73])" *) LUT4 dout_3__I_0_3 (.A(dout[3]), 
            .B(status_in_3__N_62), .C(se_N_666), .D(alu_result[15]), .Z(status_in[3]));
    defparam dout_3__I_0_3.INIT = "0x0a3a";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1964_bdd_4_lut_6 (.A(n1964), 
            .B(intmem[3]), .C(sp[3]), .D(intmem_ai_0__N_187), .Z(intmem_ai_3__N_180));
    defparam n1964_bdd_4_lut_6.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_ai_3__I_0 (.A(intmem_ai_3__N_180), 
            .B(extmem[3]), .C(\opcc[3] ), .D(intmem_ai_0__N_187), .Z(intmem_ai[3]));
    defparam intmem_ai_3__I_0.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11508_bdd_4_lut (.A(n11508), 
            .B(sp[5]), .C(alu_result[13]), .D(ai[1]), .Z(dout_13__N_33));
    defparam n11508_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C (D)))+!A (B (C+!(D))+!B !(D)))", lineinfo="@38(338[15],338[45])" *) LUT4 equal_6_i4_2_lut_4_lut (.A(intmem[15]), 
            .B(pco[15]), .C(addr_0__N_16), .D(addr[14]), .Z(sel_3__N_61));
    defparam equal_6_i4_2_lut_4_lut.INIT = "0xcaff";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11502_bdd_4_lut (.A(n11502), 
            .B(sp[0]), .C(alu_result[8]), .D(ai[1]), .Z(dout_8__N_43));
    defparam n11502_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+((D)+!C))+!A (B (C+(D))+!B (D)))", lineinfo="@38(338[15],338[45])" *) LUT4 equal_3_i4_2_lut_4_lut (.A(intmem[15]), 
            .B(pco[15]), .C(addr_0__N_16), .D(addr[14]), .Z(n4));
    defparam equal_3_i4_2_lut_4_lut.INIT = "0xffca";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))", lineinfo="@38(338[15],338[45])" *) LUT4 addr_14__I_0_4_lut (.A(intmem[15]), 
            .B(pco[15]), .C(addr_0__N_16), .D(addr[14]), .Z(\sel[4] ));
    defparam addr_14__I_0_4_lut.INIT = "0x00ca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@38(357[12],357[46])" *) LUT4 extmem_2__I_0 (.A(extmem_2__N_256), 
            .B(imx), .C(extmem_2__N_258), .D(\reg_sel[4] ), .Z(\extmem[2] ));
    defparam extmem_2__I_0.INIT = "0x3022";
    (* lut_function="(!(A+(B+!(C (D)))))", lineinfo="@38(357[12],357[46])" *) LUT4 i1_3_lut_4_lut_adj_120 (.A(is0), 
            .B(vs), .C(\din[9] ), .D(state_0), .Z(n8792));
    defparam i1_3_lut_4_lut_adj_120.INIT = "0x1000";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11496_bdd_4_lut (.A(n11496), 
            .B(flags[4]), .C(alu_result[4]), .D(ai[1]), .Z(dout_4__N_51));
    defparam n11496_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A ((C)+!B)+!A !(B+(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 mux_26_i16_rep_32_3_lut (.A(vs), 
            .B(opcc[15]), .C(state_0), .Z(opc15_8_7__N_281));
    defparam mux_26_i16_rep_32_3_lut.INIT = "0x5c5c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11484_bdd_4_lut (.A(n11484), 
            .B(flags[3]), .C(alu_result[3]), .D(ai[1]), .Z(dout_3__N_53));
    defparam n11484_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+!(B)))", lineinfo="@38(308[38],308[47])" *) LUT4 i1_2_lut_adj_121 (.A(opc15_8[1]), 
            .B(state_0), .Z(n48));
    defparam i1_2_lut_adj_121.INIT = "0x4444";
    (* lut_function="(A+(B))" *) LUT4 i4093_2_lut (.A(opc15_8[6]), .B(opc15_8[4]), 
            .Z(n5042));
    defparam i4093_2_lut.INIT = "0xeeee";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1964_bdd_4_lut_5 (.A(n1964), 
            .B(intmem[2]), .C(sp[2]), .D(intmem_ai_0__N_187), .Z(intmem_ai_2__N_182));
    defparam n1964_bdd_4_lut_5.INIT = "0xe4aa";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@38(308[38],308[47])" *) LUT4 i106_2_lut (.A(opc15_8[1]), 
            .B(opc15_8[0]), .Z(n56));
    defparam i106_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@38(310[14],310[23])" *) LUT4 i9482_2_lut_3_lut_4_lut (.A(\opc15_8[2] ), 
            .B(opc15_8[0]), .C(opc15_8[6]), .D(opc15_8[4]), .Z(n10414));
    defparam i9482_2_lut_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(!(A ((C)+!B)+!A (B+!(C (D)))))", lineinfo="@38(372[13],372[75])" *) LUT4 i36_4_lut_4_lut_4_lut (.A(\opc15_8[2] ), 
            .B(opc15_8[1]), .C(opc15_8[5]), .D(opc15_8[0]), .Z(n19));
    defparam i36_4_lut_4_lut_4_lut.INIT = "0x1808";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_ai_2__I_0 (.A(intmem_ai_2__N_182), 
            .B(\extmem[2] ), .C(\opcc[2] ), .D(intmem_ai_0__N_187), .Z(intmem_ai[2]));
    defparam intmem_ai_2__I_0.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11472_bdd_4_lut (.A(n11472), 
            .B(flags[2]), .C(alu_result[2]), .D(ai[1]), .Z(dout_2__N_55));
    defparam n11472_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(372[13],372[75])" *) LUT4 opcc_14__I_0 (.A(\opcc[14] ), 
            .B(\extmem[14] ), .C(state_0), .Z(opc15_8[6]));
    defparam opcc_14__I_0.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11466_bdd_4_lut (.A(n11466), 
            .B(flags[1]), .C(alu_result[1]), .D(ai[1]), .Z(dout_1__N_57));
    defparam n11466_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A ((C+(D))+!B)+!A (C+(D))))", lineinfo="@38(310[14],310[23])" *) LUT4 i2_2_lut_3_lut_4_lut (.A(opc15_8[7]), 
            .B(opc15_8[4]), .C(n16_adj_786), .D(n21), .Z(n100));
    defparam i2_2_lut_3_lut_4_lut.INIT = "0x000d";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11460_bdd_4_lut (.A(n11460), 
            .B(flags[0]), .C(alu_result[0]), .D(ai[1]), .Z(dout_0__N_59));
    defparam n11460_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1964_bdd_4_lut_4 (.A(n1964), 
            .B(intmem[1]), .C(sp[1]), .D(intmem_ai_0__N_187), .Z(intmem_ai_1__N_184));
    defparam n1964_bdd_4_lut_4.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_ai_1__I_0 (.A(intmem_ai_1__N_184), 
            .B(\extmem[1] ), .C(\opcc[1] ), .D(intmem_ai_0__N_187), .Z(intmem_ai[1]));
    defparam intmem_ai_1__I_0.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_14__I_0 (.A(intmem_di_14__N_142), 
            .B(\extmem[14] ), .C(dout[14]), .D(intmem_di_0__N_171), .Z(intmem_di[14]));
    defparam intmem_di_14__I_0.INIT = "0xaad8";
    (* lut_function="(!((B (C+!(D))+!B !(C (D)))+!A))", lineinfo="@38(372[13],372[75])" *) LUT4 i342_2_lut_3_lut_4_lut (.A(\opc15_8[2] ), 
            .B(opc15_8[1]), .C(opc15_8[0]), .D(opc15_8[3]), .Z(logic_0__N_526));
    defparam i342_2_lut_3_lut_4_lut.INIT = "0x2800";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@38(357[12],357[46])" *) LUT4 extmem_0__I_0 (.A(extmem_0__N_262), 
            .B(imx), .C(extmem_0__N_264), .D(\reg_sel[4] ), .Z(\extmem[0] ));
    defparam extmem_0__I_0.INIT = "0x3022";
    (* lut_function="(!(A+(B+((D)+!C))))", lineinfo="@38(308[38],308[47])" *) LUT4 i9351_3_lut_4_lut (.A(opc15_8[6]), 
            .B(opc15_8[4]), .C(n65), .D(opc15_8[3]), .Z(n10447));
    defparam i9351_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@38(309[30],309[39])" *) LUT4 i9425_2_lut_4_lut (.A(opc15_8[0]), 
            .B(state_1), .C(opc15_8[6]), .D(opc15_8[4]), .Z(n10430));
    defparam i9425_2_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1941_bdd_4_lut_8 (.A(n1941), 
            .B(alu_result[3]), .C(pco[3]), .D(intmem_di_0__N_171), .Z(intmem_di_3__N_164));
    defparam n1941_bdd_4_lut_8.INIT = "0xe4aa";
    (* lut_function="(A (B+(C))+!A (C))", lineinfo="@38(309[30],309[39])" *) LUT4 i1_2_lut_3_lut_adj_122 (.A(opc15_8[7]), 
            .B(opc15_8[6]), .C(opc15_8[5]), .Z(n9549));
    defparam i1_2_lut_3_lut_adj_122.INIT = "0xf8f8";
    (* lut_function="(A (B (C)))", lineinfo="@38(305[15],305[24])" *) LUT4 i1_2_lut_3_lut_adj_123 (.A(state_1), 
            .B(opc15_8[0]), .C(n2747), .Z(n4_c));
    defparam i1_2_lut_3_lut_adj_123.INIT = "0x8080";
    (* lut_function="(!((B+(C+(D)))+!A))", lineinfo="@38(305[15],305[24])" *) LUT4 i2_3_lut_4_lut_adj_124 (.A(opc15_8[5]), 
            .B(opc15_8[4]), .C(opc15_8[3]), .D(\opc15_8[2] ), .Z(n2747));
    defparam i2_3_lut_4_lut_adj_124.INIT = "0x0002";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_di_3__I_0 (.A(intmem_di_3__N_164), 
            .B(extmem[3]), .C(dout[3]), .D(intmem_di_0__N_171), .Z(intmem_di[3]));
    defparam intmem_di_3__I_0.INIT = "0xaad8";
    (* lut_function="(!(A (B)+!A (B+!(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 din_13__I_0_3_3_lut (.A(\din[13] ), 
            .B(vs), .C(is0), .Z(extmem[13]));
    defparam din_13__I_0_3_3_lut.INIT = "0x3232";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11340_bdd_4_lut (.A(n11340), 
            .B(sp[6]), .C(alu_result[14]), .D(ai[1]), .Z(dout_14__N_31));
    defparam n11340_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 n1964_bdd_4_lut_3 (.A(n1964), 
            .B(intmem[0]), .C(sp[0]), .D(intmem_ai_0__N_187), .Z(intmem_ai_0__N_186));
    defparam n1964_bdd_4_lut_3.INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 intmem_ai_0__I_0_2 (.A(intmem_ai_0__N_186), 
            .B(\extmem[0] ), .C(\opcc[0] ), .D(intmem_ai_0__N_187), .Z(intmem_ai[0]));
    defparam intmem_ai_0__I_0_2.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_1__I_0_2 (.A(intmem[1]), 
            .B(pco[1]), .C(addr_0__N_16), .Z(\addr[1] ));
    defparam intmem_1__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_2__I_0_2 (.A(intmem[2]), 
            .B(pco[2]), .C(addr_0__N_16), .Z(\addr[2] ));
    defparam intmem_2__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_3__I_0_2 (.A(intmem[3]), 
            .B(pco[3]), .C(addr_0__N_16), .Z(\addr[3] ));
    defparam intmem_3__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_4__I_0_2 (.A(intmem[4]), 
            .B(pco[4]), .C(addr_0__N_16), .Z(\addr[4] ));
    defparam intmem_4__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_5__I_0_2 (.A(intmem[5]), 
            .B(pco[5]), .C(addr_0__N_16), .Z(\addr[5] ));
    defparam intmem_5__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_6__I_0_2 (.A(intmem[6]), 
            .B(pco[6]), .C(addr_0__N_16), .Z(\addr[6] ));
    defparam intmem_6__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_7__I_0_2 (.A(intmem[7]), 
            .B(pco[7]), .C(addr_0__N_16), .Z(\addr[7] ));
    defparam intmem_7__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_8__I_0_2 (.A(intmem[8]), 
            .B(pco[8]), .C(addr_0__N_16), .Z(\addr[8] ));
    defparam intmem_8__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_9__I_0_2 (.A(intmem[9]), 
            .B(pco[9]), .C(addr_0__N_16), .Z(\addr[9] ));
    defparam intmem_9__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_10__I_0_2 (.A(intmem[10]), 
            .B(pco[10]), .C(addr_0__N_16), .Z(\addr[10] ));
    defparam intmem_10__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_11__I_0_2 (.A(intmem[11]), 
            .B(pco[11]), .C(addr_0__N_16), .Z(\addr[11] ));
    defparam intmem_11__I_0_2.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(338[15],338[45])" *) LUT4 intmem_12__I_0_2 (.A(intmem[12]), 
            .B(pco[12]), .C(addr_0__N_16), .Z(\addr[12] ));
    defparam intmem_12__I_0_2.INIT = "0xcaca";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@38(357[12],357[46])" *) LUT4 din_9__I_0_3_lut (.A(\din[9] ), 
            .B(is0), .C(vs), .Z(extmem[9]));
    defparam din_9__I_0_3_lut.INIT = "0x0202";
    (* lut_function="(!(A (B)+!A (B+!(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 din_8__I_0_3_3_lut (.A(\din[8] ), 
            .B(vs), .C(is0), .Z(extmem[8]));
    defparam din_8__I_0_3_3_lut.INIT = "0x3232";
    (* lut_function="(!(A (B)+!A (B+!(C))))", lineinfo="@38(357[12],357[46])" *) LUT4 din_15__I_0_3_3_lut (.A(\din[15] ), 
            .B(vs), .C(is0), .Z(extmem[15]));
    defparam din_15__I_0_3_3_lut.INIT = "0x3232";
    (* lut_function="(!(A (B (C (D))+!B (D))+!A ((C+!(D))+!B)))", lineinfo="@38(372[13],372[75])" *) LUT4 opcc_9__I_0_4_lut (.A(\opcc[9] ), 
            .B(\din[9] ), .C(imx), .D(state_0), .Z(opc15_8[1]));
    defparam opcc_9__I_0_4_lut.INIT = "0x0caa";
    (* lineinfo="@38(262[11],262[18])" *) ec16_sf status ({flags}, C, reset, 
            flags_4__N_88, status_in[3], se, status_in[2], status_in[1], 
            se_N_666, n8066, se_N_668, state_1, se_N_667, n10, opc15_8[1], 
            n14_adj_796, \opc15_8[2] , alu_status[0], n2907, opc15_8[3], 
            n5_adj_797, n9158, opc15_8[0]);
    (* lineinfo="@38(292[17],292[24])" *) ec16_sp stackpointer (C, state_r, 
            GND_net, {sp}, n1279, dout[0], n1116[5], dout[2], n8751, 
            n8743, dout[1], dout[4], dout[3], opc15_8[5], opc15_8[3], 
            opc15_8[1], n9575, dout[6], dout[5], opc15_8[6], opc15_8[7], 
            n9565, dout[7], opc15_8[4], \opc15_8[2] , n5, n10414, 
            state_0);
    (* lineinfo="@38(374[7],374[14])" *) ec16_sc sc (reset, state_r, C, 
            branch_N_681, branch, state_2, flags[3], n974, \opc15_8[2] , 
            o6, n5101, state_1, state_0, opc15_8[7], opc15_8[6], 
            n16_adj_783, n12_adj_781, opc15_8[1], opc15_8[0], c_arith_N_686, 
            n9507, n19_adj_798, \res[3]_keep , flags[1], flags[0]);
    (* lineinfo="@38(327[7],327[14])" *) ec16_pc pc (opc15_8[6], opc15_8[7], 
            state_2, n9058, n4_adj_799, {pco}, C, reset, pci_8__N_196, 
            n9108, intmem[0], \extmem[0] , pi, n7839, intmem[2], 
            \extmem[2] , intmem[1], \extmem[1] , imx, extmem_10__N_239, 
            extmem_10__N_240, \extmem[10] , intmem[4], \extmem[4] , 
            GND_net, n7859, intmem[3], extmem[3], intmem[6], \extmem[6] , 
            intmem[5], \extmem[5] , \din[8] , pci[8], intmem[10], 
            pci_15__N_189[15], pci[9], pci[12], pci[11], pci[14], 
            \din[13] , pci[13], n9503, n8741, n12_adj_800, itaken, 
            is0, pi_N_675, state_0, state_1, opc15_8[5], n40, n24, 
            n2696, \din[15] , pci[15], int, n14_adj_801, n9581, 
            vs, n13_adj_802, we_N_662);
    (* lineinfo="@38(389[7],389[24])" *) ec16_mc mc ({opc15_8[7:3], \opc15_8[2] , 
            opc15_8[1:0]}, n12, n4_adj_799, n10, n9171, n6_adj_803, 
            n8751, n2784, n9587, se_N_666, se_N_667, se_N_668, state_1, 
            se, n5111, we_N_662, n2568, pi_N_675, pi, {extmem[15], 
            \extmem[14] , extmem[13], \extmem[12] , \extmem[11] , \extmem[10] , 
            extmem[9:8], \extmem[7] , \extmem[6] , \extmem[5] , \extmem[4] , 
            extmem[3], \extmem[2] , \extmem[1] , \extmem[0] }, state_r, 
            n8_adj_790, n16_adj_786, n9503, n9507, n12_adj_800, n40, 
            n2696, state_0, branch, n8741, n24, n8792, n9581, 
            n14_adj_801, lic5, n19_adj_798, n1265, ai_1__N_70, n13_adj_802, 
            iw_N_670, iw, n8743, ir, n12_adj_804, n8066, n9_adj_788, 
            n14_adj_796, n14_adj_805, n33, n5_adj_806, n9_adj_807, 
            ai_0__N_71, n21, state_2, we, n5101, int, n5314, br_rd_N_665, 
            addr_0__N_16, n9158, ai[1], {intmem}, n11340, n2_adj_780, 
            n2_adj_779, n2, n11568, n11556, n11508, n11502, n11496, 
            n11484, n11472, n11466, n11460, n11364, n11358, n11346, 
            dout_0__N_60);
    (* lineinfo="@38(313[14],313[25])" *) ec16_intmem intmemory ({intmem_ai}, 
            {intmem_di}, {intmem}, C, iw, ir, VCC_net, GND_net);
    (* lineinfo="@38(348[11],348[22])" *) ec16_intinj intinj (vs, ivselff[0], 
            extmem_4__N_253);
    (* lineinfo="@38(436[11],436[22])" *) ec16_intctl intctl (vs, is0, dout[0], 
            imask_0__N_576, C, state_r, irip, opc15_8[6], opc15_8[4], 
            opc15_8[5], opc15_8[7], n2784, state_1, itaken, n9058, 
            state_0, extmem[15], o6, ivselff_2__N_570, {ivselff}, 
            ivselff_3__N_569, lic5, n5314, n8, n5101, n7_adj_33, 
            itaken_N_690, irip_adj_34, flags[4], dout[3], dout[2], 
            dout[1], ivselff_0__N_572, n14_adj_796, extmem_4__N_252[1], 
            intinh_1_N_691, ivselff_1__N_571, n14_adj_805, ai_1__N_70, 
            se_N_668, int, BTN_c_3, n3028, \ivsel[3] , n9_adj_807, 
            \ivsel[0] , VCC_net, BTN_c_2, \ivsel[1] , BTN_c_1, n2568, 
            BTN_c_0, imx);
    (* lineinfo="@38(277[9],277[17])" *) ec16_alu alu ({alu_result}, \sum[16]_keep , 
            n6_adj_803, n9_adj_788, n14_adj_796, iw_N_670, GND_net, 
            {a}, opc15_8[0], opc15_8[1], n5_adj_806, n5_adj_797, n12_adj_804, 
            state_r, imask_0__N_576, n9171, n8743, \opc15_8[2] , opc15_8[3], 
            {intmem}, flags[0], c_arith_N_686, {dout}, status_in_1__N_65, 
            status_in_3__N_62, logic_0__N_526, se_N_666, alu_status[0], 
            n974, n10, n8066, flags_4__N_88, n8751, n1116[5]);
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=7, LSE_RCOL=11, LSE_LLINE=218, LSE_RLINE=218, lineinfo="@38(363[3],367[10])" *) FD1P3XZ opcc_0__I_0 (.D(opcc_0__N_280), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net_2), .Q(\opcc[0] ));
    defparam opcc_0__I_0.REGSET = "RESET";
    defparam opcc_0__I_0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module ec16_sf
//

module ec16_sf (output [4:0]flags, input C, input reset, input flags_4__N_88, 
            input \status_in[3] , input se, input \status_in[2] , input \status_in[1] , 
            input se_N_666, input n8066, input se_N_668, input state_1, 
            input se_N_667, input n10, input \opc15_8[1] , input n14, 
            input \opc15_8[2] , input \alu_status[0] , input n2907, input \opc15_8[3] , 
            input n5, input n9158, input \opc15_8[0] );
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire flags_0__N_90, flags_0__N_91, flags_4__N_89, n16, n5_c, n9192, 
        n10903;
    
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=18, LSE_LLINE=262, LSE_RLINE=262, lineinfo="@36(84[3],92[10])" *) FD1P3XZ flags_4__I_0 (.D(flags_4__N_88), 
            .SP(flags_4__N_89), .CK(C), .SR(reset), .Q(flags[4]));
    defparam flags_4__I_0.REGSET = "RESET";
    defparam flags_4__I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=18, LSE_LLINE=262, LSE_RLINE=262, lineinfo="@36(75[3],79[10])" *) FD1P3XZ status_in_3__I_0 (.D(\status_in[3] ), 
            .SP(se), .CK(C), .SR(reset), .Q(flags[3]));
    defparam status_in_3__I_0.REGSET = "RESET";
    defparam status_in_3__I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=18, LSE_LLINE=262, LSE_RLINE=262, lineinfo="@36(66[3],70[10])" *) FD1P3XZ status_in_2__I_0 (.D(\status_in[2] ), 
            .SP(se), .CK(C), .SR(reset), .Q(flags[2]));
    defparam status_in_2__I_0.REGSET = "RESET";
    defparam status_in_2__I_0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=18, LSE_LLINE=262, LSE_RLINE=262, lineinfo="@36(57[3],61[10])" *) FD1P3XZ status_in_1__I_0 (.D(\status_in[1] ), 
            .SP(se), .CK(C), .SR(reset), .Q(flags[1]));
    defparam status_in_1__I_0.REGSET = "RESET";
    defparam status_in_1__I_0.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)))" *) LUT4 i9783_2_lut (.A(se_N_666), .B(n8066), 
            .Z(flags_4__N_89));
    defparam i9783_2_lut.INIT = "0x7777";
    (* lut_function="(!(A ((C)+!B)))" *) LUT4 i1_3_lut (.A(se_N_668), .B(state_1), 
            .C(se_N_667), .Z(n16));
    defparam i1_3_lut.INIT = "0x5d5d";
    (* lut_function="(!(A (B+(C+(D)))))" *) LUT4 i1_4_lut (.A(se_N_666), .B(n10), 
            .C(\opc15_8[1] ), .D(n14), .Z(n5_c));
    defparam i1_4_lut.INIT = "0x5557";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i3_4_lut (.A(n5_c), .B(n9192), 
            .C(\opc15_8[2] ), .D(n16), .Z(flags_0__N_91));
    defparam i3_4_lut.INIT = "0xefee";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@36(44[3],52[10])" *) LUT4 i9598_4_lut (.A(\alu_status[0] ), 
            .B(n2907), .C(se_N_666), .D(\opc15_8[3] ), .Z(n10903));
    defparam i9598_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B (C))+!A (B (C+!(D))+!B !(C+(D))))", lineinfo="@36(44[3],52[10])" *) LUT4 i9599_4_lut (.A(n5), 
            .B(n10903), .C(n9158), .D(n10), .Z(flags_0__N_90));
    defparam i9599_4_lut.INIT = "0xc0c5";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (C+!(D))))" *) LUT4 i2_3_lut_4_lut (.A(\opc15_8[0] ), 
            .B(\opc15_8[1] ), .C(\opc15_8[3] ), .D(n16), .Z(n9192));
    defparam i2_3_lut_4_lut.INIT = "0x0d00";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=18, LSE_LLINE=262, LSE_RLINE=262, lineinfo="@36(44[3],52[10])" *) FD1P3XZ flags_0__I_0 (.D(flags_0__N_90), 
            .SP(flags_0__N_91), .CK(C), .SR(reset), .Q(flags[0]));
    defparam flags_0__I_0.REGSET = "RESET";
    defparam flags_0__I_0.SRMODE = "ASYNC";
    
endmodule

//
// Verilog Description of module ec16_sp
//

module ec16_sp (input C, input state_r, input GND_net, output [7:0]sp, 
            input n1279, input \dout[0] , input n1110, input \dout[2] , 
            input n8751, input n8743, input \dout[1] , input \dout[4] , 
            input \dout[3] , input \opc15_8[5] , input \opc15_8[3] , input \opc15_8[1] , 
            output n9575, input \dout[6] , input \dout[5] , input \opc15_8[6] , 
            input \opc15_8[7] , output n9565, input \dout[7] , input \opc15_8[4] , 
            input \opc15_8[2] , output n5, input n10414, input state_0);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    wire [7:0]sp_7__N_546;
    
    wire sp_0__N_561;
    (* lineinfo="@37(31[9],31[11])" *) wire [7:0]sp_c;
    
    wire n12234, sp_0__N_138, sp_1__N_135, n7579, n7578, sp_7__N_111, 
        n12246, n7575, n7574, n7577, n7576, sp_5__N_119, n12243, 
        n7635, n12288, n7564, n7565, n7633, n12285, n7568, n7569, 
        n7566, n7567, n7571, n7570, n7573, n7572, sp_3__N_127, 
        n12240, n12237, n7631, n12282, n7629, n12279, n12276, 
        n10415, n9559;
    
    (* syn_use_carry_chain=1, lineinfo="@37(43[4],52[11])" *) FD1P3XZ sp_7__I_0 (.D(sp_7__N_546[7]), 
            .SP(sp_0__N_561), .CK(C), .SR(state_r), .Q(sp_c[7]));
    defparam sp_7__I_0.REGSET = "SET";
    defparam sp_7__I_0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@37(43[4],52[11])" *) FD1P3XZ sp_7__I_26 (.D(sp_7__N_546[5]), 
            .SP(sp_0__N_561), .CK(C), .SR(state_r), .Q(sp_c[5]));
    defparam sp_7__I_26.REGSET = "SET";
    defparam sp_7__I_26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@37(43[4],52[11])" *) FD1P3XZ sp_7__I_25 (.D(sp_7__N_546[6]), 
            .SP(sp_0__N_561), .CK(C), .SR(state_r), .Q(sp_c[6]));
    defparam sp_7__I_25.REGSET = "SET";
    defparam sp_7__I_25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@37(43[4],52[11])" *) FD1P3XZ sp_7__I_30 (.D(sp_7__N_546[1]), 
            .SP(sp_0__N_561), .CK(C), .SR(state_r), .Q(sp_c[1]));
    defparam sp_7__I_30.REGSET = "SET";
    defparam sp_7__I_30.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@37(58[3],62[10])" *) FA2 sp_0__I_0 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(sp_c[0]), .C1(sp_0__N_138), 
            .D1(n12234), .CI1(n12234), .CO0(n12234), .CO1(sp_1__N_135), 
            .S1(sp[0]));
    defparam sp_0__I_0.INIT0 = "0xc33c";
    defparam sp_0__I_0.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@37(43[4],52[11])" *) FD1P3XZ sp_7__I_28 (.D(sp_7__N_546[3]), 
            .SP(sp_0__N_561), .CK(C), .SR(state_r), .Q(sp_c[3]));
    defparam sp_7__I_28.REGSET = "SET";
    defparam sp_7__I_28.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@37(43[4],52[11])" *) FD1P3XZ sp_7__I_29 (.D(sp_7__N_546[2]), 
            .SP(sp_0__N_561), .CK(C), .SR(state_r), .Q(sp_c[2]));
    defparam sp_7__I_29.REGSET = "SET";
    defparam sp_7__I_29.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@37(43[4],52[11])" *) FD1P3XZ sp_7__I_31 (.D(sp_7__N_546[0]), 
            .SP(sp_0__N_561), .CK(C), .SR(state_r), .Q(sp_c[0]));
    defparam sp_7__I_31.REGSET = "SET";
    defparam sp_7__I_31.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))", lineinfo="@37(43[4],52[11])" *) LUT4 i6821_2_lut (.A(sp_c[0]), 
            .B(n1279), .Z(n7579));
    defparam i6821_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B))", lineinfo="@37(43[4],52[11])" *) LUT4 i6822_2_lut (.A(\dout[0] ), 
            .B(n1279), .Z(n7578));
    defparam i6822_2_lut.INIT = "0xbbbb";
    (* lineinfo="@37(58[3],62[10])" *) FA2 sp_7__I_0_adj_97 (.A0(GND_net), 
            .B0(sp_c[7]), .C0(GND_net), .D0(sp_7__N_111), .CI0(sp_7__N_111), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n12246), .CI1(n12246), 
            .CO0(n12246), .S0(sp[7]));
    defparam sp_7__I_0_adj_97.INIT0 = "0xc33c";
    defparam sp_7__I_0_adj_97.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@37(43[4],52[11])" *) LUT4 i6825_2_lut (.A(sp_c[2]), 
            .B(n1279), .Z(n7575));
    defparam i6825_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@37(43[4],52[11])" *) LUT4 i6650_3_lut (.A(n1110), 
            .B(\dout[2] ), .C(n1279), .Z(n7574));
    defparam i6650_3_lut.INIT = "0xcaca";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i9796_4_lut (.A(n1110), .B(n8751), 
            .C(n8743), .D(state_r), .Z(sp_0__N_561));
    defparam i9796_4_lut.INIT = "0xff7f";
    (* lut_function="(!((B)+!A))", lineinfo="@37(43[4],52[11])" *) LUT4 i6823_2_lut (.A(sp_c[1]), 
            .B(n1279), .Z(n7577));
    defparam i6823_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@37(43[4],52[11])" *) LUT4 i6652_3_lut (.A(n1110), 
            .B(\dout[1] ), .C(n1279), .Z(n7576));
    defparam i6652_3_lut.INIT = "0xcaca";
    (* lineinfo="@37(58[3],62[10])" *) FA2 sp_6__I_0 (.A0(GND_net), .B0(sp_c[5]), 
            .C0(GND_net), .D0(sp_5__N_119), .CI0(sp_5__N_119), .A1(GND_net), 
            .B1(sp_c[6]), .C1(GND_net), .D1(n12243), .CI1(n12243), .CO0(n12243), 
            .CO1(sp_7__N_111), .S0(sp[5]), .S1(sp[6]));
    defparam sp_6__I_0.INIT0 = "0xc33c";
    defparam sp_6__I_0.INIT1 = "0xc33c";
    (* lineinfo="@37(43[4],52[11])" *) FA2 sp_492_add_4_9 (.A0(GND_net), .B0(n7564), 
            .C0(n7565), .D0(n7635), .CI0(n7635), .A1(GND_net), .B1(GND_net), 
            .C1(GND_net), .D1(n12288), .CI1(n12288), .CO0(n12288), .S0(sp_7__N_546[7]));
    defparam sp_492_add_4_9.INIT0 = "0xc33c";
    defparam sp_492_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@37(43[4],52[11])" *) FA2 sp_492_add_4_7 (.A0(GND_net), .B0(n7568), 
            .C0(n7569), .D0(n7633), .CI0(n7633), .A1(GND_net), .B1(n7566), 
            .C1(n7567), .D1(n12285), .CI1(n12285), .CO0(n12285), .CO1(n7635), 
            .S0(sp_7__N_546[5]), .S1(sp_7__N_546[6]));
    defparam sp_492_add_4_7.INIT0 = "0xc33c";
    defparam sp_492_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@37(43[4],52[11])" *) LUT4 i6820_2_lut (.A(sp_c[4]), 
            .B(n1279), .Z(n7571));
    defparam i6820_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@37(43[4],52[11])" *) LUT4 i6646_3_lut (.A(n1110), 
            .B(\dout[4] ), .C(n1279), .Z(n7570));
    defparam i6646_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@37(43[4],52[11])" *) LUT4 i6789_2_lut (.A(sp_c[3]), 
            .B(n1279), .Z(n7573));
    defparam i6789_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@37(43[4],52[11])" *) LUT4 i6648_3_lut (.A(n1110), 
            .B(\dout[3] ), .C(n1279), .Z(n7572));
    defparam i6648_3_lut.INIT = "0xcaca";
    (* lineinfo="@37(58[3],62[10])" *) FA2 sp_4__I_0 (.A0(GND_net), .B0(sp_c[3]), 
            .C0(GND_net), .D0(sp_3__N_127), .CI0(sp_3__N_127), .A1(GND_net), 
            .B1(sp_c[4]), .C1(GND_net), .D1(n12240), .CI1(n12240), .CO0(n12240), 
            .CO1(sp_5__N_119), .S0(sp[3]), .S1(sp[4]));
    defparam sp_4__I_0.INIT0 = "0xc33c";
    defparam sp_4__I_0.INIT1 = "0xc33c";
    (* lineinfo="@37(58[3],62[10])" *) FA2 sp_2__I_0 (.A0(GND_net), .B0(sp_c[1]), 
            .C0(GND_net), .D0(sp_1__N_135), .CI0(sp_1__N_135), .A1(GND_net), 
            .B1(sp_c[2]), .C1(GND_net), .D1(n12237), .CI1(n12237), .CO0(n12237), 
            .CO1(sp_3__N_127), .S0(sp[1]), .S1(sp[2]));
    defparam sp_2__I_0.INIT0 = "0xc33c";
    defparam sp_2__I_0.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8628_2_lut_3_lut (.A(\opc15_8[5] ), 
            .B(\opc15_8[3] ), .C(\opc15_8[1] ), .Z(n9575));
    defparam i8628_2_lut_3_lut.INIT = "0x0101";
    (* lineinfo="@37(43[4],52[11])" *) FA2 sp_492_add_4_5 (.A0(GND_net), .B0(n7572), 
            .C0(n7573), .D0(n7631), .CI0(n7631), .A1(GND_net), .B1(n7570), 
            .C1(n7571), .D1(n12282), .CI1(n12282), .CO0(n12282), .CO1(n7633), 
            .S0(sp_7__N_546[3]), .S1(sp_7__N_546[4]));
    defparam sp_492_add_4_5.INIT0 = "0xc33c";
    defparam sp_492_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@37(43[4],52[11])" *) FA2 sp_492_add_4_3 (.A0(GND_net), .B0(n7576), 
            .C0(n7577), .D0(n7629), .CI0(n7629), .A1(GND_net), .B1(n7574), 
            .C1(n7575), .D1(n12279), .CI1(n12279), .CO0(n12279), .CO1(n7631), 
            .S0(sp_7__N_546[1]), .S1(sp_7__N_546[2]));
    defparam sp_492_add_4_3.INIT0 = "0xc33c";
    defparam sp_492_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@37(43[4],52[11])" *) FA2 sp_492_add_4_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(n7578), .C1(n7579), .D1(n12276), 
            .CI1(n12276), .CO0(n12276), .CO1(n7629), .S1(sp_7__N_546[0]));
    defparam sp_492_add_4_1.INIT0 = "0xc33c";
    defparam sp_492_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@37(43[4],52[11])" *) LUT4 i6788_2_lut (.A(sp_c[6]), 
            .B(n1279), .Z(n7567));
    defparam i6788_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@37(43[4],52[11])" *) LUT4 i6642_3_lut (.A(n1110), 
            .B(\dout[6] ), .C(n1279), .Z(n7566));
    defparam i6642_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@37(43[4],52[11])" *) LUT4 i6824_2_lut (.A(sp_c[5]), 
            .B(n1279), .Z(n7569));
    defparam i6824_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@37(43[4],52[11])" *) LUT4 i6644_3_lut (.A(n1110), 
            .B(\dout[5] ), .C(n1279), .Z(n7568));
    defparam i6644_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8673_4_lut (.A(\opc15_8[6] ), 
            .B(\opc15_8[7] ), .C(\opc15_8[5] ), .D(state_r), .Z(n9565));
    defparam i8673_4_lut.INIT = "0x0001";
    (* lut_function="(!((B)+!A))", lineinfo="@37(43[4],52[11])" *) LUT4 i6796_2_lut (.A(sp_c[7]), 
            .B(n1279), .Z(n7565));
    defparam i6796_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@37(43[4],52[11])" *) LUT4 i6640_3_lut (.A(n1110), 
            .B(\dout[7] ), .C(n1279), .Z(n7564));
    defparam i6640_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@37(58[6],58[16])" *) LUT4 i9366_2_lut_3_lut (.A(\opc15_8[6] ), 
            .B(\opc15_8[4] ), .C(\opc15_8[2] ), .Z(n10415));
    defparam i9366_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(A (B))", lineinfo="@37(58[6],58[16])" *) LUT4 i1_2_lut (.A(\opc15_8[6] ), 
            .B(\opc15_8[4] ), .Z(n5));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@37(58[6],58[16])" *) LUT4 i1_4_lut (.A(n9559), 
            .B(n10414), .C(n10415), .D(\opc15_8[7] ), .Z(sp_0__N_138));
    defparam i1_4_lut.INIT = "0xa088";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(\opc15_8[5] ), 
            .B(\opc15_8[3] ), .C(\opc15_8[1] ), .D(state_0), .Z(n9559));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* syn_use_carry_chain=1, lineinfo="@37(43[4],52[11])" *) FD1P3XZ sp_7__I_27 (.D(sp_7__N_546[4]), 
            .SP(sp_0__N_561), .CK(C), .SR(state_r), .Q(sp_c[4]));
    defparam sp_7__I_27.REGSET = "SET";
    defparam sp_7__I_27.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module ec16_sc
//

module ec16_sc (input reset, output state_r, input C, input branch_N_681, 
            output branch, output state_2, input \flags[3] , input n974, 
            input \opc15_8[2] , input o6, output n5101, output state_1, 
            output state_0, input \opc15_8[7] , input \opc15_8[6] , output n16, 
            output n12, input \opc15_8[1] , input \opc15_8[0] , output c_arith_N_686, 
            output n9507, input n19, input \res[3]_keep , input \flags[1] , 
            input \flags[0] );
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire branch_N_680, branch_N_682, state_2_N_679, n8761, state_1_N_678, 
        state_0_N_677, n9287, VCC_net, GND_net;
    
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=7, LSE_RCOL=14, LSE_LLINE=374, LSE_RLINE=374, lineinfo="@35(84[3],90[10])" *) FD1P3XZ state_2_I_0 (.D(state_2_N_679), 
            .SP(VCC_net), .CK(C), .SR(reset), .Q(state_2));
    defparam state_2_I_0.REGSET = "RESET";
    defparam state_2_I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))", lineinfo="@35(94[14],97[56])" *) LUT4 branch_I_0 (.A(branch_N_680), 
            .B(branch_N_681), .C(branch_N_682), .Z(branch));
    defparam branch_I_0.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=7, LSE_RCOL=14, LSE_LLINE=374, LSE_RLINE=374, lineinfo="@35(70[3],78[10])" *) FD1P3XZ state_1_I_53 (.D(state_1_N_678), 
            .SP(VCC_net), .CK(C), .SR(reset), .Q(state_1));
    defparam state_1_I_53.REGSET = "RESET";
    defparam state_1_I_53.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C (D)))+!A (B+!((D)+!C)))", lineinfo="@35(94[14],97[56])" *) LUT4 i1_4_lut (.A(\flags[3] ), 
            .B(n8761), .C(n974), .D(\opc15_8[2] ), .Z(branch_N_680));
    defparam i1_4_lut.INIT = "0xecdc";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@35(94[14],97[56])" *) LUT4 i1_4_lut_adj_96 (.A(branch_N_682), 
            .B(branch_N_680), .C(branch_N_681), .D(o6), .Z(n5101));
    defparam i1_4_lut_adj_96.INIT = "0xfeff";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=7, LSE_RCOL=14, LSE_LLINE=374, LSE_RLINE=374, lineinfo="@35(53[3],64[10])" *) FD1P3XZ state_0_I_0 (.D(state_0_N_677), 
            .SP(VCC_net), .CK(C), .SR(reset), .Q(state_0));
    defparam state_0_I_0.REGSET = "RESET";
    defparam state_0_I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))", lineinfo="@35(60[9],60[32])" *) LUT4 i18_2_lut (.A(\opc15_8[7] ), 
            .B(\opc15_8[6] ), .Z(n16));
    defparam i18_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+!(B)))", lineinfo="@35(59[9],59[32])" *) LUT4 i14_2_lut (.A(\opc15_8[7] ), 
            .B(\opc15_8[6] ), .Z(n12));
    defparam i14_2_lut.INIT = "0x4444";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@35(95[36],95[57])" *) LUT4 i1_3_lut (.A(\opc15_8[2] ), 
            .B(\opc15_8[1] ), .C(\opc15_8[0] ), .Z(c_arith_N_686));
    defparam i1_3_lut.INIT = "0x2020";
    (* lut_function="(A (B (C+(D))+!B !(C (D)+!C !(D))))", lineinfo="@35(74[18],76[56])" *) LUT4 i1962_4_lut_4_lut (.A(state_0), 
            .B(branch), .C(\opc15_8[7] ), .D(\opc15_8[6] ), .Z(state_1_N_678));
    defparam i1962_4_lut_4_lut.INIT = "0x8aa0";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i8136_2_lut_3_lut (.A(\opc15_8[7] ), 
            .B(\opc15_8[6] ), .C(state_2), .Z(n9287));
    defparam i8136_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!(A+!(B)))", lineinfo="@35(60[9],60[32])" *) LUT4 i1_2_lut (.A(\opc15_8[6] ), 
            .B(\opc15_8[7] ), .Z(n9507));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B (D)))", lineinfo="@35(57[18],62[56])" *) LUT4 i9807_4_lut (.A(state_r), 
            .B(n19), .C(\res[3]_keep ), .D(n9287), .Z(state_0_N_677));
    defparam i9807_4_lut.INIT = "0xb3ff";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@35(88[18],88[55])" *) LUT4 i48_2_lut_3_lut (.A(\opc15_8[7] ), 
            .B(\opc15_8[6] ), .C(state_1), .Z(state_2_N_679));
    defparam i48_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(!((B+!(C (D)+!C !(D)))+!A))", lineinfo="@35(95[36],95[57])" *) LUT4 i1_3_lut_4_lut (.A(\opc15_8[0] ), 
            .B(\opc15_8[1] ), .C(\flags[1] ), .D(\opc15_8[2] ), .Z(branch_N_682));
    defparam i1_3_lut_4_lut.INIT = "0x2002";
    (* lut_function="(!(A+(B+!(C (D)+!C !(D)))))" *) LUT4 i7715_3_lut_4_lut (.A(\opc15_8[0] ), 
            .B(\opc15_8[1] ), .C(\flags[0] ), .D(\opc15_8[2] ), .Z(n8761));
    defparam i7715_3_lut_4_lut.INIT = "0x1001";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=7, LSE_RCOL=14, LSE_LLINE=374, LSE_RLINE=374, lineinfo="@35(45[3],47[10])" *) FD1P3XZ reset_I_0 (.D(reset), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(state_r));
    defparam reset_I_0.REGSET = "RESET";
    defparam reset_I_0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module ec16_pc
//

module ec16_pc (input \opc15_8[6] , input \opc15_8[7] , input state_2, 
            output n9058, output n4, output [15:0]pco, input C, input reset, 
            output pci_8__N_196, output n9108, input \intmem[0] , input \extmem[0] , 
            input pi, output n7839, input \intmem[2] , input \extmem[2] , 
            input \intmem[1] , input \extmem[1] , input imx, input extmem_10__N_239, 
            input extmem_10__N_240, output \extmem[10] , input \intmem[4] , 
            input \extmem[4] , input GND_net, input n7859, input \intmem[3] , 
            input \extmem[3] , input \intmem[6] , input \extmem[6] , input \intmem[5] , 
            input \extmem[5] , input \din[8] , input \pci[8] , input \intmem[10] , 
            input \pci_15__N_189[15] , input \pci[9] , input \pci[12] , 
            input \pci[11] , input \pci[14] , input \din[13] , input \pci[13] , 
            input n9503, input n8741, input n12, input itaken, input is0, 
            input pi_N_675, input state_0, input state_1, input \opc15_8[5] , 
            output n40, input n24, input n2696, input \din[15] , input \pci[15] , 
            input int, input n14, input n9581, input vs, input n13, 
            output we_N_662);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    wire [15:0]pco_15__N_197;
    
    wire pco_0__N_228, n7612, n9128, n7835, n7608, n7844, n7610, 
        n7840, n7604, n7850, n7606, n7652, n12321, n7581, n7582, 
        n7650, n12318, n7585, n7586, n7583, n7584, n7648, n12315, 
        n7589, n7590, n7587, n7588, n7646, n12312, n7593, n7594, 
        n8211, n7592, n7644, n12309, n7598, n7595, n7596, n7642, 
        n12306, n7853, n7602, n7856, n7600, n7847, n7640, n12303, 
        n7638, n12300, n12291, n10260, n8, n9112, n9441;
    
    (* lut_function="(A+!(B (C)))", lineinfo="@34(39[19],39[29])" *) LUT4 i1_3_lut (.A(\opc15_8[6] ), 
            .B(\opc15_8[7] ), .C(state_2), .Z(n9058));
    defparam i1_3_lut.INIT = "0xbfbf";
    (* lut_function="((B)+!A)", lineinfo="@34(39[19],39[29])" *) LUT4 i2_2_lut (.A(\opc15_8[7] ), 
            .B(\opc15_8[6] ), .Z(n4));
    defparam i2_2_lut.INIT = "0xdddd";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_17 (.D(pco_15__N_197[1]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[1]));
    defparam pco_15__I_17.REGSET = "RESET";
    defparam pco_15__I_17.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6791_2_lut (.A(pco[0]), 
            .B(pci_8__N_196), .Z(n7612));
    defparam i6791_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(n9108), .B(pci_8__N_196), 
            .Z(n9128));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B (C+!(D))+!B (C (D))))", lineinfo="@34(58[4],63[13])" *) LUT4 i6793_4_lut (.A(n9128), 
            .B(\intmem[0] ), .C(\extmem[0] ), .D(pi), .Z(n7835));
    defparam i6793_4_lut.INIT = "0xfaee";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6800_2_lut (.A(pco[2]), 
            .B(pci_8__N_196), .Z(n7608));
    defparam i6800_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@34(58[4],63[13])" *) LUT4 i6802_4_lut (.A(n7839), 
            .B(\intmem[2] ), .C(\extmem[2] ), .D(pi), .Z(n7844));
    defparam i6802_4_lut.INIT = "0xa088";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6795_2_lut (.A(pco[1]), 
            .B(pci_8__N_196), .Z(n7610));
    defparam i6795_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@34(58[4],63[13])" *) LUT4 i6798_4_lut (.A(n7839), 
            .B(\intmem[1] ), .C(\extmem[1] ), .D(pi), .Z(n7840));
    defparam i6798_4_lut.INIT = "0xa088";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@34(58[4],63[13])" *) LUT4 extmem_10__I_0 (.A(imx), 
            .B(extmem_10__N_239), .C(extmem_10__N_240), .Z(\extmem[10] ));
    defparam extmem_10__I_0.INIT = "0x1010";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_16 (.D(pco_15__N_197[2]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[2]));
    defparam pco_15__I_16.REGSET = "RESET";
    defparam pco_15__I_16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_15 (.D(pco_15__N_197[3]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[3]));
    defparam pco_15__I_15.REGSET = "RESET";
    defparam pco_15__I_15.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6806_2_lut (.A(pco[4]), 
            .B(pci_8__N_196), .Z(n7604));
    defparam i6806_2_lut.INIT = "0x2222";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_14 (.D(pco_15__N_197[4]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[4]));
    defparam pco_15__I_14.REGSET = "RESET";
    defparam pco_15__I_14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_13 (.D(pco_15__N_197[5]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[5]));
    defparam pco_15__I_13.REGSET = "RESET";
    defparam pco_15__I_13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_12 (.D(pco_15__N_197[6]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[6]));
    defparam pco_15__I_12.REGSET = "RESET";
    defparam pco_15__I_12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_11 (.D(pco_15__N_197[7]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[7]));
    defparam pco_15__I_11.REGSET = "RESET";
    defparam pco_15__I_11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_10 (.D(pco_15__N_197[8]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[8]));
    defparam pco_15__I_10.REGSET = "RESET";
    defparam pco_15__I_10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_9 (.D(pco_15__N_197[9]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[9]));
    defparam pco_15__I_9.REGSET = "RESET";
    defparam pco_15__I_9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_8 (.D(pco_15__N_197[10]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[10]));
    defparam pco_15__I_8.REGSET = "RESET";
    defparam pco_15__I_8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_7 (.D(pco_15__N_197[11]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[11]));
    defparam pco_15__I_7.REGSET = "RESET";
    defparam pco_15__I_7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_6 (.D(pco_15__N_197[12]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[12]));
    defparam pco_15__I_6.REGSET = "RESET";
    defparam pco_15__I_6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_5 (.D(pco_15__N_197[13]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[13]));
    defparam pco_15__I_5.REGSET = "RESET";
    defparam pco_15__I_5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_4 (.D(pco_15__N_197[14]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[14]));
    defparam pco_15__I_4.REGSET = "RESET";
    defparam pco_15__I_4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_0 (.D(pco_15__N_197[15]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[15]));
    defparam pco_15__I_0.REGSET = "RESET";
    defparam pco_15__I_0.SRMODE = "ASYNC";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@34(58[4],63[13])" *) LUT4 i6808_4_lut (.A(n7839), 
            .B(\intmem[4] ), .C(\extmem[4] ), .D(pi), .Z(n7850));
    defparam i6808_4_lut.INIT = "0xa088";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6803_2_lut (.A(pco[3]), 
            .B(pci_8__N_196), .Z(n7606));
    defparam i6803_2_lut.INIT = "0x2222";
    (* lineinfo="@34(58[4],63[13])" *) FA2 pc_493_add_4_17 (.A0(GND_net), 
            .B0(n7581), .C0(n7582), .D0(n7652), .CI0(n7652), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n12321), .CI1(n12321), .CO0(n12321), 
            .S0(pco_15__N_197[15]));
    defparam pc_493_add_4_17.INIT0 = "0xc33c";
    defparam pc_493_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@34(58[4],63[13])" *) FA2 pc_493_add_4_15 (.A0(GND_net), 
            .B0(n7585), .C0(n7586), .D0(n7650), .CI0(n7650), .A1(GND_net), 
            .B1(n7583), .C1(n7584), .D1(n12318), .CI1(n12318), .CO0(n12318), 
            .CO1(n7652), .S0(pco_15__N_197[13]), .S1(pco_15__N_197[14]));
    defparam pc_493_add_4_15.INIT0 = "0xc33c";
    defparam pc_493_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@34(58[4],63[13])" *) FA2 pc_493_add_4_13 (.A0(GND_net), 
            .B0(n7589), .C0(n7590), .D0(n7648), .CI0(n7648), .A1(GND_net), 
            .B1(n7587), .C1(n7588), .D1(n12315), .CI1(n12315), .CO0(n12315), 
            .CO1(n7650), .S0(pco_15__N_197[11]), .S1(pco_15__N_197[12]));
    defparam pc_493_add_4_13.INIT0 = "0xc33c";
    defparam pc_493_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@34(58[4],63[13])" *) FA2 pc_493_add_4_11 (.A0(GND_net), 
            .B0(n7593), .C0(n7594), .D0(n7646), .CI0(n7646), .A1(GND_net), 
            .B1(n8211), .C1(n7592), .D1(n12312), .CI1(n12312), .CO0(n12312), 
            .CO1(n7648), .S0(pco_15__N_197[9]), .S1(pco_15__N_197[10]));
    defparam pc_493_add_4_11.INIT0 = "0xc33c";
    defparam pc_493_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@34(58[4],63[13])" *) FA2 pc_493_add_4_9 (.A0(GND_net), .B0(n7859), 
            .C0(n7598), .D0(n7644), .CI0(n7644), .A1(GND_net), .B1(n7595), 
            .C1(n7596), .D1(n12309), .CI1(n12309), .CO0(n12309), .CO1(n7646), 
            .S0(pco_15__N_197[7]), .S1(pco_15__N_197[8]));
    defparam pc_493_add_4_9.INIT0 = "0xc33c";
    defparam pc_493_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@34(58[4],63[13])" *) FA2 pc_493_add_4_7 (.A0(GND_net), .B0(n7853), 
            .C0(n7602), .D0(n7642), .CI0(n7642), .A1(GND_net), .B1(n7856), 
            .C1(n7600), .D1(n12306), .CI1(n12306), .CO0(n12306), .CO1(n7644), 
            .S0(pco_15__N_197[5]), .S1(pco_15__N_197[6]));
    defparam pc_493_add_4_7.INIT0 = "0xc33c";
    defparam pc_493_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@34(58[4],63[13])" *) LUT4 i6805_4_lut (.A(n7839), 
            .B(\intmem[3] ), .C(\extmem[3] ), .D(pi), .Z(n7847));
    defparam i6805_4_lut.INIT = "0xa088";
    (* lineinfo="@34(58[4],63[13])" *) FA2 pc_493_add_4_5 (.A0(GND_net), .B0(n7847), 
            .C0(n7606), .D0(n7640), .CI0(n7640), .A1(GND_net), .B1(n7850), 
            .C1(n7604), .D1(n12303), .CI1(n12303), .CO0(n12303), .CO1(n7642), 
            .S0(pco_15__N_197[3]), .S1(pco_15__N_197[4]));
    defparam pc_493_add_4_5.INIT0 = "0xc33c";
    defparam pc_493_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@34(58[4],63[13])" *) FA2 pc_493_add_4_3 (.A0(GND_net), .B0(n7840), 
            .C0(n7610), .D0(n7638), .CI0(n7638), .A1(GND_net), .B1(n7844), 
            .C1(n7608), .D1(n12300), .CI1(n12300), .CO0(n12300), .CO1(n7640), 
            .S0(pco_15__N_197[1]), .S1(pco_15__N_197[2]));
    defparam pc_493_add_4_3.INIT0 = "0xc33c";
    defparam pc_493_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@34(58[4],63[13])" *) FA2 pc_493_add_4_1 (.A0(GND_net), .B0(GND_net), 
            .C0(GND_net), .A1(GND_net), .B1(n7835), .C1(n7612), .D1(n12291), 
            .CI1(n12291), .CO0(n12291), .CO1(n7638), .S1(pco_15__N_197[0]));
    defparam pc_493_add_4_1.INIT0 = "0xc33c";
    defparam pc_493_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6812_2_lut (.A(pco[6]), 
            .B(pci_8__N_196), .Z(n7600));
    defparam i6812_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@34(58[4],63[13])" *) LUT4 i6814_4_lut (.A(n7839), 
            .B(\intmem[6] ), .C(\extmem[6] ), .D(pi), .Z(n7856));
    defparam i6814_4_lut.INIT = "0xa088";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6809_2_lut (.A(pco[5]), 
            .B(pci_8__N_196), .Z(n7602));
    defparam i6809_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))", lineinfo="@34(58[4],63[13])" *) LUT4 i6811_4_lut (.A(n7839), 
            .B(\intmem[5] ), .C(\extmem[5] ), .D(pi), .Z(n7853));
    defparam i6811_4_lut.INIT = "0xa088";
    (* lut_function="(A+!(B))", lineinfo="@34(58[4],63[13])" *) LUT4 i6801_2_lut (.A(pci_8__N_196), 
            .B(n9108), .Z(n7839));
    defparam i6801_2_lut.INIT = "0xbbbb";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6819_2_lut (.A(pco[8]), 
            .B(pci_8__N_196), .Z(n7596));
    defparam i6819_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@34(58[4],63[13])" *) LUT4 i6671_3_lut (.A(\din[8] ), 
            .B(\pci[8] ), .C(n10260), .Z(n7595));
    defparam i6671_3_lut.INIT = "0xacac";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6815_2_lut (.A(pco[7]), 
            .B(pci_8__N_196), .Z(n7598));
    defparam i6815_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6827_2_lut (.A(pco[10]), 
            .B(pci_8__N_196), .Z(n7592));
    defparam i6827_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@34(58[4],63[13])" *) LUT4 i22_3_lut (.A(\intmem[10] ), 
            .B(\extmem[10] ), .C(pi), .Z(n8));
    defparam i22_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@34(58[4],63[13])" *) LUT4 i21_3_lut (.A(\pci_15__N_189[15] ), 
            .B(n8), .C(pci_8__N_196), .Z(n8211));
    defparam i21_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6826_2_lut (.A(pco[9]), 
            .B(pci_8__N_196), .Z(n7594));
    defparam i6826_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@34(58[4],63[13])" *) LUT4 i6669_3_lut (.A(\pci_15__N_189[15] ), 
            .B(\pci[9] ), .C(pci_8__N_196), .Z(n7593));
    defparam i6669_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6790_2_lut (.A(pco[12]), 
            .B(pci_8__N_196), .Z(n7588));
    defparam i6790_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@34(58[4],63[13])" *) LUT4 i6663_3_lut (.A(\pci_15__N_189[15] ), 
            .B(\pci[12] ), .C(pci_8__N_196), .Z(n7587));
    defparam i6663_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6786_2_lut (.A(pco[11]), 
            .B(pci_8__N_196), .Z(n7590));
    defparam i6786_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@34(58[4],63[13])" *) LUT4 i6665_3_lut (.A(\pci_15__N_189[15] ), 
            .B(\pci[11] ), .C(pci_8__N_196), .Z(n7589));
    defparam i6665_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6799_2_lut (.A(pco[14]), 
            .B(pci_8__N_196), .Z(n7584));
    defparam i6799_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@34(58[4],63[13])" *) LUT4 i6659_3_lut (.A(\pci_15__N_189[15] ), 
            .B(\pci[14] ), .C(pci_8__N_196), .Z(n7583));
    defparam i6659_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6794_2_lut (.A(pco[13]), 
            .B(pci_8__N_196), .Z(n7586));
    defparam i6794_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@34(58[4],63[13])" *) LUT4 i6661_3_lut (.A(\din[13] ), 
            .B(\pci[13] ), .C(n10260), .Z(n7585));
    defparam i6661_3_lut.INIT = "0xacac";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i1_4_lut (.A(n9503), .B(n8741), 
            .C(n9112), .D(n12), .Z(n9441));
    defparam i1_4_lut.INIT = "0x0010";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut_adj_94 (.A(n9441), 
            .B(itaken), .C(is0), .D(pi_N_675), .Z(n9108));
    defparam i1_4_lut_adj_94.INIT = "0x0002";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@34(39[19],39[29])" *) LUT4 i45_3_lut (.A(state_0), 
            .B(state_1), .C(\opc15_8[5] ), .Z(n40));
    defparam i45_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1_4_lut_adj_95 (.A(n24), 
            .B(itaken), .C(n2696), .D(is0), .Z(pci_8__N_196));
    defparam i1_4_lut_adj_95.INIT = "0x0020";
    (* lut_function="(!((B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i6818_2_lut (.A(pco[15]), 
            .B(pci_8__N_196), .Z(n7582));
    defparam i6818_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@34(58[4],63[13])" *) LUT4 i6657_3_lut (.A(\din[15] ), 
            .B(\pci[15] ), .C(n10260), .Z(n7581));
    defparam i6657_3_lut.INIT = "0xacac";
    (* lut_function="((B+!(C))+!A)", lineinfo="@34(39[19],39[29])" *) LUT4 i1_2_lut_3_lut (.A(\opc15_8[7] ), 
            .B(\opc15_8[6] ), .C(n40), .Z(n9112));
    defparam i1_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!(A+!(B (C)+!B (C+!(D)))))" *) LUT4 i9790_4_lut (.A(int), 
            .B(n14), .C(n24), .D(n9581), .Z(pco_0__N_228));
    defparam i9790_4_lut.INIT = "0x5051";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@34(58[4],63[13])" *) LUT4 i9004_3_lut_4_lut (.A(pci_8__N_196), 
            .B(pi), .C(is0), .D(vs), .Z(n10260));
    defparam i9004_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A+(B+(C)))", lineinfo="@34(39[19],39[29])" *) LUT4 i3_3_lut (.A(n13), 
            .B(n4), .C(\opc15_8[5] ), .Z(we_N_662));
    defparam i3_3_lut.INIT = "0xfefe";
    (* syn_use_carry_chain=1, lineinfo="@34(58[4],63[13])" *) FD1P3XZ pco_15__I_18 (.D(pco_15__N_197[0]), 
            .SP(pco_0__N_228), .CK(C), .SR(reset), .Q(pco[0]));
    defparam pco_15__I_18.REGSET = "RESET";
    defparam pco_15__I_18.SRMODE = "ASYNC";
    
endmodule

//
// Verilog Description of module ec16_mc
//

module ec16_mc (input [7:0]opc15_8, input n12, input n4, input n10, 
            output n9171, input n6, output n8751, input n2784, input n9587, 
            output se_N_666, output se_N_667, input se_N_668, input state_1, 
            output se, output n5111, input we_N_662, output n2568, output pi_N_675, 
            output pi, input [15:0]extmem, input state_r, input n8, 
            output n16, output n9503, input n9507, output n12_adj_25, 
            input n40, output n2696, input state_0, input branch, output n8741, 
            output n24, input n8792, output n9581, output n14, output lic5, 
            output n19, output n1265, input ai_1__N_70, output n13, 
            input iw_N_670, output iw, input n8743, output ir, output n12_adj_26, 
            output n8066, output n9, input n14_adj_27, input n14_adj_28, 
            output n33, input n5, output n9_adj_29, output ai_0__N_71, 
            output n21, input state_2, output we, input n5101, input int, 
            input n5314, output br_rd_N_665, output addr_0__N_16, output n9158, 
            output \ai[1] , input [15:0]intmem, output n11340, output n2, 
            output n2_adj_30, output n2_adj_31, output n11568, output n11556, 
            output n11508, output n11502, output n11496, output n11484, 
            output n11472, output n11466, output n11460, output n11364, 
            output n11358, output n11346, output dout_0__N_60);
    
    
    wire n14_c, n6_adj_758, n11, n4_adj_759, n9609, iw_N_671, n5105, 
        ir_N_673, ai_1__N_68, n9224, ai_1__N_69, n11_adj_766;
    
    (* lineinfo="@33(319[17],319[29])" *) ec16_dec_spf inst_dec_spf (opc15_8[4], 
            opc15_8[5], n12, n4, n10, n9171, n6, n14_c, n6_adj_758, 
            n8751, opc15_8[1], opc15_8[2], n11, opc15_8[3], n2784, 
            n9587);
    (* lineinfo="@33(387[16],387[27])" *) ec16_dec_se inst_dec_se (se_N_666, 
            se_N_667, se_N_668, state_1, se);
    (* lineinfo="@33(436[17],436[29])" *) ec16_dec_rti inst_dec_rti (n5111, 
            opc15_8[2], we_N_662, opc15_8[1], n2568);
    (* lineinfo="@33(260[16],260[27])" *) ec16_dec_pi inst_dec_pi (opc15_8[4], 
            pi_N_675, opc15_8[5], pi, opc15_8[7], state_1, opc15_8[6], 
            opc15_8[1]);
    (* lineinfo="@33(270[16],270[27])" *) ec16_dec_pf inst_dec_pf (opc15_8[7], 
            opc15_8[1], extmem[13], opc15_8[5], n4_adj_759, n4, state_r, 
            n6_adj_758, n9609, n8, n16, n9503, n9507, n12_adj_25, 
            n40, n2696, opc15_8[6], state_0, state_1, branch, pi_N_675, 
            opc15_8[2], n8741, n24, n8792, n9581, n14, lic5);
    (* lineinfo="@33(310[16],310[27])" *) ec16_dec_oe inst_dec_oe (opc15_8[7], 
            branch, state_1, opc15_8[6], n19, state_0, n1265);
    (* lineinfo="@33(345[16],345[27])" *) ec16_dec_iw inst_dec_iw (n12, ai_1__N_70, 
            n13, n11, iw_N_670, iw_N_671, iw, n5105, n8743, se_N_667, 
            n6);
    (* lineinfo="@33(353[16],353[27])" *) ec16_dec_ir inst_dec_ir (opc15_8[6], 
            extmem[13], opc15_8[7], n4_adj_759, state_1, state_0, 
            ir_N_673, ir);
    (* lineinfo="@33(409[17],409[29])" *) ec16_dec_iee inst_dec_iee (opc15_8[1], 
            n12_adj_26, opc15_8[3], opc15_8[2], n8066);
    (* lineinfo="@33(336[16],336[27])" *) ec16_dec_ia inst_dec_ia (opc15_8[0], 
            opc15_8[1], n9, n10, n14_adj_27, se_N_666, state_1, 
            n14_adj_28, n33, n5, n6, n12_adj_26, state_r, n9_adj_29, 
            ai_1__N_68, ai_0__N_71, state_0, n21, n14_c, ir_N_673, 
            state_2, n11, n9224, n5111);
    (* lineinfo="@33(289[16],289[27])" *) ec16_dec_ew inst_dec_ew (state_1, 
            opc15_8[0], ai_1__N_69, opc15_8[3], opc15_8[4], n13, opc15_8[1], 
            opc15_8[2], n11_adj_766, we_N_662, we, n2784, iw_N_671);
    (* lineinfo="@33(297[16],297[27])" *) ec16_dec_er inst_dec_er (state_0, 
            extmem[9], n6_adj_758, n12, n9609, we_N_662, n11_adj_766, 
            n5101, ai_1__N_70, int, n5314, br_rd_N_665);
    (* lineinfo="@33(281[16],281[27])" *) ec16_dec_ea inst_dec_ea (state_1, 
            opc15_8[1], n5105, opc15_8[4], opc15_8[5], opc15_8[7], 
            opc15_8[6], n12_adj_26, se_N_667, n14_c, n10, addr_0__N_16);
    (* lineinfo="@33(395[16],395[27])" *) ec16_dec_ce inst_dec_ce (opc15_8[1], 
            n14_adj_27, opc15_8[3], opc15_8[2], n9158);
    (* lineinfo="@33(362[16],362[27])" *) ec16_dec_ai inst_dec_ai (ai_0__N_71, 
            \ai[1] , {intmem}, {extmem}, n11340, n2, n2_adj_30, 
            n2_adj_31, n11568, n11556, n11508, n11502, n11496, n11484, 
            n11472, n11466, n11460, n11364, n11358, n11346, state_2, 
            opc15_8[0], n14_c, n11_adj_766, n9224, state_1, opc15_8[1], 
            n2784, ai_1__N_68, ai_1__N_69, ai_1__N_70);
    (* lineinfo="@33(371[16],371[27])" *) ec16_dec_ae inst_dec_ae ({opc15_8}, 
            n5, state_2, state_1, dout_0__N_60);
    
endmodule

//
// Verilog Description of module ec16_dec_spf
//

module ec16_dec_spf (input \opc15_8[4] , input \opc15_8[5] , input n12, 
            input n4, input n10, output n9171, input n6, input n14, 
            input n6_adj_24, output n8751, input \opc15_8[1] , input \opc15_8[2] , 
            output n11, input \opc15_8[3] , input n2784, input n9587);
    
    
    wire n12_c, n9211;
    
    (* lut_function="(A+!(B))", lineinfo="@24(34[17],34[68])" *) LUT4 equal_7_i12_2_lut (.A(\opc15_8[4] ), 
            .B(\opc15_8[5] ), .Z(n12_c));
    defparam equal_7_i12_2_lut.INIT = "0xbbbb";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@24(34[17],34[68])" *) LUT4 i3_4_lut (.A(n12), 
            .B(n4), .C(n12_c), .D(n10), .Z(n9171));
    defparam i3_4_lut.INIT = "0xfffd";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1_4_lut (.A(n6), .B(n9211), 
            .C(n14), .D(n6_adj_24), .Z(n8751));
    defparam i1_4_lut.INIT = "0xccc8";
    (* lut_function="(A+(B))", lineinfo="@24(31[17],31[59])" *) LUT4 equal_4_i11_2_lut (.A(\opc15_8[1] ), 
            .B(\opc15_8[2] ), .Z(n11));
    defparam equal_4_i11_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@24(31[17],31[59])" *) LUT4 i1_3_lut_4_lut (.A(\opc15_8[3] ), 
            .B(n2784), .C(n11), .D(n9587), .Z(n9211));
    defparam i1_3_lut_4_lut.INIT = "0xfeff";
    
endmodule

//
// Verilog Description of module ec16_dec_se
//

module ec16_dec_se (input se_N_666, input se_N_667, input se_N_668, input state_1, 
            output se);
    
    
    (* lut_function="(!(A (B (C)+!B !((D)+!C))))" *) LUT4 se_I_0 (.A(se_N_666), 
            .B(se_N_667), .C(se_N_668), .D(state_1), .Z(se));
    defparam se_I_0.INIT = "0x7f5f";
    
endmodule

//
// Verilog Description of module ec16_dec_rti
//

module ec16_dec_rti (input n5111, input \opc15_8[2] , input we_N_662, 
            input \opc15_8[1] , output n2568);
    
    
    (* lut_function="(((C+(D))+!B)+!A)", lineinfo="@21(27[18],27[60])" *) LUT4 i3_4_lut (.A(n5111), 
            .B(\opc15_8[2] ), .C(we_N_662), .D(\opc15_8[1] ), .Z(n2568));
    defparam i3_4_lut.INIT = "0xfff7";
    
endmodule

//
// Verilog Description of module ec16_dec_pi
//

module ec16_dec_pi (input \opc15_8[4] , input pi_N_675, input \opc15_8[5] , 
            output pi, input \opc15_8[7] , input state_1, input \opc15_8[6] , 
            input \opc15_8[1] );
    
    
    wire pi_N_676;
    
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))", lineinfo="@20(36[9],37[31])" *) LUT4 opc15_8_4__I_0 (.A(\opc15_8[4] ), 
            .B(pi_N_675), .C(pi_N_676), .D(\opc15_8[5] ), .Z(pi));
    defparam opc15_8_4__I_0.INIT = "0x5044";
    (* lut_function="(!(((C+(D))+!B)+!A))", lineinfo="@20(36[9],37[31])" *) LUT4 i9403_3_lut_4_lut (.A(\opc15_8[7] ), 
            .B(state_1), .C(\opc15_8[6] ), .D(\opc15_8[1] ), .Z(pi_N_676));
    defparam i9403_3_lut_4_lut.INIT = "0x0008";
    
endmodule

//
// Verilog Description of module ec16_dec_pf
//

module ec16_dec_pf (input \opc15_8[7] , input \opc15_8[1] , input \extmem[13] , 
            input \opc15_8[5] , output n4, input n4_adj_23, input state_r, 
            input n6, output n9609, input n8, output n16, output n9503, 
            input n9507, output n12, input n40, output n2696, input \opc15_8[6] , 
            input state_0, input state_1, input branch, output pi_N_675, 
            input \opc15_8[2] , output n8741, output n24, input n8792, 
            output n9581, output n14, output lic5);
    
    
    wire n9190, n9473;
    
    (* lut_function="(A (B ((D)+!C)+!B !(C)))" *) LUT4 i1_4_lut (.A(\opc15_8[7] ), 
            .B(\opc15_8[1] ), .C(\extmem[13] ), .D(\opc15_8[5] ), .Z(n4));
    defparam i1_4_lut.INIT = "0x8a0a";
    (* lut_function="(!(A (B (C)+!B (C+!(D)))+!A (C)))", lineinfo="@19(35[17],35[42])" *) LUT4 i1_3_lut_4_lut (.A(\opc15_8[5] ), 
            .B(n4_adj_23), .C(state_r), .D(n6), .Z(n9609));
    defparam i1_3_lut_4_lut.INIT = "0x0f0d";
    (* lut_function="(A+(B))", lineinfo="@19(40[11],45[21])" *) LUT4 i1_2_lut (.A(n8), 
            .B(n16), .Z(n9503));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C)))", lineinfo="@19(40[11],45[21])" *) LUT4 i1_4_lut_adj_87 (.A(n9507), 
            .B(n9503), .C(n12), .D(n40), .Z(n2696));
    defparam i1_4_lut_adj_87.INIT = "0xfefc";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i3_3_lut_4_lut (.A(\opc15_8[5] ), 
            .B(\opc15_8[6] ), .C(\opc15_8[7] ), .D(state_0), .Z(n9190));
    defparam i3_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut_adj_88 (.A(\opc15_8[5] ), 
            .B(\opc15_8[6] ), .C(\opc15_8[7] ), .D(state_1), .Z(n12));
    defparam i1_3_lut_4_lut_adj_88.INIT = "0x1000";
    (* lut_function="(A (B (C (D))))", lineinfo="@19(50[6],50[31])" *) LUT4 i1_3_lut_4_lut_adj_89 (.A(\opc15_8[6] ), 
            .B(\opc15_8[7] ), .C(branch), .D(state_0), .Z(pi_N_675));
    defparam i1_3_lut_4_lut_adj_89.INIT = "0x8000";
    (* lut_function="(!(A+!(B (C)+!B (C (D)))))" *) LUT4 i1_4_lut_adj_90 (.A(\opc15_8[6] ), 
            .B(\opc15_8[2] ), .C(n9473), .D(\opc15_8[5] ), .Z(n8741));
    defparam i1_4_lut_adj_90.INIT = "0x5040";
    (* lut_function="(A+(B))", lineinfo="@19(48[5],50[32])" *) LUT4 i26_2_lut (.A(n8741), 
            .B(pi_N_675), .Z(n24));
    defparam i26_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_91 (.A(\opc15_8[7] ), .B(state_1), 
            .Z(n9473));
    defparam i1_2_lut_adj_91.INIT = "0x8888";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i1_4_lut_adj_92 (.A(\opc15_8[7] ), 
            .B(\opc15_8[6] ), .C(\extmem[13] ), .D(n8792), .Z(n16));
    defparam i1_4_lut_adj_92.INIT = "0x2000";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@19(40[11],45[21])" *) LUT4 i1_4_lut_adj_93 (.A(n16), 
            .B(n12), .C(n9190), .D(n8), .Z(n9581));
    defparam i1_4_lut_adj_93.INIT = "0xfffe";
    (* lut_function="(!(((C+!(D))+!B)+!A))", lineinfo="@19(35[17],35[42])" *) LUT4 i16_2_lut_3_lut_4_lut (.A(\opc15_8[5] ), 
            .B(\opc15_8[7] ), .C(\opc15_8[6] ), .D(state_1), .Z(n14));
    defparam i16_2_lut_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(A (B (C (D))))", lineinfo="@19(50[6],50[31])" *) LUT4 o6_I_0_4_lut (.A(\opc15_8[6] ), 
            .B(\opc15_8[7] ), .C(branch), .D(state_1), .Z(lic5));
    defparam o6_I_0_4_lut.INIT = "0x8000";
    
endmodule

//
// Verilog Description of module ec16_dec_oe
//

module ec16_dec_oe (input \opc15_8[7] , input branch, input state_1, input \opc15_8[6] , 
            output n19, input state_0, output n1265);
    
    
    (* lut_function="(!(A (B (C (D))+!B (D))+!A (C+!(D))))" *) LUT4 i30_4_lut_4_lut (.A(\opc15_8[7] ), 
            .B(branch), .C(state_1), .D(\opc15_8[6] ), .Z(n19));
    defparam i30_4_lut_4_lut.INIT = "0x0daa";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (C (D)))" *) LUT4 i1_4_lut_4_lut (.A(\opc15_8[7] ), 
            .B(branch), .C(\opc15_8[6] ), .D(state_0), .Z(n1265));
    defparam i1_4_lut_4_lut.INIT = "0xda00";
    
endmodule

//
// Verilog Description of module ec16_dec_iw
//

module ec16_dec_iw (input n12, input ai_1__N_70, input n13, input n11, 
            input iw_N_670, input iw_N_671, output iw, input n5105, 
            input n8743, input se_N_667, input n6);
    
    
    wire iw_N_669, iw_N_672;
    
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@17(33[17],33[43])" *) LUT4 i3_4_lut (.A(n12), 
            .B(ai_1__N_70), .C(n13), .D(n11), .Z(iw_N_669));
    defparam i3_4_lut.INIT = "0xfffd";
    (* lut_function="(!(A (B (C (D)))))" *) LUT4 iw_I_0 (.A(iw_N_669), .B(iw_N_670), 
            .C(iw_N_671), .D(iw_N_672), .Z(iw));
    defparam iw_I_0.INIT = "0x7fff";
    (* lut_function="(A (B (C+(D)))+!A (B))" *) LUT4 i1_4_lut (.A(n5105), 
            .B(n8743), .C(se_N_667), .D(n6), .Z(iw_N_672));
    defparam i1_4_lut.INIT = "0xccc4";
    
endmodule

//
// Verilog Description of module ec16_dec_ir
//

module ec16_dec_ir (input \opc15_8[6] , input \extmem[13] , input \opc15_8[7] , 
            input n4, input state_1, input state_0, input ir_N_673, 
            output ir);
    
    
    wire ir_N_674;
    
    (* lut_function="(!(A (B+(C))+!A !(D)))", lineinfo="@16(38[8],38[49])" *) LUT4 i1_4_lut (.A(\opc15_8[6] ), 
            .B(\extmem[13] ), .C(\opc15_8[7] ), .D(n4), .Z(ir_N_674));
    defparam i1_4_lut.INIT = "0x5702";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))", lineinfo="@16(38[8],38[49])" *) LUT4 state_1_I_0 (.A(state_1), 
            .B(state_0), .C(ir_N_673), .D(ir_N_674), .Z(ir));
    defparam state_1_I_0.INIT = "0xeca0";
    
endmodule

//
// Verilog Description of module ec16_dec_iee
//

module ec16_dec_iee (input \opc15_8[1] , input n12, input \opc15_8[3] , 
            input \opc15_8[2] , output n8066);
    
    
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@14(26[18],26[46])" *) LUT4 i2_3_lut_4_lut (.A(\opc15_8[1] ), 
            .B(n12), .C(\opc15_8[3] ), .D(\opc15_8[2] ), .Z(n8066));
    defparam i2_3_lut_4_lut.INIT = "0xfffd";
    
endmodule

//
// Verilog Description of module ec16_dec_ia
//

module ec16_dec_ia (input \opc15_8[0] , input \opc15_8[1] , output n9, 
            input n10, input n14, output se_N_666, input state_1, input n14_adj_20, 
            output n33, input n5, input n6, input n12, input state_r, 
            output n9_adj_21, input ai_1__N_68, output ai_0__N_71, input state_0, 
            output n21, input n14_adj_22, output ir_N_673, input state_2, 
            input n11, output n9224, output n5111);
    
    
    (* lut_function="(A+!(B))", lineinfo="@11(31[17],31[43])" *) LUT4 equal_491_i9_2_lut (.A(\opc15_8[0] ), 
            .B(\opc15_8[1] ), .Z(n9));
    defparam equal_491_i9_2_lut.INIT = "0xbbbb";
    (* lut_function="(A+(B+(C)))", lineinfo="@11(31[17],31[43])" *) LUT4 equal_491_i15_2_lut_3_lut (.A(n9), 
            .B(n10), .C(n14), .Z(se_N_666));
    defparam equal_491_i15_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+(B+((D)+!C))))", lineinfo="@11(31[17],31[43])" *) LUT4 i1_3_lut_4_lut (.A(n9), 
            .B(n10), .C(state_1), .D(n14_adj_20), .Z(n33));
    defparam i1_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))", lineinfo="@11(31[17],31[43])" *) LUT4 i11_3_lut_4_lut (.A(n5), 
            .B(n6), .C(n12), .D(state_r), .Z(n9_adj_21));
    defparam i11_3_lut_4_lut.INIT = "0xff01";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))", lineinfo="@11(31[17],31[43])" *) LUT4 i4399_3_lut_4_lut (.A(n5), 
            .B(n6), .C(n14), .D(ai_1__N_68), .Z(ai_0__N_71));
    defparam i4399_3_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(!(A+(B+((D)+!C))))", lineinfo="@11(34[17],34[43])" *) LUT4 i1_3_lut_4_lut_adj_86 (.A(n5), 
            .B(n10), .C(state_0), .D(n14_adj_20), .Z(n21));
    defparam i1_3_lut_4_lut_adj_86.INIT = "0x0010";
    (* lut_function="(!(A+(B+(C))))", lineinfo="@11(34[17],34[43])" *) LUT4 i8664_2_lut_3_lut (.A(n5), 
            .B(n10), .C(n14_adj_22), .Z(ir_N_673));
    defparam i8664_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="((B+(C+(D)))+!A)", lineinfo="@11(34[17],34[43])" *) LUT4 i3_4_lut (.A(state_2), 
            .B(\opc15_8[0] ), .C(n14_adj_22), .D(n11), .Z(n9224));
    defparam i3_4_lut.INIT = "0xfffd";
    (* lut_function="(A (B))" *) LUT4 i4162_2_lut (.A(state_2), .B(\opc15_8[0] ), 
            .Z(n5111));
    defparam i4162_2_lut.INIT = "0x8888";
    
endmodule

//
// Verilog Description of module ec16_dec_ew
//

module ec16_dec_ew (input state_1, input \opc15_8[0] , output ai_1__N_69, 
            input \opc15_8[3] , input \opc15_8[4] , output n13, input \opc15_8[1] , 
            input \opc15_8[2] , output n11, input we_N_662, output we, 
            input n2784, output iw_N_671);
    
    
    (* lut_function="((B)+!A)", lineinfo="@10(27[17],27[59])" *) LUT4 equal_3_i10_2_lut (.A(state_1), 
            .B(\opc15_8[0] ), .Z(ai_1__N_69));
    defparam equal_3_i10_2_lut.INIT = "0xdddd";
    (* lut_function="(A+(B))", lineinfo="@10(27[17],27[59])" *) LUT4 equal_3_i13_2_lut (.A(\opc15_8[3] ), 
            .B(\opc15_8[4] ), .Z(n13));
    defparam equal_3_i13_2_lut.INIT = "0xeeee";
    (* lut_function="((B)+!A)", lineinfo="@10(27[17],27[59])" *) LUT4 equal_3_i11_2_lut (.A(\opc15_8[1] ), 
            .B(\opc15_8[2] ), .Z(n11));
    defparam equal_3_i11_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A+(B+(C))))", lineinfo="@10(27[17],27[59])" *) LUT4 we_I_0_3_lut (.A(ai_1__N_69), 
            .B(n11), .C(we_N_662), .Z(we));
    defparam we_I_0_3_lut.INIT = "0x0101";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@10(27[17],27[59])" *) LUT4 equal_482_i17_2_lut_3_lut_4_lut (.A(ai_1__N_69), 
            .B(n11), .C(n2784), .D(\opc15_8[3] ), .Z(iw_N_671));
    defparam equal_482_i17_2_lut_3_lut_4_lut.INIT = "0xfffe";
    
endmodule

//
// Verilog Description of module ec16_dec_er
//

module ec16_dec_er (input state_0, input \extmem[9] , output n6, input n12, 
            input n9609, input we_N_662, input n11, input n5101, input ai_1__N_70, 
            input int, input n5314, output br_rd_N_665);
    
    
    wire n9611, n27;
    
    (* lut_function="((B)+!A)", lineinfo="@9(41[17],41[65])" *) LUT4 i1217_2_lut (.A(state_0), 
            .B(\extmem[9] ), .Z(n6));
    defparam i1217_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B (C+(D)))+!A (B))", lineinfo="@9(43[8],44[60])" *) LUT4 i1_4_lut (.A(n12), 
            .B(n9609), .C(we_N_662), .D(n11), .Z(n9611));
    defparam i1_4_lut.INIT = "0xccc4";
    (* lut_function="((B (C))+!A)", lineinfo="@9(43[8],44[60])" *) LUT4 i1_3_lut (.A(state_0), 
            .B(n5101), .C(ai_1__N_70), .Z(n27));
    defparam i1_3_lut.INIT = "0xd5d5";
    (* lut_function="(A+(B (C (D))))", lineinfo="@9(43[8],44[60])" *) LUT4 i1_4_lut_adj_85 (.A(int), 
            .B(n5314), .C(n27), .D(n9611), .Z(br_rd_N_665));
    defparam i1_4_lut_adj_85.INIT = "0xeaaa";
    
endmodule

//
// Verilog Description of module ec16_dec_ea
//

module ec16_dec_ea (input state_1, input \opc15_8[1] , output n5105, input \opc15_8[4] , 
            input \opc15_8[5] , input \opc15_8[7] , input \opc15_8[6] , 
            output n12, output se_N_667, output n14, input n10, output addr_0__N_16);
    
    
    (* lut_function="(A (B))" *) LUT4 i4156_2_lut (.A(state_1), .B(\opc15_8[1] ), 
            .Z(n5105));
    defparam i4156_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@8(30[17],30[58])" *) LUT4 equal_3_i12_2_lut_3_lut_4_lut (.A(\opc15_8[4] ), 
            .B(\opc15_8[5] ), .C(\opc15_8[7] ), .D(\opc15_8[6] ), .Z(n12));
    defparam equal_3_i12_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@8(30[17],30[58])" *) LUT4 equal_4_i7_2_lut_3_lut_4_lut (.A(\opc15_8[4] ), 
            .B(\opc15_8[5] ), .C(\opc15_8[7] ), .D(\opc15_8[6] ), .Z(se_N_667));
    defparam equal_4_i7_2_lut_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(((C+(D))+!B)+!A)", lineinfo="@8(30[17],30[58])" *) LUT4 i1_3_lut_4_lut (.A(state_1), 
            .B(\opc15_8[1] ), .C(n14), .D(n10), .Z(addr_0__N_16));
    defparam i1_3_lut_4_lut.INIT = "0xfff7";
    (* lut_function="(A+(B+((D)+!C)))", lineinfo="@8(30[17],30[58])" *) LUT4 equal_3_i14_2_lut_3_lut_4_lut (.A(\opc15_8[4] ), 
            .B(\opc15_8[5] ), .C(\opc15_8[7] ), .D(\opc15_8[6] ), .Z(n14));
    defparam equal_3_i14_2_lut_3_lut_4_lut.INIT = "0xffef";
    
endmodule

//
// Verilog Description of module ec16_dec_ce
//

module ec16_dec_ce (input \opc15_8[1] , input n14, input \opc15_8[3] , 
            input \opc15_8[2] , output n9158);
    
    
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@6(26[17],26[45])" *) LUT4 i2_3_lut_4_lut (.A(\opc15_8[1] ), 
            .B(n14), .C(\opc15_8[3] ), .D(\opc15_8[2] ), .Z(n9158));
    defparam i2_3_lut_4_lut.INIT = "0xfffe";
    
endmodule

//
// Verilog Description of module ec16_dec_ai
//

module ec16_dec_ai (input ai_0__N_71, output \ai[1] , input [15:0]intmem, 
            input [15:0]extmem, output n11340, output n2, output n2_adj_18, 
            output n2_adj_19, output n11568, output n11556, output n11508, 
            output n11502, output n11496, output n11484, output n11472, 
            output n11466, output n11460, output n11364, output n11358, 
            output n11346, input state_2, input \opc15_8[0] , input n14, 
            input n11, input n9224, input state_1, input \opc15_8[1] , 
            input n2784, output ai_1__N_68, input ai_1__N_69, input ai_1__N_70);
    
    
    wire ai_1__N_67;
    
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_2_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[14]), .D(extmem[14]), .Z(n11340));
    defparam \ai[0]_bdd_4_lut_2_4_lut .INIT = "0xd951";
    (* lut_function="(A (C)+!A (B))" *) LUT4 mux_4_Mux_5_i2_3_lut_3_lut (.A(ai_0__N_71), 
            .B(intmem[5]), .C(extmem[5]), .Z(n2));
    defparam mux_4_Mux_5_i2_3_lut_3_lut.INIT = "0xe4e4";
    (* lut_function="(A (C)+!A (B))" *) LUT4 mux_4_Mux_6_i2_3_lut_3_lut (.A(ai_0__N_71), 
            .B(intmem[6]), .C(extmem[6]), .Z(n2_adj_18));
    defparam mux_4_Mux_6_i2_3_lut_3_lut.INIT = "0xe4e4";
    (* lut_function="(A (C)+!A (B))" *) LUT4 mux_4_Mux_7_i2_3_lut_3_lut (.A(ai_0__N_71), 
            .B(intmem[7]), .C(extmem[7]), .Z(n2_adj_19));
    defparam mux_4_Mux_7_i2_3_lut_3_lut.INIT = "0xe4e4";
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[10]), .D(extmem[10]), .Z(n11568));
    defparam \ai[0]_bdd_4_lut_4_lut .INIT = "0xd951";
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_13_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[9]), .D(extmem[9]), .Z(n11556));
    defparam \ai[0]_bdd_4_lut_13_4_lut .INIT = "0xd951";
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_12_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[13]), .D(extmem[13]), .Z(n11508));
    defparam \ai[0]_bdd_4_lut_12_4_lut .INIT = "0xd951";
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_11_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[8]), .D(extmem[8]), .Z(n11502));
    defparam \ai[0]_bdd_4_lut_11_4_lut .INIT = "0xd951";
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_10_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[4]), .D(extmem[4]), .Z(n11496));
    defparam \ai[0]_bdd_4_lut_10_4_lut .INIT = "0xd951";
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_9_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[3]), .D(extmem[3]), .Z(n11484));
    defparam \ai[0]_bdd_4_lut_9_4_lut .INIT = "0xd951";
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_8_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[2]), .D(extmem[2]), .Z(n11472));
    defparam \ai[0]_bdd_4_lut_8_4_lut .INIT = "0xd951";
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_7_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[1]), .D(extmem[1]), .Z(n11466));
    defparam \ai[0]_bdd_4_lut_7_4_lut .INIT = "0xd951";
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_6_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[0]), .D(extmem[0]), .Z(n11460));
    defparam \ai[0]_bdd_4_lut_6_4_lut .INIT = "0xd951";
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_5_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[12]), .D(extmem[12]), .Z(n11364));
    defparam \ai[0]_bdd_4_lut_5_4_lut .INIT = "0xd951";
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_4_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[11]), .D(extmem[11]), .Z(n11358));
    defparam \ai[0]_bdd_4_lut_4_4_lut .INIT = "0xd951";
    (* lut_function="(A (B (D))+!A ((C)+!B))" *) LUT4 \ai[0]_bdd_4_lut_3_4_lut  (.A(ai_0__N_71), 
            .B(\ai[1] ), .C(intmem[15]), .D(extmem[15]), .Z(n11346));
    defparam \ai[0]_bdd_4_lut_3_4_lut .INIT = "0xd951";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i2_3_lut_4_lut (.A(state_2), 
            .B(\opc15_8[0] ), .C(n14), .D(n11), .Z(ai_1__N_67));
    defparam i2_3_lut_4_lut.INIT = "0xfff7";
    (* lut_function="(A ((C+(D))+!B))" *) LUT4 i4070_4_lut (.A(n9224), .B(state_1), 
            .C(\opc15_8[1] ), .D(n2784), .Z(ai_1__N_68));
    defparam i4070_4_lut.INIT = "0xaaa2";
    (* lut_function="(!(A (B (C+(D)))))" *) LUT4 ai_1__I_0 (.A(ai_1__N_67), 
            .B(ai_1__N_68), .C(ai_1__N_69), .D(ai_1__N_70), .Z(\ai[1] ));
    defparam ai_1__I_0.INIT = "0x777f";
    
endmodule

//
// Verilog Description of module ec16_dec_ae
//

module ec16_dec_ae (input [7:0]opc15_8, input n5, input state_2, input state_1, 
            output dout_0__N_60);
    
    
    wire n2901, n10413, n2904, n42, n8, n10909, n7;
    
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i79_4_lut (.A(opc15_8[3]), 
            .B(opc15_8[1]), .C(opc15_8[4]), .D(opc15_8[2]), .Z(n2901));
    defparam i79_4_lut.INIT = "0xc5ca";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i9428_3_lut (.A(opc15_8[4]), 
            .B(opc15_8[3]), .C(opc15_8[2]), .Z(n10413));
    defparam i9428_3_lut.INIT = "0x2020";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))" *) LUT4 i1964_3_lut (.A(n2901), 
            .B(opc15_8[0]), .C(opc15_8[5]), .Z(n2904));
    defparam i1964_3_lut.INIT = "0x3535";
    (* lut_function="(!(A (B (C+(D))+!B !(C+!(D)))+!A (B+!(C))))" *) LUT4 i85_4_lut (.A(n10413), 
            .B(opc15_8[4]), .C(opc15_8[5]), .D(n5), .Z(n42));
    defparam i85_4_lut.INIT = "0x303a";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i3_3_lut (.A(opc15_8[2]), .B(state_2), 
            .C(opc15_8[4]), .Z(n8));
    defparam i3_3_lut.INIT = "0x0404";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i9604_4_lut (.A(n42), 
            .B(n2904), .C(opc15_8[6]), .D(state_1), .Z(n10909));
    defparam i9604_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i9605_4_lut (.A(n10909), 
            .B(n7), .C(opc15_8[7]), .D(n8), .Z(dout_0__N_60));
    defparam i9605_4_lut.INIT = "0xca0a";
    (* lut_function="(!(A+(B ((D)+!C)+!B (C+(D)))))" *) LUT4 i8669_3_lut_4_lut (.A(opc15_8[6]), 
            .B(opc15_8[1]), .C(opc15_8[0]), .D(opc15_8[5]), .Z(n7));
    defparam i8669_3_lut_4_lut.INIT = "0x0041";
    
endmodule

//
// Verilog Description of module ec16_intmem
//

module ec16_intmem (input [7:0]intmem_ai, input [15:0]intmem_di, output [15:0]intmem, 
            input RCLK, input iw, input ir, input VCC_net, input GND_net);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire RCLK;
    
    wire GND_net_2;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\up/intmemory/ram", ECO_MEM_SIZE="[16, 256]", ECO_MEM_BLOCK_SIZE="[16, 256]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B intmem_ai_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(GND_net_2), .RADDR8(GND_net_2), .RADDR7(intmem_ai[7]), 
            .RADDR6(intmem_ai[6]), .RADDR5(intmem_ai[5]), .RADDR4(intmem_ai[4]), 
            .RADDR3(intmem_ai[3]), .RADDR2(intmem_ai[2]), .RADDR1(intmem_ai[1]), 
            .RADDR0(intmem_ai[0]), .WADDR10(GND_net_2), .WADDR9(GND_net_2), 
            .WADDR8(GND_net_2), .WADDR7(intmem_ai[7]), .WADDR6(intmem_ai[6]), 
            .WADDR5(intmem_ai[5]), .WADDR4(intmem_ai[4]), .WADDR3(intmem_ai[3]), 
            .WADDR2(intmem_ai[2]), .WADDR1(intmem_ai[1]), .WADDR0(intmem_ai[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(intmem_di[15]), 
            .WDATA14(intmem_di[14]), .WDATA13(intmem_di[13]), .WDATA12(intmem_di[12]), 
            .WDATA11(intmem_di[11]), .WDATA10(intmem_di[10]), .WDATA9(intmem_di[9]), 
            .WDATA8(intmem_di[8]), .WDATA7(intmem_di[7]), .WDATA6(intmem_di[6]), 
            .WDATA5(intmem_di[5]), .WDATA4(intmem_di[4]), .WDATA3(intmem_di[3]), 
            .WDATA2(intmem_di[2]), .WDATA1(intmem_di[1]), .WDATA0(intmem_di[0]), 
            .RCLKE(VCC_net), .RCLK(RCLK), .RE(ir), .WCLKE(VCC_net), 
            .WCLK(RCLK), .WE(iw), .RDATA15(intmem[15]), .RDATA14(intmem[14]), 
            .RDATA13(intmem[13]), .RDATA12(intmem[12]), .RDATA11(intmem[11]), 
            .RDATA10(intmem[10]), .RDATA9(intmem[9]), .RDATA8(intmem[8]), 
            .RDATA7(intmem[7]), .RDATA6(intmem[6]), .RDATA5(intmem[5]), 
            .RDATA4(intmem[4]), .RDATA3(intmem[3]), .RDATA2(intmem[2]), 
            .RDATA1(intmem[1]), .RDATA0(intmem[0]));
    defparam intmem_ai_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam intmem_ai_0__I_0.DATA_WIDTH_W = "16";
    defparam intmem_ai_0__I_0.DATA_WIDTH_R = "16";
    VLO i1 (.Z(GND_net_2));
    
endmodule

//
// Verilog Description of module ec16_intinj
//

module ec16_intinj (input vs, input \ivselff[0] , output extmem_4__N_253);
    
    
    (* lut_function="((B)+!A)", lineinfo="@31(30[9],30[49])" *) LUT4 i2_2_lut (.A(vs), 
            .B(\ivselff[0] ), .Z(extmem_4__N_253));
    defparam i2_2_lut.INIT = "0xdddd";
    
endmodule

//
// Verilog Description of module ec16_intctl
//

module ec16_intctl (output vs, output is0, input \dout[0] , input imask_0__N_576, 
            input C, input state_r, output irip, input \opc15_8[6] , 
            input \opc15_8[4] , input \opc15_8[5] , input \opc15_8[7] , 
            output n2784, input state_1, output itaken, input n9058, 
            input state_0, input \extmem[15] , output o6, input ivselff_2__N_570, 
            output [3:0]ivselff, input ivselff_3__N_569, input lic5, output n5314, 
            output n8, input n5101, output n7, output itaken_N_690, 
            output irip_adj_16, input \flags[4] , input \dout[3] , input \dout[2] , 
            input \dout[1] , input ivselff_0__N_572, output n14, output \extmem_4__N_252[1] , 
            input intinh_1_N_691, input ivselff_1__N_571, output n14_adj_17, 
            output ai_1__N_70, output se_N_668, output int, input BTN_c_3, 
            input n3028, output \ivsel[3] , input n9, output \ivsel[0] , 
            input VCC_net, input BTN_c_2, output \ivsel[1] , input BTN_c_1, 
            input n2568, input BTN_c_0, output imx);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire is2, intinh_1, n9523, irip_c, ivsel_1__N_567;
    (* lineinfo="@29(44[9],44[14])" *) wire [3:0]imask;
    
    wire n2650, ivsel_1__N_566, n5, n6;
    (* lineinfo="@29(41[9],41[14])" *) wire [3:0]ivsel;
    
    wire irip_adj_746, irr, n9117, itaken_N_688, n2772, itaken_N_687, 
        itaken_N_689, n9226, irr_adj_749, ivsel_1__N_565, VCC_net_2, 
        GND_net;
    
    (* lut_function="(A+(B))", lineinfo="@29(97[9],97[19])" *) LUT4 i1_2_lut (.A(is2), 
            .B(intinh_1), .Z(n9523));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@29(97[9],97[19])" *) LUT4 i1_4_lut (.A(irip_c), 
            .B(n9523), .C(vs), .D(is0), .Z(ivsel_1__N_567));
    defparam i1_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=436, LSE_RLINE=436, lineinfo="@29(84[3],86[10])" *) FD1P3XZ is0_I_51 (.D(is0), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net), .Q(vs));
    defparam is0_I_51.REGSET = "RESET";
    defparam is0_I_51.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))", lineinfo="@29(131[3],135[10])" *) LUT4 i1731_rep_11_2_lut (.A(n2650), 
            .B(irip), .Z(ivsel_1__N_566));
    defparam i1731_rep_11_2_lut.INIT = "0x2222";
    (* lut_function="(((C+(D))+!B)+!A)", lineinfo="@29(67[19],67[56])" *) LUT4 i1_4_lut_adj_79 (.A(\opc15_8[6] ), 
            .B(\opc15_8[4] ), .C(\opc15_8[5] ), .D(\opc15_8[7] ), .Z(n2784));
    defparam i1_4_lut_adj_79.INIT = "0xfff7";
    (* lut_function="(A+!(B (C)))", lineinfo="@29(67[19],67[56])" *) LUT4 i1_3_lut (.A(\opc15_8[7] ), 
            .B(\opc15_8[6] ), .C(state_1), .Z(n5));
    defparam i1_3_lut.INIT = "0xbfbf";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=436, LSE_RLINE=436, lineinfo="@29(91[3],93[10])" *) FD1P3XZ vs_I_0 (.D(vs), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net), .Q(is2));
    defparam vs_I_0.REGSET = "RESET";
    defparam vs_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=436, LSE_RLINE=436, lineinfo="@29(77[3],79[10])" *) FD1P3XZ itaken_I_0 (.D(itaken), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net), .Q(is0));
    defparam itaken_I_0.REGSET = "RESET";
    defparam itaken_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=436, LSE_RLINE=436, lineinfo="@29(131[3],135[10])" *) FD1P3XZ ivselff_2__I_0 (.D(ivselff_2__N_570), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net), .Q(ivselff[2]));
    defparam ivselff_2__I_0.REGSET = "RESET";
    defparam ivselff_2__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((C+(D))+!B))" *) LUT4 i2_4_lut (.A(n9058), .B(state_0), 
            .C(\opc15_8[6] ), .D(\extmem[15] ), .Z(n6));
    defparam i2_4_lut.INIT = "0xaaa2";
    (* lut_function="(A (B))" *) LUT4 opc15_8_6__I_0 (.A(\opc15_8[6] ), .B(\opc15_8[7] ), 
            .Z(o6));
    defparam opc15_8_6__I_0.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=436, LSE_RLINE=436, lineinfo="@29(131[3],135[10])" *) FD1P3XZ ivselff_3__I_0 (.D(ivselff_3__N_569), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net), .Q(ivselff[3]));
    defparam ivselff_3__I_0.REGSET = "RESET";
    defparam ivselff_3__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=436, LSE_RLINE=436, lineinfo="@29(119[3],125[10])" *) FD1P3XZ dout_3__I_0_9 (.D(\dout[3] ), 
            .SP(imask_0__N_576), .CK(C), .SR(state_r), .Q(imask[3]));
    defparam dout_3__I_0_9.REGSET = "RESET";
    defparam dout_3__I_0_9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_3_lut_adj_80 (.A(n6), .B(lic5), 
            .C(n5), .Z(n5314));
    defparam i1_3_lut_adj_80.INIT = "0x2020";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i3_3_lut (.A(n5), .B(intinh_1), 
            .C(lic5), .Z(n8));
    defparam i3_3_lut.INIT = "0x0808";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(n5101), .B(n6), .Z(n7));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@29(131[3],135[10])" *) LUT4 ivsel_2__I_0 (.A(itaken_N_690), 
            .B(irip), .Z(ivsel[2]));
    defparam ivsel_2__I_0.INIT = "0x2222";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_4_lut_adj_81 (.A(irip_adj_746), 
            .B(irip_adj_16), .C(irr), .D(imask[3]), .Z(n9117));
    defparam i1_4_lut_adj_81.INIT = "0x1000";
    (* lut_function="(!((B)+!A))", lineinfo="@29(73[12],73[86])" *) LUT4 i2_2_lut_adj_82 (.A(\flags[4] ), 
            .B(irip), .Z(itaken_N_688));
    defparam i2_2_lut_adj_82.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B+!(C+!(D))))", lineinfo="@29(73[13],73[57])" *) LUT4 i1_4_lut_adj_83 (.A(n9117), 
            .B(n2650), .C(ivsel_1__N_567), .D(n2772), .Z(itaken_N_687));
    defparam i1_4_lut_adj_83.INIT = "0xcfce";
    (* lut_function="(A (B (C))+!A (B (C (D))))", lineinfo="@29(73[12],73[86])" *) LUT4 itaken_I_55 (.A(itaken_N_687), 
            .B(itaken_N_688), .C(itaken_N_689), .D(itaken_N_690), .Z(itaken));
    defparam itaken_I_55.INIT = "0xc080";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=436, LSE_RLINE=436, lineinfo="@29(119[3],125[10])" *) FD1P3XZ dout_2__I_0_9 (.D(\dout[2] ), 
            .SP(imask_0__N_576), .CK(C), .SR(state_r), .Q(imask[2]));
    defparam dout_2__I_0_9.REGSET = "RESET";
    defparam dout_2__I_0_9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=436, LSE_RLINE=436, lineinfo="@29(119[3],125[10])" *) FD1P3XZ dout_1__I_0_9 (.D(\dout[1] ), 
            .SP(imask_0__N_576), .CK(C), .SR(state_r), .Q(imask[1]));
    defparam dout_1__I_0_9.REGSET = "RESET";
    defparam dout_1__I_0_9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=436, LSE_RLINE=436, lineinfo="@29(131[3],135[10])" *) FD1P3XZ ivselff_0__I_0 (.D(ivselff_0__N_572), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net), .Q(ivselff[0]));
    defparam ivselff_0__I_0.REGSET = "RESET";
    defparam ivselff_0__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=436, LSE_RLINE=436, lineinfo="@29(103[3],111[10])" *) FD1P3XZ intinh_1_I_0 (.D(intinh_1_N_691), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net), .Q(intinh_1));
    defparam intinh_1_I_0.REGSET = "RESET";
    defparam intinh_1_I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@29(66[19],66[56])" *) LUT4 equal_491_i14_2_lut_3_lut_4_lut (.A(\opc15_8[6] ), 
            .B(\opc15_8[7] ), .C(\opc15_8[5] ), .D(\opc15_8[4] ), .Z(n14));
    defparam equal_491_i14_2_lut_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(A+(B))", lineinfo="@29(141[3],151[10])" *) LUT4 i4146_2_lut (.A(ivselff[2]), 
            .B(ivselff[1]), .Z(\extmem_4__N_252[1] ));
    defparam i4146_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=436, LSE_RLINE=436, lineinfo="@29(131[3],135[10])" *) FD1P3XZ ivselff_1__I_0 (.D(ivselff_1__N_571), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net), .Q(ivselff[1]));
    defparam ivselff_1__I_0.REGSET = "RESET";
    defparam ivselff_1__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C+!(D)))+!A)", lineinfo="@29(67[19],67[56])" *) LUT4 equal_474_i14_2_lut_3_lut_4_lut (.A(\opc15_8[6] ), 
            .B(\opc15_8[7] ), .C(\opc15_8[5] ), .D(\opc15_8[4] ), .Z(n14_adj_17));
    defparam equal_474_i14_2_lut_3_lut_4_lut.INIT = "0xfdff";
    (* lut_function="((B+!(C))+!A)", lineinfo="@29(67[19],67[56])" *) LUT4 equal_483_i15_2_lut_3_lut (.A(\opc15_8[6] ), 
            .B(\opc15_8[7] ), .C(\opc15_8[5] ), .Z(ai_1__N_70));
    defparam equal_483_i15_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@29(66[19],66[56])" *) LUT4 i4217_2_lut_3_lut_4_lut (.A(\opc15_8[6] ), 
            .B(\opc15_8[7] ), .C(\opc15_8[4] ), .D(\opc15_8[5] ), .Z(se_N_668));
    defparam i4217_2_lut_3_lut_4_lut.INIT = "0xfeff";
    (* lut_function="(A+(B))", lineinfo="@29(96[9],96[22])" *) LUT4 itaken_I_0_2 (.A(itaken), 
            .B(is0), .Z(int));
    defparam itaken_I_0_2.INIT = "0xeeee";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i1_4_lut_adj_84 (.A(irr), 
            .B(imask[3]), .C(irip), .D(irip_adj_16), .Z(n9226));
    defparam i1_4_lut_adj_84.INIT = "0x0008";
    (* lut_function="((B+!(C (D)))+!A)", lineinfo="@29(73[12],73[86])" *) LUT4 i1_2_lut_4_lut (.A(n6), 
            .B(lic5), .C(n5), .D(n5101), .Z(itaken_N_689));
    defparam i1_2_lut_4_lut.INIT = "0xdfff";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@29(131[3],135[10])" *) LUT4 i1_2_lut_3_lut (.A(irip), 
            .B(imask[1]), .C(irr_adj_749), .Z(ivsel_1__N_565));
    defparam i1_2_lut_3_lut.INIT = "0x4040";
    (* lineinfo="@29(158[15],158[28])" *) ec16_intcoord c_intcoord (C, BTN_c_3, 
            n3028, state_r, irip_adj_746, itaken, \ivsel[3] , ivsel[2], 
            \ivsel[1] , \ivsel[0] , n9, irr, irip_adj_16, ivsel_1__N_565, 
            n9226, ivsel_1__N_567, VCC_net, BTN_c_2, imask[2], ivsel_1__N_566, 
            itaken_N_690, irip, n2650, irip_c, irr_adj_749, BTN_c_1, 
            n2568, imask[1], n2772, BTN_c_0, is0, vs, imx, is2, 
            imask[0], intinh_1);
    (* LSE_LINE_FILE_ID=94, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=436, LSE_RLINE=436, lineinfo="@29(119[3],125[10])" *) FD1P3XZ dout_0__I_0_8 (.D(\dout[0] ), 
            .SP(imask_0__N_576), .CK(C), .SR(state_r), .Q(imask[0]));
    defparam dout_0__I_0_8.REGSET = "RESET";
    defparam dout_0__I_0_8.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module ec16_intcoord
//

module ec16_intcoord (input C, input BTN_c_3, input n3028, input state_r, 
            output irip, input itaken, output \ivsel[3] , input \ivsel[2] , 
            output \ivsel[1] , output \ivsel[0] , input n9, output irr, 
            output irip_adj_12, input ivsel_1__N_565, input n9226, input ivsel_1__N_567, 
            input VCC_net, input BTN_c_2, input \imask[2] , input ivsel_1__N_566, 
            output itaken_N_690, output irip_adj_13, output n2650, output irip_adj_14, 
            output irr_adj_15, input BTN_c_1, input n2568, input \imask[1] , 
            output n2772, input BTN_c_0, input is0, input vs, output imx, 
            input is2, input \imask[0] , input intinh_1);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire n5074, n5072;
    
    (* lineinfo="@28(90[14],90[26])" *) ec16_intflag \gen03[3].gen3.intflag  (C, 
            BTN_c_3, n5074, n3028, state_r, irip, itaken, \ivsel[3] , 
            n9, irr, irip_adj_12, ivsel_1__N_565, n9226, \ivsel[0] , 
            \ivsel[2] , ivsel_1__N_567);
    (* lineinfo="@28(73[14],73[26])" *) ec16_intflag_U0 \gen03[2].gen12.intflag  (VCC_net, 
            irip, C, BTN_c_2, \imask[2] , ivsel_1__N_565, ivsel_1__N_566, 
            ivsel_1__N_567, itaken_N_690, n5074, state_r, n9, itaken, 
            irip_adj_13, n2650, \ivsel[1] );
    (* lineinfo="@28(73[14],73[26])" *) ec16_intflag_U1 \gen03[1].gen12.intflag  (itaken, 
            \ivsel[1] , n5072, irip_adj_14, state_r, n9, irr_adj_15, 
            C, BTN_c_1, n2568, irip_adj_13, n5074, \imask[1] , n2772);
    (* lineinfo="@28(56[14],56[26])" *) ec16_intflag_U2 \gen03[0].gen0.intflag  (n2568, 
            irip_adj_13, state_r, C, BTN_c_0, itaken, \ivsel[0] , 
            n9, is0, vs, imx, is2, \imask[0] , intinh_1, n5072, 
            n2650);
    
endmodule

//
// Verilog Description of module ec16_intflag
//

module ec16_intflag (input C, input BTN_c_3, input n5074, input n3028, 
            input state_r, input irip, input itaken, output \ivsel[3] , 
            input n9, output irr, output irip_adj_11, input ivsel_1__N_565, 
            input n9226, input \ivsel[0] , input \ivsel[2] , input ivsel_1__N_567);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire red0, red1, irip_N_724, n10, red, irr_N_723, ivsel_3__N_562, 
        VCC_net, GND_net;
    
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=90, LSE_RLINE=90, lineinfo="@30(43[3],45[10])" *) FD1P3XZ BTN_c_3_I_0 (.D(BTN_c_3), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(red0));
    defparam BTN_c_3_I_0.REGSET = "RESET";
    defparam BTN_c_3_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=90, LSE_RLINE=90, lineinfo="@30(62[3],68[10])" *) FD1P3XZ irr_I_0 (.D(irr_N_723), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(irr));
    defparam irr_I_0.REGSET = "RESET";
    defparam irr_I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((C)+!B)+!A ((C+!(D))+!B)))" *) LUT4 i1_4_lut (.A(n5074), 
            .B(n3028), .C(state_r), .D(irip), .Z(irip_N_724));
    defparam i1_4_lut.INIT = "0x0c08";
    (* lut_function="(A (B))", lineinfo="@30(63[30],63[46])" *) LUT4 i12_2_lut (.A(itaken), 
            .B(\ivsel[3] ), .Z(n10));
    defparam i12_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@30(55[9],55[26])" *) LUT4 red0_I_0 (.A(red0), 
            .B(red1), .Z(red));
    defparam red0_I_0.INIT = "0x2222";
    (* lut_function="(!(A+(B+!(C+(D)))))" *) LUT4 i1_4_lut_adj_78 (.A(n9), 
            .B(n10), .C(irr), .D(red), .Z(irr_N_723));
    defparam i1_4_lut_adj_78.INIT = "0x1110";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=90, LSE_RLINE=90, lineinfo="@30(81[3],87[10])" *) FD1P3XZ irip_I_0 (.D(irip_N_724), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(irip_adj_11));
    defparam irip_I_0.REGSET = "RESET";
    defparam irip_I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_3_lut (.A(ivsel_1__N_565), 
            .B(irip), .C(n9226), .Z(ivsel_3__N_562));
    defparam i1_3_lut.INIT = "0x1010";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 ivsel_0__I_0 (.A(\ivsel[0] ), 
            .B(\ivsel[2] ), .C(ivsel_3__N_562), .D(ivsel_1__N_567), .Z(\ivsel[3] ));
    defparam ivsel_0__I_0.INIT = "0x0010";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=90, LSE_RLINE=90, lineinfo="@30(50[3],52[10])" *) FD1P3XZ red0_I_0_2 (.D(red0), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(red1));
    defparam red0_I_0_2.REGSET = "RESET";
    defparam red0_I_0_2.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module ec16_intflag_U0
//

module ec16_intflag_U0 (input VCC_net, output irip, input C, input BTN_c_2, 
            input \imask[2] , input ivsel_1__N_565, input ivsel_1__N_566, 
            input ivsel_1__N_567, output itaken_N_690, input n5074, input state_r, 
            input n9, input itaken, input irip_adj_10, input n2650, 
            output \ivsel[1] );
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire irip_N_722, irr_N_721, irr, red0, red1, n9495, n10, red, 
        GND_net, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=73, LSE_RLINE=73, lineinfo="@30(62[3],68[10])" *) FD1P3XZ irr_I_0 (.D(irr_N_721), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(irr));
    defparam irr_I_0.REGSET = "RESET";
    defparam irr_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=73, LSE_RLINE=73, lineinfo="@30(50[3],52[10])" *) FD1P3XZ red0_I_0_2 (.D(red0), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net), .Q(red1));
    defparam red0_I_0_2.REGSET = "RESET";
    defparam red0_I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=73, LSE_RLINE=73, lineinfo="@30(43[3],45[10])" *) FD1P3XZ BTN_c_2_I_0 (.D(BTN_c_2), 
            .SP(VCC_net_2), .CK(C), .SR(GND_net), .Q(red0));
    defparam BTN_c_2_I_0.REGSET = "RESET";
    defparam BTN_c_2_I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_3_lut (.A(irip), .B(\imask[2] ), 
            .C(irr), .Z(n9495));
    defparam i1_3_lut.INIT = "0x4040";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_4_lut (.A(ivsel_1__N_565), 
            .B(ivsel_1__N_566), .C(ivsel_1__N_567), .D(n9495), .Z(itaken_N_690));
    defparam i1_4_lut.INIT = "0x0100";
    (* lut_function="(!((B (C)+!B (C+!(D)))+!A))" *) LUT4 i1_4_lut_adj_76 (.A(n5074), 
            .B(irip), .C(state_r), .D(n10), .Z(irip_N_722));
    defparam i1_4_lut_adj_76.INIT = "0x0a08";
    (* lut_function="(!((B)+!A))", lineinfo="@30(55[9],55[26])" *) LUT4 red0_I_0 (.A(red0), 
            .B(red1), .Z(red));
    defparam red0_I_0.INIT = "0x2222";
    (* lut_function="(!(A+(B+!(C+(D)))))" *) LUT4 i1_4_lut_adj_77 (.A(n9), 
            .B(n10), .C(irr), .D(red), .Z(irr_N_721));
    defparam i1_4_lut_adj_77.INIT = "0x1110";
    (* lut_function="(!(((C)+!B)+!A))", lineinfo="@30(63[30],63[46])" *) LUT4 i12_2_lut_3_lut (.A(itaken), 
            .B(itaken_N_690), .C(irip_adj_10), .Z(n10));
    defparam i12_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(!((B ((D)+!C)+!B (D))+!A))" *) LUT4 ivsel_1__I_0_4_lut (.A(ivsel_1__N_565), 
            .B(n2650), .C(irip_adj_10), .D(ivsel_1__N_567), .Z(\ivsel[1] ));
    defparam ivsel_1__I_0_4_lut.INIT = "0x00a2";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=73, LSE_RLINE=73, lineinfo="@30(81[3],87[10])" *) FD1P3XZ irip_I_0 (.D(irip_N_722), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(irip));
    defparam irip_I_0.REGSET = "RESET";
    defparam irip_I_0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_2));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module ec16_intflag_U1
//

module ec16_intflag_U1 (input itaken, input \ivsel[1] , input n5072, output irip, 
            input state_r, input n9, output irr, input C, input BTN_c_1, 
            input n2568, input irip_adj_9, output n5074, input \imask[1] , 
            output n2772);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire n10, irip_N_720, red0, red1, red, irr_N_719, VCC_net, 
        GND_net;
    
    (* lut_function="(A (B))", lineinfo="@30(63[30],63[46])" *) LUT4 i12_2_lut (.A(itaken), 
            .B(\ivsel[1] ), .Z(n10));
    defparam i12_2_lut.INIT = "0x8888";
    (* lut_function="(!((B (C)+!B (C+!(D)))+!A))" *) LUT4 i1_4_lut (.A(n5072), 
            .B(irip), .C(state_r), .D(n10), .Z(irip_N_720));
    defparam i1_4_lut.INIT = "0x0a08";
    (* lut_function="(!((B)+!A))", lineinfo="@30(55[9],55[26])" *) LUT4 red0_I_0 (.A(red0), 
            .B(red1), .Z(red));
    defparam red0_I_0.INIT = "0x2222";
    (* lut_function="(!(A+(B+!(C+(D)))))" *) LUT4 i1_4_lut_adj_75 (.A(n9), 
            .B(n10), .C(irr), .D(red), .Z(irr_N_719));
    defparam i1_4_lut_adj_75.INIT = "0x1110";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=73, LSE_RLINE=73, lineinfo="@30(50[3],52[10])" *) FD1P3XZ red0_I_0_2 (.D(red0), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(red1));
    defparam red0_I_0_2.REGSET = "RESET";
    defparam red0_I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=73, LSE_RLINE=73, lineinfo="@30(43[3],45[10])" *) FD1P3XZ BTN_c_1_I_0 (.D(BTN_c_1), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(red0));
    defparam BTN_c_1_I_0.REGSET = "RESET";
    defparam BTN_c_1_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=73, LSE_RLINE=73, lineinfo="@30(62[3],68[10])" *) FD1P3XZ irr_I_0 (.D(irr_N_719), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(irr));
    defparam irr_I_0.REGSET = "RESET";
    defparam irr_I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C)))" *) LUT4 i4125_2_lut_3_lut (.A(n2568), .B(irip_adj_9), 
            .C(irip), .Z(n5074));
    defparam i4125_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(\imask[1] ), .B(irr), 
            .Z(n2772));
    defparam i1_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=73, LSE_RLINE=73, lineinfo="@30(81[3],87[10])" *) FD1P3XZ irip_I_0 (.D(irip_N_720), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(irip));
    defparam irip_I_0.REGSET = "RESET";
    defparam irip_I_0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module ec16_intflag_U2
//

module ec16_intflag_U2 (input n2568, output irip, input state_r, input C, 
            input BTN_c_0, input itaken, output \ivsel[0] , input n9, 
            input is0, input vs, output imx, input is2, input \imask[0] , 
            input intinh_1, output n5072, output n2650);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    
    wire n10, irip_N_718, red0, red1, red, irr, irr_N_717, ivsel_0__N_568, 
        n9485, VCC_net, GND_net;
    
    (* lut_function="(!((B (C)+!B (C+!(D)))+!A))" *) LUT4 i1_4_lut (.A(n2568), 
            .B(irip), .C(state_r), .D(n10), .Z(irip_N_718));
    defparam i1_4_lut.INIT = "0x0a08";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=56, LSE_RLINE=56, lineinfo="@30(43[3],45[10])" *) FD1P3XZ BTN_c_0_I_0 (.D(BTN_c_0), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(red0));
    defparam BTN_c_0_I_0.REGSET = "RESET";
    defparam BTN_c_0_I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=56, LSE_RLINE=56, lineinfo="@30(62[3],68[10])" *) FD1P3XZ irr_I_0 (.D(irr_N_717), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(irr));
    defparam irr_I_0.REGSET = "RESET";
    defparam irr_I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))", lineinfo="@30(63[30],63[46])" *) LUT4 i12_2_lut (.A(itaken), 
            .B(\ivsel[0] ), .Z(n10));
    defparam i12_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@30(55[9],55[26])" *) LUT4 red0_I_0 (.A(red0), 
            .B(red1), .Z(red));
    defparam red0_I_0.INIT = "0x2222";
    (* lut_function="(!(A+(B+!(C+(D)))))" *) LUT4 i1_4_lut_adj_72 (.A(n9), 
            .B(n10), .C(irr), .D(red), .Z(irr_N_717));
    defparam i1_4_lut_adj_72.INIT = "0x1110";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=56, LSE_RLINE=56, lineinfo="@30(81[3],87[10])" *) FD1P3XZ irip_I_0 (.D(irip_N_718), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(irip));
    defparam irip_I_0.REGSET = "RESET";
    defparam irip_I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i8647_2_lut (.A(is0), .B(vs), .Z(imx));
    defparam i8647_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_4_lut_adj_73 (.A(is2), 
            .B(vs), .C(irip), .D(\imask[0] ), .Z(ivsel_0__N_568));
    defparam i1_4_lut_adj_73.INIT = "0x0100";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 ivsel_0__I_33 (.A(ivsel_0__N_568), 
            .B(intinh_1), .C(irr), .D(is0), .Z(\ivsel[0] ));
    defparam ivsel_0__I_33.INIT = "0x0020";
    (* lut_function="(A+(B))" *) LUT4 i4123_2_lut (.A(n2568), .B(irip), 
            .Z(n5072));
    defparam i4123_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(irr), .B(\imask[0] ), 
            .Z(n9485));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_4_lut_adj_74 (.A(is2), 
            .B(imx), .C(intinh_1), .D(n9485), .Z(n2650));
    defparam i1_4_lut_adj_74.INIT = "0x0100";
    (* LSE_LINE_FILE_ID=105, LSE_LCOL=14, LSE_RCOL=26, LSE_LLINE=56, LSE_RLINE=56, lineinfo="@30(50[3],52[10])" *) FD1P3XZ red0_I_0_2 (.D(red0), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(red1));
    defparam red0_I_0_2.REGSET = "RESET";
    defparam red0_I_0_2.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module ec16_alu
//

module ec16_alu (output [15:0]alu_result, output \sum[16]_keep , output n6_adj_2, 
            input n9_adj_3, input n14_adj_4, output iw_N_670, input GND_net, 
            input [15:0]a, input \opc15_8[0] , input \opc15_8[1] , output n5_adj_5, 
            output n5_adj_6, input n12_adj_7, input state_r, output imask_0__N_576, 
            input n9171, output n8743, input \opc15_8[2] , input \opc15_8[3] , 
            input [15:0]intmem, input \flags[0] , input c_arith_N_686, 
            input [15:0]dout, output status_in_1__N_65, output status_in_3__N_62, 
            input logic_0__N_526, input se_N_666, output \alu_status[0] , 
            input n974, input n10_adj_8, input n8066, output flags_4__N_88, 
            input n8751, output n1110);
    
    wire \sum[15]_keep ;
    wire [16:0]sum;
    wire [15:0]logic;
    wire [15:0]shift;
    
    wire c_shift, c_arith, sum_7__N_452, n12261;
    (* lineinfo="@1(35[12],35[13])" *) wire [15:0]b;
    
    wire sum_9__N_444, sum_5__N_460, n12258, sum_3__N_468, n12255, 
        sum_1__N_476, n12252, n12249, b_0__N_413, c_arith_N_685, c_shift_N_684, 
        sum_15__N_420, n12273, shift_0__N_544, sum_13__N_428, n12270, 
        n222, n10915, n9339, n9391, sum_11__N_436, n12267, n9345, 
        n9397, n12264, logic_0__N_527, n9557, n2067, n2097, n2093, 
        n2091, n2089, n2085, n2083, n2081, n2079, n2077, n2075, 
        n2073, n2071, n2069, n2061, n2059;
    
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_3_lut (.A(n6_adj_2), .B(n9_adj_3), 
            .C(n14_adj_4), .Z(iw_N_670));
    defparam i2_3_lut.INIT = "0xfefe";
    FA2 sum_8__I_0_2 (.A0(GND_net), .B0(a[7]), .C0(b[7]), .D0(sum_7__N_452), 
        .CI0(sum_7__N_452), .A1(GND_net), .B1(a[8]), .C1(b[8]), .D1(n12261), 
        .CI1(n12261), .CO0(n12261), .CO1(sum_9__N_444), .S0(sum[7]), 
        .S1(sum[8]));
    defparam sum_8__I_0_2.INIT0 = "0xc33c";
    defparam sum_8__I_0_2.INIT1 = "0xc33c";
    FA2 sum_6__I_0_2 (.A0(GND_net), .B0(a[5]), .C0(b[5]), .D0(sum_5__N_460), 
        .CI0(sum_5__N_460), .A1(GND_net), .B1(a[6]), .C1(b[6]), .D1(n12258), 
        .CI1(n12258), .CO0(n12258), .CO1(sum_7__N_452), .S0(sum[5]), 
        .S1(sum[6]));
    defparam sum_6__I_0_2.INIT0 = "0xc33c";
    defparam sum_6__I_0_2.INIT1 = "0xc33c";
    FA2 sum_4__I_0_2 (.A0(GND_net), .B0(a[3]), .C0(b[3]), .D0(sum_3__N_468), 
        .CI0(sum_3__N_468), .A1(GND_net), .B1(a[4]), .C1(b[4]), .D1(n12255), 
        .CI1(n12255), .CO0(n12255), .CO1(sum_5__N_460), .S0(sum[3]), 
        .S1(sum[4]));
    defparam sum_4__I_0_2.INIT0 = "0xc33c";
    defparam sum_4__I_0_2.INIT1 = "0xc33c";
    FA2 sum_2__I_0_2 (.A0(GND_net), .B0(a[1]), .C0(b[1]), .D0(sum_1__N_476), 
        .CI0(sum_1__N_476), .A1(GND_net), .B1(a[2]), .C1(b[2]), .D1(n12252), 
        .CI1(n12252), .CO0(n12252), .CO1(sum_3__N_468), .S0(sum[1]), 
        .S1(sum[2]));
    defparam sum_2__I_0_2.INIT0 = "0xc33c";
    defparam sum_2__I_0_2.INIT1 = "0xc33c";
    FA2 sum_0__I_0_2 (.A0(GND_net), .B0(c_arith), .C0(GND_net), .A1(GND_net), 
        .B1(a[0]), .C1(b[0]), .D1(n12249), .CI1(n12249), .CO0(n12249), 
        .CO1(sum_1__N_476), .S1(sum[0]));
    defparam sum_0__I_0_2.INIT0 = "0xc33c";
    defparam sum_0__I_0_2.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@1(75[2],79[23])" *) LUT4 i2003_2_lut (.A(\opc15_8[0] ), 
            .B(\opc15_8[1] ), .Z(n5_adj_5));
    defparam i2003_2_lut.INIT = "0xeeee";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))", lineinfo="@24(33[17],33[46])" *) LUT4 i532_3_lut_4_lut (.A(n5_adj_6), 
            .B(n6_adj_2), .C(n12_adj_7), .D(state_r), .Z(imask_0__N_576));
    defparam i532_3_lut_4_lut.INIT = "0xff01";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))", lineinfo="@24(33[17],33[46])" *) LUT4 i1_3_lut_4_lut (.A(n5_adj_6), 
            .B(n6_adj_2), .C(n14_adj_4), .D(n9171), .Z(n8743));
    defparam i1_3_lut_4_lut.INIT = "0xfe00";
    (* lut_function="((B)+!A)", lineinfo="@24(32[17],32[58])" *) LUT4 equal_297_i6_2_lut (.A(\opc15_8[2] ), 
            .B(\opc15_8[3] ), .Z(n6_adj_2));
    defparam equal_297_i6_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_8__I_0 (.A(intmem[8]), 
            .B(b_0__N_413), .Z(b[8]));
    defparam intmem_8__I_0.INIT = "0x6666";
    (* lut_function="((B)+!A)", lineinfo="@24(33[17],33[46])" *) LUT4 equal_304_i5_2_lut (.A(\opc15_8[0] ), 
            .B(\opc15_8[1] ), .Z(n5_adj_6));
    defparam equal_304_i5_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_7__I_0 (.A(intmem[7]), 
            .B(b_0__N_413), .Z(b[7]));
    defparam intmem_7__I_0.INIT = "0x6666";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@1(75[2],79[23])" *) LUT4 c_arith_I_0_2 (.A(c_arith_N_685), 
            .B(\flags[0] ), .C(c_arith_N_686), .D(\opc15_8[3] ), .Z(c_arith));
    defparam c_arith_I_0_2.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@1(109[2],111[26])" *) LUT4 dout_15__I_0 (.A(dout[15]), 
            .B(dout[0]), .C(\opc15_8[0] ), .D(c_shift_N_684), .Z(c_shift));
    defparam dout_15__I_0.INIT = "0xccca";
    FA2 sum_16__I_0_2 (.A0(GND_net), .B0(a[15]), .C0(b[15]), .D0(sum_15__N_420), 
        .CI0(sum_15__N_420), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12273), .CI1(n12273), .CO0(n12273), .S0(\sum[15]_keep ), 
        .S1(\sum[16]_keep ));
    defparam sum_16__I_0_2.INIT0 = "0xc33c";
    defparam sum_16__I_0_2.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 shift_0__I_0_2 (.A(shift_0__N_544), 
            .B(c_shift_N_684), .C(dout[1]), .D(\opc15_8[0] ), .Z(shift[0]));
    defparam shift_0__I_0_2.INIT = "0x3022";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_0__I_0_7 (.A(dout[0]), 
            .B(c_shift_N_684), .C(dout[2]), .D(\opc15_8[0] ), .Z(shift[1]));
    defparam dout_0__I_0_7.INIT = "0x3022";
    FA2 sum_14__I_0_2 (.A0(GND_net), .B0(a[13]), .C0(b[13]), .D0(sum_13__N_428), 
        .CI0(sum_13__N_428), .A1(GND_net), .B1(a[14]), .C1(b[14]), .D1(n12270), 
        .CI1(n12270), .CO0(n12270), .CO1(sum_15__N_420), .S0(sum[13]), 
        .S1(sum[14]));
    defparam sum_14__I_0_2.INIT0 = "0xc33c";
    defparam sum_14__I_0_2.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C)+!B)+!A (B+!(C))))", lineinfo="@1(139[12],139[108])" *) LUT4 i41_3_lut (.A(intmem[15]), 
            .B(\sum[15]_keep ), .C(dout[15]), .Z(n222));
    defparam i41_3_lut.INIT = "0x1818";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_1__I_0_8 (.A(dout[1]), 
            .B(c_shift_N_684), .C(dout[3]), .D(\opc15_8[0] ), .Z(shift[2]));
    defparam dout_1__I_0_8.INIT = "0x3022";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@1(138[2],141[22])" *) LUT4 i9611_4_lut (.A(n10915), 
            .B(n222), .C(\opc15_8[2] ), .D(n5_adj_5), .Z(status_in_1__N_65));
    defparam i9611_4_lut.INIT = "0x0aca";
    (* lut_function="(A+(B+(C)))", lineinfo="@1(144[19],144[35])" *) LUT4 i1_3_lut (.A(alu_result[9]), 
            .B(alu_result[7]), .C(alu_result[2]), .Z(n9339));
    defparam i1_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(144[19],144[35])" *) LUT4 i1_4_lut (.A(alu_result[4]), 
            .B(alu_result[3]), .C(alu_result[1]), .D(alu_result[0]), .Z(n9391));
    defparam i1_4_lut.INIT = "0xfffe";
    FA2 sum_12__I_0_2 (.A0(GND_net), .B0(a[11]), .C0(b[11]), .D0(sum_11__N_436), 
        .CI0(sum_11__N_436), .A1(GND_net), .B1(a[12]), .C1(b[12]), .D1(n12267), 
        .CI1(n12267), .CO0(n12267), .CO1(sum_13__N_428), .S0(sum[11]), 
        .S1(sum[12]));
    defparam sum_12__I_0_2.INIT0 = "0xc33c";
    defparam sum_12__I_0_2.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(144[19],144[35])" *) LUT4 i1_4_lut_adj_67 (.A(alu_result[12]), 
            .B(alu_result[11]), .C(alu_result[10]), .D(n9339), .Z(n9345));
    defparam i1_4_lut_adj_67.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(144[19],144[35])" *) LUT4 i1_4_lut_adj_68 (.A(alu_result[8]), 
            .B(alu_result[6]), .C(alu_result[5]), .D(n9391), .Z(n9397));
    defparam i1_4_lut_adj_68.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@1(144[19],144[35])" *) LUT4 i1_4_lut_adj_69 (.A(alu_result[14]), 
            .B(n9397), .C(n9345), .D(alu_result[13]), .Z(status_in_3__N_62));
    defparam i1_4_lut_adj_69.INIT = "0xfffe";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_2__I_0_8 (.A(dout[2]), 
            .B(c_shift_N_684), .C(dout[4]), .D(\opc15_8[0] ), .Z(shift[3]));
    defparam dout_2__I_0_8.INIT = "0x3022";
    FA2 sum_10__I_0_2 (.A0(GND_net), .B0(a[9]), .C0(b[9]), .D0(sum_9__N_444), 
        .CI0(sum_9__N_444), .A1(GND_net), .B1(a[10]), .C1(b[10]), .D1(n12264), 
        .CI1(n12264), .CO0(n12264), .CO1(sum_11__N_436), .S0(sum[9]), 
        .S1(sum[10]));
    defparam sum_10__I_0_2.INIT0 = "0xc33c";
    defparam sum_10__I_0_2.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D))+!B !(C (D)))+!A !(B (C)+!B !(D))))", lineinfo="@1(98[10],98[14])" *) LUT4 logic_11__I_0_2_4_lut_4_lut_4_lut (.A(dout[11]), 
            .B(logic_0__N_526), .C(intmem[11]), .D(logic_0__N_527), .Z(logic[11]));
    defparam logic_11__I_0_2_4_lut_4_lut_4_lut.INIT = "0x68d9";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_3__I_0_8 (.A(dout[3]), 
            .B(c_shift_N_684), .C(dout[5]), .D(\opc15_8[0] ), .Z(shift[4]));
    defparam dout_3__I_0_8.INIT = "0x3022";
    (* lut_function="(!(A (B (C (D))+!B !(C (D)))+!A !(B (C)+!B !(D))))", lineinfo="@1(98[10],98[14])" *) LUT4 logic_10__I_0_2_4_lut_4_lut_4_lut (.A(dout[10]), 
            .B(logic_0__N_526), .C(intmem[10]), .D(logic_0__N_527), .Z(logic[10]));
    defparam logic_10__I_0_2_4_lut_4_lut_4_lut.INIT = "0x68d9";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_4__I_0_6 (.A(dout[4]), 
            .B(c_shift_N_684), .C(dout[6]), .D(\opc15_8[0] ), .Z(shift[5]));
    defparam dout_4__I_0_6.INIT = "0x3022";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_5__I_0_5 (.A(dout[5]), 
            .B(c_shift_N_684), .C(dout[7]), .D(\opc15_8[0] ), .Z(shift[6]));
    defparam dout_5__I_0_5.INIT = "0x3022";
    (* lut_function="(A (B+(C))+!A !((C)+!B))", lineinfo="@1(125[2],129[23])" *) LUT4 c_shift_keep_I_0 (.A(c_shift), 
            .B(dout[0]), .C(se_N_666), .Z(\alu_status[0] ));
    defparam c_shift_keep_I_0.INIT = "0xacac";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_6__I_0_4 (.A(dout[6]), 
            .B(c_shift_N_684), .C(dout[8]), .D(\opc15_8[0] ), .Z(shift[7]));
    defparam dout_6__I_0_4.INIT = "0x3022";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_7__I_0_5 (.A(dout[7]), 
            .B(c_shift_N_684), .C(dout[9]), .D(\opc15_8[0] ), .Z(shift[8]));
    defparam dout_7__I_0_5.INIT = "0x3022";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_0__I_0 (.A(intmem[0]), 
            .B(b_0__N_413), .Z(b[0]));
    defparam intmem_0__I_0.INIT = "0x6666";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_8__I_0 (.A(dout[8]), 
            .B(c_shift_N_684), .C(dout[10]), .D(\opc15_8[0] ), .Z(shift[9]));
    defparam dout_8__I_0.INIT = "0x3022";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_9__I_0 (.A(dout[9]), 
            .B(c_shift_N_684), .C(dout[11]), .D(\opc15_8[0] ), .Z(shift[10]));
    defparam dout_9__I_0.INIT = "0x3022";
    (* lut_function="(A (B (C (D))+!B ((D)+!C))+!A (C (D)))", lineinfo="@24(30[17],30[46])" *) LUT4 i1145_3_lut_4_lut (.A(n974), 
            .B(n10_adj_8), .C(n8066), .D(dout[4]), .Z(flags_4__N_88));
    defparam i1145_3_lut_4_lut.INIT = "0xf202";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_10__I_0 (.A(dout[10]), 
            .B(c_shift_N_684), .C(dout[12]), .D(\opc15_8[0] ), .Z(shift[11]));
    defparam dout_10__I_0.INIT = "0x3022";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (D))", lineinfo="@24(30[17],30[46])" *) LUT4 i1_3_lut_4_lut_adj_70 (.A(n974), 
            .B(n10_adj_8), .C(n14_adj_4), .D(n8751), .Z(n1110));
    defparam i1_3_lut_4_lut_adj_70.INIT = "0xfd00";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_11__I_0 (.A(dout[11]), 
            .B(c_shift_N_684), .C(dout[13]), .D(\opc15_8[0] ), .Z(shift[12]));
    defparam dout_11__I_0.INIT = "0x3022";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_12__I_0 (.A(dout[12]), 
            .B(c_shift_N_684), .C(dout[14]), .D(\opc15_8[0] ), .Z(shift[13]));
    defparam dout_12__I_0.INIT = "0x3022";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_13__I_0 (.A(dout[13]), 
            .B(c_shift_N_684), .C(dout[15]), .D(\opc15_8[0] ), .Z(shift[14]));
    defparam dout_13__I_0.INIT = "0x3022";
    (* lut_function="(A (B (C+!(D))+!B (C))+!A (B (C (D)+!C !(D))))" *) LUT4 i1080_4_lut_4_lut (.A(logic_0__N_526), 
            .B(n9557), .C(\opc15_8[1] ), .D(\opc15_8[0] ), .Z(logic_0__N_527));
    defparam i1080_4_lut_4_lut.INIT = "0xe0ac";
    (* lut_function="(!((B)+!A))", lineinfo="@1(102[2],107[26])" *) LUT4 i4324_2_lut (.A(\flags[0] ), 
            .B(\opc15_8[1] ), .Z(shift_0__N_544));
    defparam i4324_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut_adj_71 (.A(\opc15_8[0] ), 
            .B(\opc15_8[1] ), .C(\opc15_8[3] ), .D(\opc15_8[2] ), .Z(n9557));
    defparam i1_3_lut_4_lut_adj_71.INIT = "0x1000";
    (* lut_function="(A+!(B))" *) LUT4 equal_301_i6_2_lut (.A(\opc15_8[2] ), 
            .B(\opc15_8[3] ), .Z(c_shift_N_684));
    defparam equal_301_i6_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_2__I_0 (.A(intmem[2]), 
            .B(b_0__N_413), .Z(b[2]));
    defparam intmem_2__I_0.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_1__I_0 (.A(intmem[1]), 
            .B(b_0__N_413), .Z(b[1]));
    defparam intmem_1__I_0.INIT = "0x6666";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@1(102[2],107[26])" *) LUT4 dout_14__I_0 (.A(dout[14]), 
            .B(c_shift_N_684), .C(shift_0__N_544), .D(\opc15_8[0] ), .Z(shift[15]));
    defparam dout_14__I_0.INIT = "0x3022";
    (* lut_function="(!(A (B (C (D))+!B !(C (D)))+!A !(B (C)+!B !(D))))", lineinfo="@1(98[10],98[14])" *) LUT4 logic_12__I_0_2_4_lut_4_lut (.A(dout[12]), 
            .B(logic_0__N_526), .C(intmem[12]), .D(logic_0__N_527), .Z(logic[12]));
    defparam logic_12__I_0_2_4_lut_4_lut.INIT = "0x68d9";
    (* lut_function="(!(A (B (C (D))+!B !(C (D)))+!A !(B (C)+!B !(D))))", lineinfo="@1(98[10],98[14])" *) LUT4 logic_13__I_0_2_4_lut_4_lut (.A(dout[13]), 
            .B(logic_0__N_526), .C(intmem[13]), .D(logic_0__N_527), .Z(logic[13]));
    defparam logic_13__I_0_2_4_lut_4_lut.INIT = "0x68d9";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(B (C+!(D))+!B !(C+(D)))))" *) LUT4 dout_0__I_0_6 (.A(dout[0]), 
            .B(intmem[0]), .C(logic_0__N_526), .D(logic_0__N_527), .Z(logic[0]));
    defparam dout_0__I_0_6.INIT = "0x68e5";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(B (C+!(D))+!B !(C+(D)))))" *) LUT4 dout_1__I_0_7 (.A(dout[1]), 
            .B(intmem[1]), .C(logic_0__N_526), .D(logic_0__N_527), .Z(logic[1]));
    defparam dout_1__I_0_7.INIT = "0x68e5";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(B (C+!(D))+!B !(C+(D)))))" *) LUT4 dout_2__I_0_7 (.A(dout[2]), 
            .B(intmem[2]), .C(logic_0__N_526), .D(logic_0__N_527), .Z(logic[2]));
    defparam dout_2__I_0_7.INIT = "0x68e5";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(B (C+!(D))+!B !(C+(D)))))" *) LUT4 dout_3__I_0_7 (.A(dout[3]), 
            .B(intmem[3]), .C(logic_0__N_526), .D(logic_0__N_527), .Z(logic[3]));
    defparam dout_3__I_0_7.INIT = "0x68e5";
    (* lut_function="(!(A (B (C (D))+!B !(C (D)))+!A !(B (C)+!B !(D))))", lineinfo="@1(98[10],98[14])" *) LUT4 logic_14__I_0_2_4_lut_4_lut (.A(dout[14]), 
            .B(logic_0__N_526), .C(intmem[14]), .D(logic_0__N_527), .Z(logic[14]));
    defparam logic_14__I_0_2_4_lut_4_lut.INIT = "0x68d9";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(B (C+!(D))+!B !(C+(D)))))" *) LUT4 dout_4__I_0_5 (.A(dout[4]), 
            .B(intmem[4]), .C(logic_0__N_526), .D(logic_0__N_527), .Z(logic[4]));
    defparam dout_4__I_0_5.INIT = "0x68e5";
    (* lut_function="(!(A (B (C (D))+!B !(C (D)))+!A !(B (C)+!B !(D))))", lineinfo="@1(139[15],139[27])" *) LUT4 logic_15__I_0_2_4_lut_4_lut (.A(dout[15]), 
            .B(logic_0__N_526), .C(intmem[15]), .D(logic_0__N_527), .Z(logic[15]));
    defparam logic_15__I_0_2_4_lut_4_lut.INIT = "0x68d9";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(B (C+!(D))+!B !(C+(D)))))" *) LUT4 dout_5__I_0_4 (.A(dout[5]), 
            .B(intmem[5]), .C(logic_0__N_526), .D(logic_0__N_527), .Z(logic[5]));
    defparam dout_5__I_0_4.INIT = "0x68e5";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(B (C+!(D))+!B !(C+(D)))))" *) LUT4 dout_8__I_0_5 (.A(dout[8]), 
            .B(intmem[8]), .C(logic_0__N_526), .D(logic_0__N_527), .Z(logic[8]));
    defparam dout_8__I_0_5.INIT = "0x68e5";
    (* lut_function="(!(A (B (C+(D))+!B !(C (D)))+!A (B (C+!(D))+!B ((D)+!C))))", lineinfo="@1(138[2],141[22])" *) LUT4 i9610_3_lut_4_lut (.A(intmem[15]), 
            .B(\sum[15]_keep ), .C(dout[15]), .D(\opc15_8[0] ), .Z(n10915));
    defparam i9610_3_lut_4_lut.INIT = "0x2418";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(B (C+!(D))+!B !(C+(D)))))" *) LUT4 dout_9__I_0_5 (.A(dout[9]), 
            .B(intmem[9]), .C(logic_0__N_526), .D(logic_0__N_527), .Z(logic[9]));
    defparam dout_9__I_0_5.INIT = "0x68e5";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1156_3_lut (.A(shift[0]), 
            .B(logic[0]), .C(\opc15_8[2] ), .Z(n2067));
    defparam i1156_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1157_3_lut (.A(sum[0]), 
            .B(n2067), .C(\opc15_8[3] ), .Z(alu_result[0]));
    defparam i1157_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1184_3_lut (.A(shift[1]), 
            .B(logic[1]), .C(\opc15_8[2] ), .Z(n2097));
    defparam i1184_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1185_3_lut (.A(sum[1]), 
            .B(n2097), .C(\opc15_8[3] ), .Z(alu_result[1]));
    defparam i1185_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1181_3_lut (.A(shift[2]), 
            .B(logic[2]), .C(\opc15_8[2] ), .Z(n2093));
    defparam i1181_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1182_3_lut (.A(sum[2]), 
            .B(n2093), .C(\opc15_8[3] ), .Z(alu_result[2]));
    defparam i1182_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1179_3_lut (.A(shift[3]), 
            .B(logic[3]), .C(\opc15_8[2] ), .Z(n2091));
    defparam i1179_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C+(D))+!B (C (D)+!C !(D)))+!A (B (C+(D))+!B (C))))", lineinfo="@1(75[2],79[23])" *) LUT4 i9606_3_lut_4_lut (.A(\flags[0] ), 
            .B(\opc15_8[1] ), .C(\opc15_8[0] ), .D(\opc15_8[2] ), .Z(c_arith_N_685));
    defparam i9606_3_lut_4_lut.INIT = "0x032d";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1180_3_lut (.A(sum[3]), 
            .B(n2091), .C(\opc15_8[3] ), .Z(alu_result[3]));
    defparam i1180_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1177_3_lut (.A(shift[4]), 
            .B(logic[4]), .C(\opc15_8[2] ), .Z(n2089));
    defparam i1177_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1178_3_lut (.A(sum[4]), 
            .B(n2089), .C(\opc15_8[3] ), .Z(alu_result[4]));
    defparam i1178_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1174_3_lut (.A(shift[5]), 
            .B(logic[5]), .C(\opc15_8[2] ), .Z(n2085));
    defparam i1174_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_4__I_0 (.A(intmem[4]), 
            .B(b_0__N_413), .Z(b[4]));
    defparam intmem_4__I_0.INIT = "0x6666";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1175_3_lut (.A(sum[5]), 
            .B(n2085), .C(\opc15_8[3] ), .Z(alu_result[5]));
    defparam i1175_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_3__I_0 (.A(intmem[3]), 
            .B(b_0__N_413), .Z(b[3]));
    defparam intmem_3__I_0.INIT = "0x6666";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1172_3_lut (.A(shift[6]), 
            .B(logic[6]), .C(\opc15_8[2] ), .Z(n2083));
    defparam i1172_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1173_3_lut (.A(sum[6]), 
            .B(n2083), .C(\opc15_8[3] ), .Z(alu_result[6]));
    defparam i1173_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1170_3_lut (.A(shift[7]), 
            .B(logic[7]), .C(\opc15_8[2] ), .Z(n2081));
    defparam i1170_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1171_3_lut (.A(sum[7]), 
            .B(n2081), .C(\opc15_8[3] ), .Z(alu_result[7]));
    defparam i1171_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1168_3_lut (.A(shift[8]), 
            .B(logic[8]), .C(\opc15_8[2] ), .Z(n2079));
    defparam i1168_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B !(C (D)))+!A !(B (C)+!B !(D))))", lineinfo="@1(98[10],98[14])" *) LUT4 logic_6__I_0_2_4_lut_4_lut (.A(dout[6]), 
            .B(logic_0__N_526), .C(intmem[6]), .D(logic_0__N_527), .Z(logic[6]));
    defparam logic_6__I_0_2_4_lut_4_lut.INIT = "0x68d9";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1169_3_lut (.A(sum[8]), 
            .B(n2079), .C(\opc15_8[3] ), .Z(alu_result[8]));
    defparam i1169_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1166_3_lut (.A(shift[9]), 
            .B(logic[9]), .C(\opc15_8[2] ), .Z(n2077));
    defparam i1166_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1167_3_lut (.A(sum[9]), 
            .B(n2077), .C(\opc15_8[3] ), .Z(alu_result[9]));
    defparam i1167_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C))))" *) LUT4 i1_4_lut_4_lut (.A(\opc15_8[2] ), 
            .B(\opc15_8[3] ), .C(\opc15_8[0] ), .D(\opc15_8[1] ), .Z(b_0__N_413));
    defparam i1_4_lut_4_lut.INIT = "0x0103";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_6__I_0 (.A(intmem[6]), 
            .B(b_0__N_413), .Z(b[6]));
    defparam intmem_6__I_0.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_5__I_0 (.A(intmem[5]), 
            .B(b_0__N_413), .Z(b[5]));
    defparam intmem_5__I_0.INIT = "0x6666";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1164_3_lut (.A(shift[10]), 
            .B(logic[10]), .C(\opc15_8[2] ), .Z(n2075));
    defparam i1164_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1165_3_lut (.A(sum[10]), 
            .B(n2075), .C(\opc15_8[3] ), .Z(alu_result[10]));
    defparam i1165_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1162_3_lut (.A(shift[11]), 
            .B(logic[11]), .C(\opc15_8[2] ), .Z(n2073));
    defparam i1162_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1163_3_lut (.A(sum[11]), 
            .B(n2073), .C(\opc15_8[3] ), .Z(alu_result[11]));
    defparam i1163_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1160_3_lut (.A(shift[12]), 
            .B(logic[12]), .C(\opc15_8[2] ), .Z(n2071));
    defparam i1160_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1161_3_lut (.A(sum[12]), 
            .B(n2071), .C(\opc15_8[3] ), .Z(alu_result[12]));
    defparam i1161_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1158_3_lut (.A(shift[13]), 
            .B(logic[13]), .C(\opc15_8[2] ), .Z(n2069));
    defparam i1158_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1159_3_lut (.A(sum[13]), 
            .B(n2069), .C(\opc15_8[3] ), .Z(alu_result[13]));
    defparam i1159_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1151_3_lut (.A(shift[14]), 
            .B(logic[14]), .C(\opc15_8[2] ), .Z(n2061));
    defparam i1151_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1152_3_lut (.A(sum[14]), 
            .B(n2061), .C(\opc15_8[3] ), .Z(alu_result[14]));
    defparam i1152_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1149_3_lut (.A(shift[15]), 
            .B(logic[15]), .C(\opc15_8[2] ), .Z(n2059));
    defparam i1149_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(115[2],118[24])" *) LUT4 i1150_3_lut (.A(\sum[15]_keep ), 
            .B(n2059), .C(\opc15_8[3] ), .Z(alu_result[15]));
    defparam i1150_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_10__I_0 (.A(intmem[10]), 
            .B(b_0__N_413), .Z(b[10]));
    defparam intmem_10__I_0.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_9__I_0 (.A(intmem[9]), 
            .B(b_0__N_413), .Z(b[9]));
    defparam intmem_9__I_0.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C (D)))+!A !(B ((D)+!C)+!B (C (D)+!C !(D)))))" *) LUT4 logic_7__I_0_2_4_lut_4_lut_4_lut (.A(logic_0__N_527), 
            .B(intmem[7]), .C(dout[7]), .D(logic_0__N_526), .Z(logic[7]));
    defparam logic_7__I_0_2_4_lut_4_lut_4_lut.INIT = "0x7c85";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_12__I_0 (.A(intmem[12]), 
            .B(b_0__N_413), .Z(b[12]));
    defparam intmem_12__I_0.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_11__I_0 (.A(intmem[11]), 
            .B(b_0__N_413), .Z(b[11]));
    defparam intmem_11__I_0.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_14__I_0 (.A(intmem[14]), 
            .B(b_0__N_413), .Z(b[14]));
    defparam intmem_14__I_0.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_13__I_0 (.A(intmem[13]), 
            .B(b_0__N_413), .Z(b[13]));
    defparam intmem_13__I_0.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(86[2],88[22])" *) LUT4 intmem_15__I_0 (.A(intmem[15]), 
            .B(b_0__N_413), .Z(b[15]));
    defparam intmem_15__I_0.INIT = "0x6666";
    
endmodule

//
// Verilog Description of module icy40_dipsw_7segm
//

module icy40_dipsw_7segm (input VCC_net, output DISP_DATA_c, input SW_DISP_CLK_c_derived_21, 
            input [15:0]dout, input C, output [7:0]switches_in, input C_2, 
            output DISP_STB_c, input cnt12_3__N_313, output cnt4_1__N_321, 
            output \cnt12[2] , output \cnt12[1] , input SW_DATA_c, output \cnt4[0] , 
            input cnt4_0__N_323, output SW_STB_N_c, input \addr[13] , 
            input sel_3__N_61, input we, input \addr[0] );
    
    (* is_inv_clock=1, is_clock=1, lineinfo="@52(40[3],40[14])" *) wire SW_DISP_CLK_c_derived_21;
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    (* is_clock=1, lineinfo="@52(40[3],40[14])" *) wire C_2;
    (* lineinfo="@51(319[9],319[15])" *) wire [11:0]sreg12;
    
    wire digit_dp_0__N_311;
    (* lineinfo="@51(306[9],306[17])" *) wire [3:0]digit_dp;
    (* lineinfo="@51(320[9],320[14])" *) wire [7:0]sreg8;
    
    wire switches_in_0__N_79, digit_data_0__N_307;
    (* lineinfo="@51(305[9],305[19])" *) wire [15:0]digit_data;
    (* lineinfo="@51(323[9],323[17])" *) wire [6:0]digithex;
    
    wire sreg12_0__N_346, DISP_STB_c_N_657;
    (* lineinfo="@51(317[9],317[14])" *) wire [3:0]cnt12;
    
    wire cnt12_3__N_312;
    wire [3:0]cnt12_2__N_315;
    
    wire cnt12_0__N_319, cnt12_1__N_317, digitval_2__N_356;
    (* lineinfo="@51(318[9],318[13])" *) wire [1:0]cnt4;
    (* lineinfo="@51(322[9],322[17])" *) wire [3:0]digitval;
    wire [11:0]sreg12_10__N_325;
    
    wire sreg12_7__N_331, sreg12_6__N_333, sreg12_3__N_339;
    wire [1:0]cnt4_1__N_320;
    
    wire cnt4_1__N_322, digitval_1__N_357, n11538, n11541, n11178, 
        n10919, digitval_0__N_358, digitval_3__N_355, GND_net, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(341[3],345[10])" *) FD1P3XZ dout_0__I_0_4 (.D(dout[0]), 
            .SP(digit_dp_0__N_311), .CK(C), .SR(GND_net), .Q(digit_dp[0]));
    defparam dout_0__I_0_4.REGSET = "RESET";
    defparam dout_0__I_0_4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(493[3],497[10])" *) FD1P3XZ sreg8_0__I_0_2 (.D(sreg8[0]), 
            .SP(switches_in_0__N_79), .CK(C_2), .SR(GND_net), .Q(switches_in[0]));
    defparam sreg8_0__I_0_2.REGSET = "RESET";
    defparam sreg8_0__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_0__I_0_3 (.D(dout[0]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[0]));
    defparam dout_0__I_0_3.REGSET = "RESET";
    defparam dout_0__I_0_3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(445[3],453[10])" *) FD1P3XZ digithex_0__I_0 (.D(digithex[0]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(sreg12_0__N_346), 
            .Q(sreg12[0]));
    defparam digithex_0__I_0.REGSET = "RESET";
    defparam digithex_0__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(463[3],469[10])" *) FD1P3XZ DISP_STB_c_I_0_2 (.D(DISP_STB_c_N_657), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(DISP_STB_c));
    defparam DISP_STB_c_I_0_2.REGSET = "RESET";
    defparam DISP_STB_c_I_0_2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(364[3],370[10])" *) FD1P3XZ cnt12_3__I_0 (.D(cnt12_3__N_312), 
            .SP(cnt12_3__N_313), .CK(C_2), .SR(cnt4_1__N_321), .Q(cnt12[3]));
    defparam cnt12_3__I_0.REGSET = "RESET";
    defparam cnt12_3__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@51(368[14],368[19])" *) LUT4 i1133_2_lut (.A(cnt12[3]), 
            .B(cnt12[0]), .Z(cnt12_3__N_312));
    defparam i1133_2_lut.INIT = "0x6666";
    (* lse_init_val=0, LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(364[3],370[10])" *) FD1P3XZ cnt12_2__I_0 (.D(cnt12_2__N_315[2]), 
            .SP(VCC_net_2), .CK(C_2), .SR(cnt4_1__N_321), .Q(\cnt12[2] ));
    defparam cnt12_2__I_0.REGSET = "RESET";
    defparam cnt12_2__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(364[3],370[10])" *) FD1P3XZ cnt12_0__I_0 (.D(cnt12_0__N_319), 
            .SP(VCC_net_2), .CK(C_2), .SR(GND_net), .Q(cnt12[0]));
    defparam cnt12_0__I_0.REGSET = "RESET";
    defparam cnt12_0__I_0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(364[3],370[10])" *) FD1P3XZ cnt12_1__I_0 (.D(cnt12_1__N_317), 
            .SP(VCC_net_2), .CK(C_2), .SR(cnt4_1__N_321), .Q(\cnt12[1] ));
    defparam cnt12_1__I_0.REGSET = "RESET";
    defparam cnt12_1__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(485[3],487[10])" *) FD1P3XZ sreg8_6__I_0 (.D(sreg8[6]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg8[7]));
    defparam sreg8_6__I_0.REGSET = "RESET";
    defparam sreg8_6__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 digitval_2__I_0_2 (.A(digitval_2__N_356), 
            .B(digit_data[6]), .C(digit_data[2]), .D(cnt4[1]), .Z(digitval[2]));
    defparam digitval_2__I_0_2.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(485[3],487[10])" *) FD1P3XZ sreg8_5__I_0 (.D(sreg8[5]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg8[6]));
    defparam sreg8_5__I_0.REGSET = "RESET";
    defparam sreg8_5__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(485[3],487[10])" *) FD1P3XZ sreg8_4__I_0 (.D(sreg8[4]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg8[5]));
    defparam sreg8_4__I_0.REGSET = "RESET";
    defparam sreg8_4__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(485[3],487[10])" *) FD1P3XZ sreg8_3__I_0 (.D(sreg8[3]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg8[4]));
    defparam sreg8_3__I_0.REGSET = "RESET";
    defparam sreg8_3__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(485[3],487[10])" *) FD1P3XZ sreg8_2__I_0 (.D(sreg8[2]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg8[3]));
    defparam sreg8_2__I_0.REGSET = "RESET";
    defparam sreg8_2__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(485[3],487[10])" *) FD1P3XZ sreg8_1__I_0 (.D(sreg8[1]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg8[2]));
    defparam sreg8_1__I_0.REGSET = "RESET";
    defparam sreg8_1__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(485[3],487[10])" *) FD1P3XZ sreg8_0__I_0 (.D(sreg8[0]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg8[1]));
    defparam sreg8_0__I_0.REGSET = "RESET";
    defparam sreg8_0__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(445[3],453[10])" *) FD1P3XZ sreg12_10__I_0 (.D(sreg12_10__N_325[10]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg12[10]));
    defparam sreg12_10__I_0.REGSET = "RESET";
    defparam sreg12_10__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(485[3],487[10])" *) IOL_B SW_DATA_c_I_0 (.PADDI(SW_DATA_c), 
            .DO1(GND_net), .DO0(GND_net), .CE(VCC_net), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(SW_DISP_CLK_c_derived_21), .OUTCLK(GND_net), 
            .DI0(sreg8[0]));
    defparam SW_DATA_c_I_0.LATCHIN = "NONE_REG";
    defparam SW_DATA_c_I_0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(445[3],453[10])" *) FD1P3XZ sreg12_10__I_19 (.D(sreg12_10__N_325[9]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg12[9]));
    defparam sreg12_10__I_19.REGSET = "RESET";
    defparam sreg12_10__I_19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(445[3],453[10])" *) FD1P3XZ sreg12_10__I_20 (.D(sreg12_10__N_325[8]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg12[8]));
    defparam sreg12_10__I_20.REGSET = "RESET";
    defparam sreg12_10__I_20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(445[3],453[10])" *) FD1P3XZ sreg12_7__I_0 (.D(sreg12_7__N_331), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg12[7]));
    defparam sreg12_7__I_0.REGSET = "RESET";
    defparam sreg12_7__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(445[3],453[10])" *) FD1P3XZ sreg12_6__I_0 (.D(sreg12_6__N_333), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg12[6]));
    defparam sreg12_6__I_0.REGSET = "RESET";
    defparam sreg12_6__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(445[3],453[10])" *) FD1P3XZ sreg12_10__I_21 (.D(sreg12_10__N_325[5]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg12[5]));
    defparam sreg12_10__I_21.REGSET = "RESET";
    defparam sreg12_10__I_21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(445[3],453[10])" *) FD1P3XZ sreg12_10__I_22 (.D(sreg12_10__N_325[4]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg12[4]));
    defparam sreg12_10__I_22.REGSET = "RESET";
    defparam sreg12_10__I_22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(445[3],453[10])" *) FD1P3XZ sreg12_3__I_0 (.D(sreg12_3__N_339), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg12[3]));
    defparam sreg12_3__I_0.REGSET = "RESET";
    defparam sreg12_3__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(445[3],453[10])" *) FD1P3XZ sreg12_10__I_23 (.D(sreg12_10__N_325[2]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg12[2]));
    defparam sreg12_10__I_23.REGSET = "RESET";
    defparam sreg12_10__I_23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(445[3],453[10])" *) FD1P3XZ sreg12_10__I_24 (.D(sreg12_10__N_325[1]), 
            .SP(VCC_net_2), .CK(SW_DISP_CLK_c_derived_21), .SR(GND_net), 
            .Q(sreg12[1]));
    defparam sreg12_10__I_24.REGSET = "RESET";
    defparam sreg12_10__I_24.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(376[3],382[10])" *) FD1P3XZ cnt4_1__I_0 (.D(cnt4_1__N_320[1]), 
            .SP(cnt4_1__N_321), .CK(C_2), .SR(cnt4_1__N_322), .Q(cnt4[1]));
    defparam cnt4_1__I_0.REGSET = "RESET";
    defparam cnt4_1__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_15__I_0_3 (.D(dout[15]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[15]));
    defparam dout_15__I_0_3.REGSET = "RESET";
    defparam dout_15__I_0_3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_14__I_0_3 (.D(dout[14]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[14]));
    defparam dout_14__I_0_3.REGSET = "RESET";
    defparam dout_14__I_0_3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_13__I_0_3 (.D(dout[13]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[13]));
    defparam dout_13__I_0_3.REGSET = "RESET";
    defparam dout_13__I_0_3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_12__I_0_3 (.D(dout[12]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[12]));
    defparam dout_12__I_0_3.REGSET = "RESET";
    defparam dout_12__I_0_3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_11__I_0_3 (.D(dout[11]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[11]));
    defparam dout_11__I_0_3.REGSET = "RESET";
    defparam dout_11__I_0_3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_10__I_0_3 (.D(dout[10]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[10]));
    defparam dout_10__I_0_3.REGSET = "RESET";
    defparam dout_10__I_0_3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_9__I_0_3 (.D(dout[9]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[9]));
    defparam dout_9__I_0_3.REGSET = "RESET";
    defparam dout_9__I_0_3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_8__I_0_3 (.D(dout[8]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[8]));
    defparam dout_8__I_0_3.REGSET = "RESET";
    defparam dout_8__I_0_3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_7__I_0_3 (.D(dout[7]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[7]));
    defparam dout_7__I_0_3.REGSET = "RESET";
    defparam dout_7__I_0_3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_6__I_0_2 (.D(dout[6]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[6]));
    defparam dout_6__I_0_2.REGSET = "RESET";
    defparam dout_6__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_5__I_0_2 (.D(dout[5]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[5]));
    defparam dout_5__I_0_2.REGSET = "RESET";
    defparam dout_5__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_4__I_0_3 (.D(dout[4]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[4]));
    defparam dout_4__I_0_3.REGSET = "RESET";
    defparam dout_4__I_0_3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_3__I_0_4 (.D(dout[3]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[3]));
    defparam dout_3__I_0_4.REGSET = "RESET";
    defparam dout_3__I_0_4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_2__I_0_4 (.D(dout[2]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[2]));
    defparam dout_2__I_0_4.REGSET = "RESET";
    defparam dout_2__I_0_4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(331[3],335[10])" *) FD1P3XZ dout_1__I_0_4 (.D(dout[1]), 
            .SP(digit_data_0__N_307), .CK(C), .SR(GND_net), .Q(digit_data[1]));
    defparam dout_1__I_0_4.REGSET = "RESET";
    defparam dout_1__I_0_4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(493[3],497[10])" *) FD1P3XZ sreg8_7__I_0 (.D(sreg8[7]), 
            .SP(switches_in_0__N_79), .CK(C_2), .SR(GND_net), .Q(switches_in[7]));
    defparam sreg8_7__I_0.REGSET = "RESET";
    defparam sreg8_7__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(493[3],497[10])" *) FD1P3XZ sreg8_6__I_0_2 (.D(sreg8[6]), 
            .SP(switches_in_0__N_79), .CK(C_2), .SR(GND_net), .Q(switches_in[6]));
    defparam sreg8_6__I_0_2.REGSET = "RESET";
    defparam sreg8_6__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(493[3],497[10])" *) FD1P3XZ sreg8_5__I_0_2 (.D(sreg8[5]), 
            .SP(switches_in_0__N_79), .CK(C_2), .SR(GND_net), .Q(switches_in[5]));
    defparam sreg8_5__I_0_2.REGSET = "RESET";
    defparam sreg8_5__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(493[3],497[10])" *) FD1P3XZ sreg8_4__I_0_2 (.D(sreg8[4]), 
            .SP(switches_in_0__N_79), .CK(C_2), .SR(GND_net), .Q(switches_in[4]));
    defparam sreg8_4__I_0_2.REGSET = "RESET";
    defparam sreg8_4__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(493[3],497[10])" *) FD1P3XZ sreg8_3__I_0_2 (.D(sreg8[3]), 
            .SP(switches_in_0__N_79), .CK(C_2), .SR(GND_net), .Q(switches_in[3]));
    defparam sreg8_3__I_0_2.REGSET = "RESET";
    defparam sreg8_3__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(493[3],497[10])" *) FD1P3XZ sreg8_2__I_0_2 (.D(sreg8[2]), 
            .SP(switches_in_0__N_79), .CK(C_2), .SR(GND_net), .Q(switches_in[2]));
    defparam sreg8_2__I_0_2.REGSET = "RESET";
    defparam sreg8_2__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(493[3],497[10])" *) FD1P3XZ sreg8_1__I_0_2 (.D(sreg8[1]), 
            .SP(switches_in_0__N_79), .CK(C_2), .SR(GND_net), .Q(switches_in[1]));
    defparam sreg8_1__I_0_2.REGSET = "RESET";
    defparam sreg8_1__I_0_2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(341[3],345[10])" *) FD1P3XZ dout_3__I_0_5 (.D(dout[3]), 
            .SP(digit_dp_0__N_311), .CK(C), .SR(GND_net), .Q(digit_dp[3]));
    defparam dout_3__I_0_5.REGSET = "RESET";
    defparam dout_3__I_0_5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(341[3],345[10])" *) FD1P3XZ dout_2__I_0_5 (.D(dout[2]), 
            .SP(digit_dp_0__N_311), .CK(C), .SR(GND_net), .Q(digit_dp[2]));
    defparam dout_2__I_0_5.REGSET = "RESET";
    defparam dout_2__I_0_5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(341[3],345[10])" *) FD1P3XZ dout_1__I_0_5 (.D(dout[1]), 
            .SP(digit_dp_0__N_311), .CK(C), .SR(GND_net), .Q(digit_dp[1]));
    defparam dout_1__I_0_5.REGSET = "RESET";
    defparam dout_1__I_0_5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(376[3],382[10])" *) FD1P3XZ cnt4_0__I_0_2 (.D(cnt4_0__N_323), 
            .SP(VCC_net_2), .CK(C_2), .SR(GND_net), .Q(\cnt4[0] ));
    defparam cnt4_0__I_0_2.REGSET = "RESET";
    defparam cnt4_0__I_0_2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@51(494[7],494[16])" *) LUT4 i9780_2_lut_3_lut_4_lut (.A(\cnt12[2] ), 
            .B(cnt12[3]), .C(\cnt12[1] ), .D(cnt12[0]), .Z(cnt4_1__N_321));
    defparam i9780_2_lut_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@51(494[7],494[16])" *) LUT4 i9799_2_lut_3_lut_4_lut (.A(\cnt12[2] ), 
            .B(cnt12[3]), .C(\cnt12[1] ), .D(cnt12[0]), .Z(switches_in_0__N_79));
    defparam i9799_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A))", lineinfo="@51(446[7],446[16])" *) LUT4 equal_32_i8_1_lut (.A(sreg12_0__N_346), 
            .Z(DISP_STB_c_N_657));
    defparam equal_32_i8_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+!(D))+!B (C+(D)))+!A !(B (C (D))+!B !(C+!(D))))", lineinfo="@51(420[3],438[12])" *) LUT4 digitval_2__I_0 (.A(digitval[2]), 
            .B(digitval[3]), .C(digitval[1]), .D(digitval[0]), .Z(digithex[0]));
    defparam digitval_2__I_0.INIT = "0xb6fd";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \cnt4[0]_bdd_4_lut_2  (.A(\cnt4[0] ), 
            .B(digit_data[9]), .C(digit_data[13]), .D(cnt4[1]), .Z(digitval_1__N_357));
    defparam \cnt4[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 digitval_1__I_0_2 (.A(digitval_1__N_357), 
            .B(digit_data[5]), .C(digit_data[1]), .D(cnt4[1]), .Z(digitval[1]));
    defparam digitval_1__I_0_2.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \cnt4[0]_bdd_4_lut  (.A(\cnt4[0] ), 
            .B(digit_dp[2]), .C(digit_dp[3]), .D(cnt4[1]), .Z(n11538));
    defparam \cnt4[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11538_bdd_4_lut (.A(n11538), 
            .B(digit_dp[1]), .C(digit_dp[0]), .D(cnt4[1]), .Z(n11541));
    defparam n11538_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A))", lineinfo="@51(474[16],474[30])" *) LUT4 DISP_STB_c_I_0 (.A(DISP_STB_c), 
            .Z(SW_STB_N_c));
    defparam DISP_STB_c_I_0.INIT = "0x5555";
    (* lut_function="(A (B (C)))", lineinfo="@51(388[3],393[12])" *) LUT4 i1_2_lut_3_lut (.A(\cnt4[0] ), 
            .B(cnt4[1]), .C(cnt4_1__N_321), .Z(cnt4_1__N_322));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B ((D)+!C)+!B (C (D)))+!A (C (D))))", lineinfo="@51(388[3],393[12])" *) LUT4 dig_1hot_3__I_0_4_lut (.A(\cnt4[0] ), 
            .B(cnt4[1]), .C(sreg12_0__N_346), .D(sreg12[10]), .Z(sreg12[11]));
    defparam dig_1hot_3__I_0_4_lut.INIT = "0x07f7";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@51(494[7],494[16])" *) LUT4 i1_3_lut_4_lut (.A(cnt12[0]), 
            .B(\cnt12[1] ), .C(cnt12[3]), .D(\cnt12[2] ), .Z(sreg12_0__N_346));
    defparam i1_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@51(380[13],380[17])" *) LUT4 i1038_2_lut (.A(\cnt4[0] ), 
            .B(cnt4[1]), .Z(cnt4_1__N_320[1]));
    defparam i1038_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C+!(D))+!B (C (D)))+!A !((C (D)+!C !(D))+!B)))", lineinfo="@51(420[3],438[12])" *) LUT4 digitval_1__I_0 (.A(digitval[1]), 
            .B(digitval[2]), .C(digitval[3]), .D(digitval[0]), .Z(digithex[1]));
    defparam digitval_1__I_0.INIT = "0x5b37";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@51(446[4],452[11])" *) LUT4 mux_33_i2_3_lut (.A(digithex[1]), 
            .B(sreg12[0]), .C(sreg12_0__N_346), .Z(sreg12_10__N_325[1]));
    defparam mux_33_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A !((C+(D))+!B)))", lineinfo="@51(420[3],438[12])" *) LUT4 digitval_2__I_0_3 (.A(digitval[2]), 
            .B(digitval[1]), .C(digitval[3]), .D(digitval[0]), .Z(digithex[2]));
    defparam digitval_2__I_0_3.INIT = "0x7f5b";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@51(446[4],452[11])" *) LUT4 mux_33_i3_3_lut (.A(digithex[2]), 
            .B(sreg12[1]), .C(sreg12_0__N_346), .Z(sreg12_10__N_325[2]));
    defparam mux_33_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C)+!B !(C+(D)))+!A !(B (C+!(D))+!B ((D)+!C))))", lineinfo="@51(446[4],452[11])" *) LUT4 i9830_4_lut (.A(digitval[2]), 
            .B(digitval[1]), .C(digitval[0]), .D(digitval[3]), .Z(n11178));
    defparam i9830_4_lut.INIT = "0x7b6d";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@51(446[4],452[11])" *) LUT4 i9568_3_lut (.A(n11178), 
            .B(sreg12[2]), .C(sreg12_0__N_346), .Z(sreg12_3__N_339));
    defparam i9568_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D)))+!A (B+(C+!(D))))", lineinfo="@51(420[3],438[12])" *) LUT4 digitval_0__I_0 (.A(digitval[0]), 
            .B(digitval[3]), .C(digitval[1]), .D(digitval[2]), .Z(digithex[4]));
    defparam digitval_0__I_0.INIT = "0xdcd5";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@51(446[4],452[11])" *) LUT4 mux_33_i5_3_lut (.A(digithex[4]), 
            .B(sreg12[3]), .C(sreg12_0__N_346), .Z(sreg12_10__N_325[4]));
    defparam mux_33_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))", lineinfo="@51(368[14],368[19])" *) LUT4 i1539_2_lut_3_lut (.A(cnt12[0]), 
            .B(\cnt12[1] ), .C(\cnt12[2] ), .Z(cnt12_2__N_315[2]));
    defparam i1539_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C))+!A (B+(C+!(D))))", lineinfo="@51(420[3],438[12])" *) LUT4 digitval_0__I_0_3 (.A(digitval[0]), 
            .B(digitval[3]), .C(digitval[2]), .D(digitval[1]), .Z(digithex[5]));
    defparam digitval_0__I_0_3.INIT = "0xdc7d";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@51(446[4],452[11])" *) LUT4 mux_33_i6_3_lut (.A(digithex[5]), 
            .B(sreg12[4]), .C(sreg12_0__N_346), .Z(sreg12_10__N_325[5]));
    defparam mux_33_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C (D)))+!A (B ((D)+!C)+!B (C)))", lineinfo="@51(446[4],452[11])" *) LUT4 i9614_4_lut (.A(digitval[1]), 
            .B(digitval[3]), .C(digitval[2]), .D(digitval[0]), .Z(n10919));
    defparam i9614_4_lut.INIT = "0xdebe";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@51(446[4],452[11])" *) LUT4 i9615_3_lut (.A(n10919), 
            .B(sreg12[5]), .C(sreg12_0__N_346), .Z(sreg12_6__N_333));
    defparam i9615_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@51(446[4],452[11])" *) LUT4 i9613_3_lut (.A(n11541), 
            .B(sreg12[6]), .C(sreg12_0__N_346), .Z(sreg12_7__N_331));
    defparam i9613_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C))+!A (B (C+!(D))+!B !(C+(D))))", lineinfo="@51(446[4],452[11])" *) LUT4 mux_33_i9_4_lut (.A(\cnt4[0] ), 
            .B(sreg12[7]), .C(sreg12_0__N_346), .D(cnt4[1]), .Z(sreg12_10__N_325[8]));
    defparam mux_33_i9_4_lut.INIT = "0xc0c5";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))", lineinfo="@51(446[4],452[11])" *) LUT4 mux_33_i10_4_lut (.A(cnt4[1]), 
            .B(sreg12[8]), .C(sreg12_0__N_346), .D(\cnt4[0] ), .Z(sreg12_10__N_325[9]));
    defparam mux_33_i10_4_lut.INIT = "0xc5c0";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))", lineinfo="@51(446[4],452[11])" *) LUT4 mux_33_i11_4_lut (.A(\cnt4[0] ), 
            .B(sreg12[9]), .C(sreg12_0__N_346), .D(cnt4[1]), .Z(sreg12_10__N_325[10]));
    defparam mux_33_i11_4_lut.INIT = "0xc5c0";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \cnt4[0]_bdd_4_lut_5  (.A(\cnt4[0] ), 
            .B(digit_data[8]), .C(digit_data[12]), .D(cnt4[1]), .Z(digitval_0__N_358));
    defparam \cnt4[0]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@51(368[14],368[19])" *) LUT4 i1022_2_lut (.A(cnt12[0]), 
            .B(\cnt12[1] ), .Z(cnt12_1__N_317));
    defparam i1022_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 digitval_0__I_0_2 (.A(digitval_0__N_358), 
            .B(digit_data[4]), .C(digit_data[0]), .D(cnt4[1]), .Z(digitval[0]));
    defparam digitval_0__I_0_2.INIT = "0xaad8";
    (* lut_function="(!(A))", lineinfo="@51(365[7],365[17])" *) LUT4 i782_1_lut (.A(cnt12[0]), 
            .Z(cnt12_0__N_319));
    defparam i782_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B+((D)+!C))))", lineinfo="@51(332[7],332[38])" *) LUT4 i7_2_lut_4_lut (.A(\addr[13] ), 
            .B(sel_3__N_61), .C(we), .D(\addr[0] ), .Z(digit_data_0__N_307));
    defparam i7_2_lut_4_lut.INIT = "0x0010";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \cnt4[0]_bdd_4_lut_4  (.A(\cnt4[0] ), 
            .B(digit_data[11]), .C(digit_data[15]), .D(cnt4[1]), .Z(digitval_3__N_355));
    defparam \cnt4[0]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 digitval_3__I_0 (.A(digitval_3__N_355), 
            .B(digit_data[7]), .C(digit_data[3]), .D(cnt4[1]), .Z(digitval[3]));
    defparam digitval_3__I_0.INIT = "0xaad8";
    (* lut_function="(!(A+(B+!(C (D)))))", lineinfo="@51(342[7],342[38])" *) LUT4 i12_2_lut_4_lut (.A(\addr[13] ), 
            .B(sel_3__N_61), .C(we), .D(\addr[0] ), .Z(digit_dp_0__N_311));
    defparam i12_2_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \cnt4[0]_bdd_4_lut_3  (.A(\cnt4[0] ), 
            .B(digit_data[10]), .C(digit_data[14]), .D(cnt4[1]), .Z(digitval_2__N_356));
    defparam \cnt4[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=12, LSE_RCOL=29, LSE_LLINE=297, LSE_RLINE=297, lineinfo="@51(445[3],453[10])" *) IOL_B sreg12_11__I_0 (.PADDI(GND_net), 
            .DO1(GND_net), .DO0(sreg12[11]), .CE(VCC_net), .IOLTO(GND_net), 
            .HOLD(GND_net), .INCLK(GND_net), .OUTCLK(SW_DISP_CLK_c_derived_21), 
            .PADDO(DISP_DATA_c));
    defparam sreg12_11__I_0.LATCHIN = "LATCH_REG";
    defparam sreg12_11__I_0.DDROUT = "NO";
    VHI i2 (.Z(VCC_net_2));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module ec16_decode
//

module ec16_decode (input \opcc[10] , input \extmem[10] , input n1265, 
            output opcc_10__N_270, input \spr_dout[9] , input [15:0]br_dout, 
            input C, output extmem_10__N_239, output \reg_sel[4] , output \din[9] , 
            input [7:0]switches_in, input \spr_dout[1] , output n9868, 
            output extmem_1__N_261, input \fart_dout[1] , output \reg_sel[3] , 
            output n9864, output extmem_1__N_259, input \spr_dout[10] , 
            output extmem_10__N_240, input \spr_dout[3] , output n10575, 
            input \fart_dout[3] , output n10926, output n7, input \addr[13] , 
            input n4, input br_rd_N_665, output br_rd, input we, output br_wr, 
            input \spr_dout[8] , output \din[8] , input BTN_c_1, input BTN_c_2, 
            input \spr_dout[11] , input BTN_c_3, output extmem_11__N_237, 
            input state_0, output \opc15_8[2] , input BTN_c_0, output n7_adj_1, 
            input \spr_dout[12] , output extmem_12__N_234, output extmem_12__N_232, 
            output clk_enable_5, input \spr_dout[6] , output extmem_6__N_247, 
            input \fart_dout[6] , output extmem_6__N_245, input \spr_dout[13] , 
            output \din[13] , input reg_sel_3__N_288, input reg_sel_4__N_287, 
            input \spr_dout[14] , output extmem_14__N_231, input \spr_dout[7] , 
            output extmem_7__N_244, input \fart_dout[7] , output extmem_7__N_242, 
            input \spr_dout[15] , output \din[15] , input sel_3__N_61, 
            input \spr_dout[2] , output extmem_2__N_258, input \fart_dout[2] , 
            output extmem_2__N_256, input \ivselff[2] , input \ivselff[1] , 
            input \ivselff[3] , output extmem_5__N_249, input \spr_dout[0] , 
            output extmem_0__N_264, input \fart_dout[0] , output extmem_0__N_262, 
            output \sel[3] );
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire C;
    (* lineinfo="@25(51[9],51[16])" *) wire [4:0]reg_sel;
    
    wire din_9__N_25, din_9__N_24, reg_sel_0__N_291, n3, n2422, n10931, 
        n10618, n10621, n3_adj_725, n10925, n10564, n2388, din_8__N_28, 
        din_8__N_26, n3_adj_726, n10530, n10533, n3_adj_727, n10558, 
        reg_sel_1__N_290, n10554, n7_adj_729, din_13__N_22, din_13__N_21, 
        reg_sel_2__N_289, n10520, n10523, n10550, n7_adj_730, din_15__N_19, 
        din_15__N_18, n10933, n10923, VCC_net, GND_net;
    
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3988_3_lut (.A(\opcc[10] ), 
            .B(\extmem[10] ), .C(n1265), .Z(opcc_10__N_270));
    defparam i3988_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9528_3_lut (.A(\spr_dout[9] ), 
            .B(reg_sel[0]), .C(reg_sel[1]), .Z(din_9__N_25));
    defparam i9528_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9539_3_lut (.A(br_dout[9]), 
            .B(reg_sel[1]), .C(reg_sel[0]), .Z(din_9__N_24));
    defparam i9539_3_lut.INIT = "0x2020";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=20, LSE_LLINE=246, LSE_RLINE=246, lineinfo="@25(68[3],72[10])" *) FD1P3XZ reg_sel_1__I_0 (.D(reg_sel_1__N_290), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(reg_sel[1]));
    defparam reg_sel_1__I_0.REGSET = "RESET";
    defparam reg_sel_1__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))", lineinfo="@25(78[3],85[12])" *) LUT4 din_9__I_0_2 (.A(extmem_10__N_239), 
            .B(din_9__N_24), .C(din_9__N_25), .D(\reg_sel[4] ), .Z(\din[9] ));
    defparam din_9__I_0_2.INIT = "0x5044";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 i9626_4_lut (.A(n3), 
            .B(switches_in[1]), .C(reg_sel[2]), .D(n2422), .Z(n10931));
    defparam i9626_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B)+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9332_2_lut (.A(\spr_dout[1] ), 
            .B(n9868), .Z(extmem_1__N_261));
    defparam i9332_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 i9627_4_lut (.A(n10931), 
            .B(\fart_dout[1] ), .C(\reg_sel[3] ), .D(n9864), .Z(extmem_1__N_259));
    defparam i9627_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@25(51[9],51[16])" *) LUT4 i9540_3_lut (.A(\spr_dout[10] ), 
            .B(reg_sel[0]), .C(reg_sel[1]), .Z(n10618));
    defparam i9540_3_lut.INIT = "0x0202";
    (* lut_function="(A (B))", lineinfo="@25(51[9],51[16])" *) LUT4 i9522_2_lut (.A(br_dout[10]), 
            .B(reg_sel[0]), .Z(n10621));
    defparam i9522_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))", lineinfo="@25(51[9],51[16])" *) LUT4 i3979_4_lut (.A(n10621), 
            .B(n10618), .C(\reg_sel[4] ), .D(reg_sel[1]), .Z(extmem_10__N_240));
    defparam i3979_4_lut.INIT = "0xc0ca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 i9620_4_lut (.A(n3_adj_725), 
            .B(switches_in[3]), .C(reg_sel[2]), .D(n2422), .Z(n10925));
    defparam i9620_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B)+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9468_2_lut (.A(\spr_dout[3] ), 
            .B(n9868), .Z(n10575));
    defparam i9468_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 i9621_4_lut (.A(n10925), 
            .B(\fart_dout[3] ), .C(\reg_sel[3] ), .D(n9864), .Z(n10926));
    defparam i9621_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@25(78[3],85[12])" *) LUT4 mux_11_Mux_4_i7_4_lut (.A(br_dout[4]), 
            .B(n10564), .C(reg_sel[2]), .D(n2388), .Z(n7));
    defparam mux_11_Mux_4_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A+(B+(C))))", lineinfo="@25(57[23],57[49])" *) LUT4 br_rd_I_0_3_lut (.A(\addr[13] ), 
            .B(n4), .C(br_rd_N_665), .Z(br_rd));
    defparam br_rd_I_0_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@25(57[23],57[49])" *) LUT4 br_wr_I_0_3_lut (.A(\addr[13] ), 
            .B(n4), .C(we), .Z(br_wr));
    defparam br_wr_I_0_3_lut.INIT = "0x1010";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B ((D)+!C)))", lineinfo="@25(57[23],57[49])" *) LUT4 i2054_3_lut_4_lut (.A(\addr[13] ), 
            .B(n4), .C(br_rd_N_665), .D(reg_sel[0]), .Z(reg_sel_0__N_291));
    defparam i2054_3_lut_4_lut.INIT = "0xf101";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9551_3_lut (.A(\spr_dout[8] ), 
            .B(reg_sel[0]), .C(reg_sel[1]), .Z(din_8__N_28));
    defparam i9551_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9555_3_lut (.A(br_dout[8]), 
            .B(reg_sel[1]), .C(reg_sel[0]), .Z(din_8__N_26));
    defparam i9555_3_lut.INIT = "0x2020";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@25(78[3],85[12])" *) LUT4 din_8__I_0_2 (.A(din_8__N_26), 
            .B(extmem_10__N_239), .C(din_8__N_28), .D(\reg_sel[4] ), .Z(\din[8] ));
    defparam din_8__I_0_2.INIT = "0x3022";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (C+!(D)))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 mux_11_Mux_1_i3_4_lut (.A(br_dout[1]), 
            .B(BTN_c_1), .C(reg_sel[1]), .D(reg_sel[0]), .Z(n3));
    defparam mux_11_Mux_1_i3_4_lut.INIT = "0x0ac0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (C+!(D)))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 mux_11_Mux_2_i3_4_lut (.A(br_dout[2]), 
            .B(BTN_c_2), .C(reg_sel[1]), .D(reg_sel[0]), .Z(n3_adj_726));
    defparam mux_11_Mux_2_i3_4_lut.INIT = "0x0ac0";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9491_3_lut (.A(\spr_dout[11] ), 
            .B(reg_sel[0]), .C(reg_sel[1]), .Z(n10530));
    defparam i9491_3_lut.INIT = "0x0202";
    (* lut_function="(A (B))", lineinfo="@25(78[3],85[12])" *) LUT4 i9489_2_lut (.A(br_dout[11]), 
            .B(reg_sel[0]), .Z(n10533));
    defparam i9489_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (C+!(D)))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 mux_11_Mux_3_i3_4_lut (.A(br_dout[3]), 
            .B(BTN_c_3), .C(reg_sel[1]), .D(reg_sel[0]), .Z(n3_adj_725));
    defparam mux_11_Mux_3_i3_4_lut.INIT = "0x0ac0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))", lineinfo="@25(78[3],85[12])" *) LUT4 mux_11_Mux_11_i31_4_lut (.A(n10533), 
            .B(n10530), .C(\reg_sel[4] ), .D(reg_sel[1]), .Z(extmem_11__N_237));
    defparam mux_11_Mux_11_i31_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@38(77[9],77[16])" *) LUT4 opcc_10__I_0 (.A(\opcc[10] ), 
            .B(\extmem[10] ), .C(state_0), .Z(\opc15_8[2] ));
    defparam opcc_10__I_0.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (C+!(D)))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 mux_11_Mux_0_i3_4_lut (.A(br_dout[0]), 
            .B(BTN_c_0), .C(reg_sel[1]), .D(reg_sel[0]), .Z(n3_adj_727));
    defparam mux_11_Mux_0_i3_4_lut.INIT = "0x0ac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@25(78[3],85[12])" *) LUT4 mux_11_Mux_5_i7_4_lut (.A(br_dout[5]), 
            .B(n10558), .C(reg_sel[2]), .D(n2388), .Z(n7_adj_1));
    defparam mux_11_Mux_5_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A+(B+(C)))" *) LUT4 i8670_3_lut (.A(reg_sel[0]), .B(reg_sel[1]), 
            .C(reg_sel[2]), .Z(n9864));
    defparam i8670_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i8674_2_lut (.A(\reg_sel[3] ), .B(n9864), 
            .Z(n9868));
    defparam i8674_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9368_2_lut (.A(\spr_dout[12] ), 
            .B(n9868), .Z(extmem_12__N_234));
    defparam i9368_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C+!(D)))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9454_4_lut (.A(br_dout[12]), 
            .B(extmem_10__N_239), .C(reg_sel[1]), .D(reg_sel[0]), .Z(extmem_12__N_232));
    defparam i9454_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@25(58[23],58[49])" *) LUT4 i5_2_lut_3_lut (.A(\addr[13] ), 
            .B(n4), .C(we), .Z(clk_enable_5));
    defparam i5_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A (B (C (D))+!B ((D)+!C))+!A (C (D)))", lineinfo="@25(58[23],58[49])" *) LUT4 i2093_3_lut_4_lut (.A(\addr[13] ), 
            .B(n4), .C(br_rd_N_665), .D(reg_sel[1]), .Z(reg_sel_1__N_290));
    defparam i2093_3_lut_4_lut.INIT = "0xf202";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@25(78[3],85[12])" *) LUT4 mux_11_Mux_6_i7_4_lut (.A(br_dout[6]), 
            .B(n10554), .C(reg_sel[2]), .D(n2388), .Z(n7_adj_729));
    defparam mux_11_Mux_6_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9443_2_lut (.A(\spr_dout[6] ), 
            .B(n9868), .Z(extmem_6__N_247));
    defparam i9443_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 i9575_4_lut (.A(n7_adj_729), 
            .B(\fart_dout[6] ), .C(\reg_sel[3] ), .D(n9864), .Z(extmem_6__N_245));
    defparam i9575_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@25(51[9],51[16])" *) LUT4 i9415_3_lut (.A(\spr_dout[13] ), 
            .B(reg_sel[0]), .C(reg_sel[1]), .Z(din_13__N_22));
    defparam i9415_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@25(51[9],51[16])" *) LUT4 i9420_3_lut (.A(br_dout[13]), 
            .B(reg_sel[1]), .C(reg_sel[0]), .Z(din_13__N_21));
    defparam i9420_3_lut.INIT = "0x2020";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))", lineinfo="@25(51[9],51[16])" *) LUT4 din_13__I_0_2 (.A(extmem_10__N_239), 
            .B(din_13__N_21), .C(din_13__N_22), .D(\reg_sel[4] ), .Z(\din[13] ));
    defparam din_13__I_0_2.INIT = "0x5044";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=20, LSE_LLINE=246, LSE_RLINE=246, lineinfo="@25(68[3],72[10])" *) FD1P3XZ reg_sel_2__I_0 (.D(reg_sel_2__N_289), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(reg_sel[2]));
    defparam reg_sel_2__I_0.REGSET = "RESET";
    defparam reg_sel_2__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=20, LSE_LLINE=246, LSE_RLINE=246, lineinfo="@25(68[3],72[10])" *) FD1P3XZ reg_sel_3__I_0 (.D(reg_sel_3__N_288), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(\reg_sel[3] ));
    defparam reg_sel_3__I_0.REGSET = "RESET";
    defparam reg_sel_3__I_0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=20, LSE_LLINE=246, LSE_RLINE=246, lineinfo="@25(68[3],72[10])" *) FD1P3XZ reg_sel_4__I_0 (.D(reg_sel_4__N_287), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(\reg_sel[4] ));
    defparam reg_sel_4__I_0.REGSET = "RESET";
    defparam reg_sel_4__I_0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9458_3_lut (.A(\spr_dout[14] ), 
            .B(reg_sel[0]), .C(reg_sel[1]), .Z(n10520));
    defparam i9458_3_lut.INIT = "0x0202";
    (* lut_function="(!((B)+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i1475_2_lut (.A(reg_sel[0]), 
            .B(reg_sel[1]), .Z(n2388));
    defparam i1475_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@25(78[3],85[12])" *) LUT4 i9451_2_lut (.A(br_dout[14]), 
            .B(reg_sel[0]), .Z(n10523));
    defparam i9451_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))", lineinfo="@25(78[3],85[12])" *) LUT4 mux_11_Mux_14_i31_4_lut (.A(n10523), 
            .B(n10520), .C(\reg_sel[4] ), .D(reg_sel[1]), .Z(extmem_14__N_231));
    defparam mux_11_Mux_14_i31_4_lut.INIT = "0xc0ca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@25(78[3],85[12])" *) LUT4 mux_11_Mux_7_i7_4_lut (.A(br_dout[7]), 
            .B(n10550), .C(reg_sel[2]), .D(n2388), .Z(n7_adj_730));
    defparam mux_11_Mux_7_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9446_2_lut (.A(\spr_dout[7] ), 
            .B(n9868), .Z(extmem_7__N_244));
    defparam i9446_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 i9577_4_lut (.A(n7_adj_730), 
            .B(\fart_dout[7] ), .C(\reg_sel[3] ), .D(n9864), .Z(extmem_7__N_242));
    defparam i9577_4_lut.INIT = "0x0aca";
    (* lut_function="(A+(B))" *) LUT4 i8659_2_lut (.A(reg_sel[2]), .B(\reg_sel[3] ), 
            .Z(extmem_10__N_239));
    defparam i8659_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9465_3_lut (.A(\spr_dout[15] ), 
            .B(reg_sel[0]), .C(reg_sel[1]), .Z(din_15__N_19));
    defparam i9465_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9470_3_lut (.A(br_dout[15]), 
            .B(reg_sel[1]), .C(reg_sel[0]), .Z(din_15__N_18));
    defparam i9470_3_lut.INIT = "0x2020";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))", lineinfo="@25(78[3],85[12])" *) LUT4 din_15__I_0_2 (.A(extmem_10__N_239), 
            .B(din_15__N_18), .C(din_15__N_19), .D(\reg_sel[4] ), .Z(\din[15] ));
    defparam din_15__I_0_2.INIT = "0x5044";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B ((D)+!C)))", lineinfo="@25(59[23],59[49])" *) LUT4 i2092_3_lut_4_lut (.A(\addr[13] ), 
            .B(sel_3__N_61), .C(br_rd_N_665), .D(reg_sel[2]), .Z(reg_sel_2__N_289));
    defparam i2092_3_lut_4_lut.INIT = "0xf101";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 i9628_4_lut (.A(n3_adj_726), 
            .B(switches_in[2]), .C(reg_sel[2]), .D(n2422), .Z(n10933));
    defparam i9628_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B)+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9423_2_lut (.A(\spr_dout[2] ), 
            .B(n9868), .Z(extmem_2__N_258));
    defparam i9423_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 i9629_4_lut (.A(n10933), 
            .B(\fart_dout[2] ), .C(\reg_sel[3] ), .D(n9864), .Z(extmem_2__N_256));
    defparam i9629_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9448_2_lut_3_lut (.A(switches_in[7]), 
            .B(reg_sel[0]), .C(reg_sel[1]), .Z(n10550));
    defparam i9448_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9445_2_lut_3_lut (.A(switches_in[6]), 
            .B(reg_sel[0]), .C(reg_sel[1]), .Z(n10554));
    defparam i9445_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+(B+!(C))))", lineinfo="@25(78[3],85[12])" *) LUT4 i9379_2_lut_3_lut (.A(\ivselff[2] ), 
            .B(\ivselff[1] ), .C(\ivselff[3] ), .Z(extmem_5__N_249));
    defparam i9379_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9442_2_lut_3_lut (.A(switches_in[5]), 
            .B(reg_sel[0]), .C(reg_sel[1]), .Z(n10558));
    defparam i9442_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A+(B))", lineinfo="@25(78[3],85[12])" *) LUT4 i1509_2_lut (.A(reg_sel[0]), 
            .B(reg_sel[1]), .Z(n2422));
    defparam i1509_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 i9618_4_lut (.A(n3_adj_727), 
            .B(switches_in[0]), .C(reg_sel[2]), .D(n2422), .Z(n10923));
    defparam i9618_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B)+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9340_2_lut (.A(\spr_dout[0] ), 
            .B(n9868), .Z(extmem_0__N_264));
    defparam i9340_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))", lineinfo="@25(78[3],85[12])" *) LUT4 i9619_4_lut (.A(n10923), 
            .B(\fart_dout[0] ), .C(\reg_sel[3] ), .D(n9864), .Z(extmem_0__N_262));
    defparam i9619_4_lut.INIT = "0x0aca";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@25(78[3],85[12])" *) LUT4 i9438_2_lut_3_lut (.A(switches_in[4]), 
            .B(reg_sel[0]), .C(reg_sel[1]), .Z(n10564));
    defparam i9438_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B)+!A))", lineinfo="@25(60[23],60[49])" *) LUT4 addr_13__I_0 (.A(\addr[13] ), 
            .B(sel_3__N_61), .Z(\sel[3] ));
    defparam addr_13__I_0.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=9, LSE_RCOL=20, LSE_LLINE=246, LSE_RLINE=246, lineinfo="@25(68[3],72[10])" *) FD1P3XZ reg_sel_0__I_0 (.D(reg_sel_0__N_291), 
            .SP(VCC_net), .CK(C), .SR(GND_net), .Q(reg_sel[0]));
    defparam reg_sel_0__I_0.REGSET = "RESET";
    defparam reg_sel_0__I_0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \icy40_ebr_i(1,31) 
//

module \icy40_ebr_i(1,31) (input \addr[0] , input \addr[1] , input \addr[2] , 
            input \addr[3] , input \addr[4] , input \addr[5] , input \addr[6] , 
            input \addr[7] , input \addr[8] , input [15:0]dout, output [15:0]br_dout, 
            input WCLK, input br_wr, input br_rd, input VCC_net);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire WCLK;
    
    wire GND_net;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\bootram/ram", ECO_MEM_SIZE="[16, 512]", ECO_MEM_BLOCK_SIZE="[8, 512]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B addr_0__I_0 (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(\addr[8] ), .RADDR7(\addr[7] ), 
            .RADDR6(\addr[6] ), .RADDR5(\addr[5] ), .RADDR4(\addr[4] ), 
            .RADDR3(\addr[3] ), .RADDR2(\addr[2] ), .RADDR1(\addr[1] ), 
            .RADDR0(\addr[0] ), .WADDR10(GND_net), .WADDR9(GND_net), .WADDR8(\addr[8] ), 
            .WADDR7(\addr[7] ), .WADDR6(\addr[6] ), .WADDR5(\addr[5] ), 
            .WADDR4(\addr[4] ), .WADDR3(\addr[3] ), .WADDR2(\addr[2] ), 
            .WADDR1(\addr[1] ), .WADDR0(\addr[0] ), .MASK_N15(GND_net), 
            .MASK_N14(GND_net), .MASK_N13(GND_net), .MASK_N12(GND_net), 
            .MASK_N11(GND_net), .MASK_N10(GND_net), .MASK_N9(GND_net), 
            .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), .MASK_N5(GND_net), 
            .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), .MASK_N1(GND_net), 
            .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(dout[7]), .WDATA13(GND_net), 
            .WDATA12(dout[6]), .WDATA11(GND_net), .WDATA10(dout[5]), .WDATA9(GND_net), 
            .WDATA8(dout[4]), .WDATA7(GND_net), .WDATA6(dout[3]), .WDATA5(GND_net), 
            .WDATA4(dout[2]), .WDATA3(GND_net), .WDATA2(dout[1]), .WDATA1(GND_net), 
            .WDATA0(dout[0]), .RCLKE(VCC_net), .RCLK(WCLK), .RE(br_rd), 
            .WCLKE(VCC_net), .WCLK(WCLK), .WE(br_wr), .RDATA14(br_dout[7]), 
            .RDATA12(br_dout[6]), .RDATA10(br_dout[5]), .RDATA8(br_dout[4]), 
            .RDATA6(br_dout[3]), .RDATA4(br_dout[2]), .RDATA2(br_dout[1]), 
            .RDATA0(br_dout[0]));
    defparam addr_0__I_0.INIT_0 = "0x0000000A00208A0800000000008A00000080002A0020002A00000000AEC80028";
    defparam addr_0__I_0.INIT_1 = "0x0A0A008A00000020000000200000AA8000800020888800002888000000828A28";
    defparam addr_0__I_0.INIT_2 = "0x000055550A820FD3019C008A82880FD100000A82008800200A22008A08200000";
    defparam addr_0__I_0.INIT_3 = "0x205A0541104882881551022A744F05441571000050C8054400890550AA220545";
    defparam addr_0__I_0.INIT_4 = "0x4102000A225A05411FD30A82455687E40550008A631F00005FC2000000080743";
    defparam addr_0__I_0.INIT_5 = "0x0000016500001A56000044F6000005C9551405E100500A000041000000400A82";
    defparam addr_0__I_0.INIT_6 = "0x410080A2054188020000001C000000510000008805410000000000580541003C";
    defparam addr_0__I_0.INIT_7 = "0x000288220544105C0008C03F000085E30541511700AA05438D4A00000008802A";
    defparam addr_0__I_0.INIT_8 = "0x00000F4500005551802A055080A6000000021559802A401580A20544000200AB";
    defparam addr_0__I_0.INIT_9 = "0x000000000000054182B1001086E41005000000000D6F5551000A05500A890000";
    defparam addr_0__I_0.INIT_A = "0xCBCC0A88803A000009401005000015110000055100008D2700008C7600000550";
    defparam addr_0__I_0.INIT_B = "0x148C00A2055100800C1500802EF60000A5220A882AA20000A5490A992AB20000";
    defparam addr_0__I_0.INIT_C = "0x601F08000E790A02650E2022008900A3000108500A890541158D00A215040AA8";
    defparam addr_0__I_0.INIT_D = "0x084135DA0A27221176621A050A202563200A2082481528A839FE080077722201";
    defparam addr_0__I_0.INIT_E = "0x0815223F289A0A390B52004114CC00A72A9971D125E208000F415E5808002144";
    defparam addr_0__I_0.INIT_F = "0x0045000000402068203C203C200808A20A150A150A150A80081464B62002221D";
    defparam addr_0__I_0.DATA_WIDTH_W = "8";
    defparam addr_0__I_0.DATA_WIDTH_R = "8";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\bootram/ram", ECO_MEM_SIZE="[16, 512]", ECO_MEM_BLOCK_SIZE="[8, 512]", ECO_MEM_BLOCK_POS="[8, 0]" *) EBR_B addr_0__I_0_2 (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(\addr[8] ), .RADDR7(\addr[7] ), 
            .RADDR6(\addr[6] ), .RADDR5(\addr[5] ), .RADDR4(\addr[4] ), 
            .RADDR3(\addr[3] ), .RADDR2(\addr[2] ), .RADDR1(\addr[1] ), 
            .RADDR0(\addr[0] ), .WADDR10(GND_net), .WADDR9(GND_net), .WADDR8(\addr[8] ), 
            .WADDR7(\addr[7] ), .WADDR6(\addr[6] ), .WADDR5(\addr[5] ), 
            .WADDR4(\addr[4] ), .WADDR3(\addr[3] ), .WADDR2(\addr[2] ), 
            .WADDR1(\addr[1] ), .WADDR0(\addr[0] ), .MASK_N15(GND_net), 
            .MASK_N14(GND_net), .MASK_N13(GND_net), .MASK_N12(GND_net), 
            .MASK_N11(GND_net), .MASK_N10(GND_net), .MASK_N9(GND_net), 
            .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), .MASK_N5(GND_net), 
            .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), .MASK_N1(GND_net), 
            .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(dout[15]), 
            .WDATA13(GND_net), .WDATA12(dout[14]), .WDATA11(GND_net), 
            .WDATA10(dout[13]), .WDATA9(GND_net), .WDATA8(dout[12]), .WDATA7(GND_net), 
            .WDATA6(dout[11]), .WDATA5(GND_net), .WDATA4(dout[10]), .WDATA3(GND_net), 
            .WDATA2(dout[9]), .WDATA1(GND_net), .WDATA0(dout[8]), .RCLKE(VCC_net), 
            .RCLK(WCLK), .RE(br_rd), .WCLKE(VCC_net), .WCLK(WCLK), .WE(br_wr), 
            .RDATA14(br_dout[15]), .RDATA12(br_dout[14]), .RDATA10(br_dout[13]), 
            .RDATA8(br_dout[12]), .RDATA6(br_dout[11]), .RDATA4(br_dout[10]), 
            .RDATA2(br_dout[9]), .RDATA0(br_dout[8]));
    defparam addr_0__I_0_2.INIT_0 = "0x8802880A22000002880280200002C81302282200A02A202000002800A00A6428";
    defparam addr_0__I_0_2.INIT_1 = "0x000228028020800A802080008020E01B2028202A0002880200028802880A4013";
    defparam addr_0__I_0_2.INIT_2 = "0x01052802342AC004747A9C0AB02014038802202A02282200000228020002C811";
    defparam addr_0__I_0_2.INIT_3 = "0x00029C03022844038802E42100039C038808C4218009942136089421B40A3421";
    defparam addr_0__I_0_2.INIT_4 = "0x200AE42100029C038000642B022914038802E4200002CC03D0158475245FE020";
    defparam addr_0__I_0_2.INIT_5 = "0x3812A028340900006C02A029642110147817B03820081400780790300200342B";
    defparam addr_0__I_0_2.INIT_6 = "0x88024403990600029C02522D90300200340B4010390680201602A02834215005";
    defparam addr_0__I_0_2.INIT_7 = "0x2C570457C807022866000000CC031017990670B51101381200029C0223114010";
    defparam addr_0__I_0_2.INIT_8 = "0x601A40043903D0351050C80700029C0321B12200440088024403981760B05005";
    defparam addr_0__I_0_2.INIT_9 = "0x189808881C8948880116891650128803C421601A40057817B078602500003C03";
    defparam addr_0__I_0_2.INIT_A = "0x00036C031100891450102801C421589F189A088A1C8B5017981200029C03D035";
    defparam addr_0__I_0_2.INIT_B = "0x50151010000014015015101000009C015017381200009C014002291601149805";
    defparam addr_0__I_0_2.INIT_C = "0x0000440100001400000144011015011410040000140111005015101000001401";
    defparam addr_0__I_0_2.INIT_D = "0x1401000114010114501000014401101540100101000044010000140050051014";
    defparam addr_0__I_0_2.INIT_E = "0x1015011410041100000114010001140101145010000144011015000044000001";
    defparam addr_0__I_0_2.INIT_F = "0x0001440100001401501510100000140001141050000014000114000144011100";
    defparam addr_0__I_0_2.DATA_WIDTH_W = "8";
    defparam addr_0__I_0_2.DATA_WIDTH_R = "8";
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module icy40_sp16k16
//

module icy40_sp16k16 (input GND_net, input VCC_net, input CK, input \sel[4] , 
            input we, input \addr[13] , input \addr[12] , input \addr[11] , 
            input \addr[10] , input \addr[9] , input \addr[8] , input \addr[7] , 
            input \addr[6] , input \addr[5] , input \addr[4] , input \addr[3] , 
            input \addr[2] , input \addr[1] , input \addr[0] , input [15:0]dout, 
            output [15:0]spr_dout);
    
    (* is_clock=1, lineinfo="@52(77[9],77[12])" *) wire CK;
    
    wire GND_net_2;
    
    (* syn_black_box="true", syn_instantiated=1, LSE_LINE_FILE_ID=91, LSE_LCOL=10, LSE_RCOL=23, LSE_LLINE=336, LSE_RLINE=336, lineinfo="@52(336[10],336[23])" *) VFB_B spram1 (.ADDRESS13(\addr[13] ), 
            .ADDRESS12(\addr[12] ), .ADDRESS11(\addr[11] ), .ADDRESS10(\addr[10] ), 
            .ADDRESS9(\addr[9] ), .ADDRESS8(\addr[8] ), .ADDRESS7(\addr[7] ), 
            .ADDRESS6(\addr[6] ), .ADDRESS5(\addr[5] ), .ADDRESS4(\addr[4] ), 
            .ADDRESS3(\addr[3] ), .ADDRESS2(\addr[2] ), .ADDRESS1(\addr[1] ), 
            .ADDRESS0(\addr[0] ), .DATAIN15(dout[15]), .DATAIN14(dout[14]), 
            .DATAIN13(dout[13]), .DATAIN12(dout[12]), .DATAIN11(dout[11]), 
            .DATAIN10(dout[10]), .DATAIN9(dout[9]), .DATAIN8(dout[8]), 
            .DATAIN7(dout[7]), .DATAIN6(dout[6]), .DATAIN5(dout[5]), .DATAIN4(dout[4]), 
            .DATAIN3(dout[3]), .DATAIN2(dout[2]), .DATAIN1(dout[1]), .DATAIN0(dout[0]), 
            .MASKWREN3(VCC_net), .MASKWREN2(VCC_net), .MASKWREN1(VCC_net), 
            .MASKWREN0(VCC_net), .WREN(we), .CHIPSELECT(\sel[4] ), .CLOCK(CK), 
            .RDMARGINEN(GND_net_2), .RDMARGIN3(GND_net_2), .RDMARGIN2(GND_net_2), 
            .RDMARGIN1(GND_net_2), .RDMARGIN0(GND_net_2), .STANDBY(GND_net), 
            .SLEEP(GND_net), .POWEROFF_N(VCC_net), .TEST(GND_net_2), .DATAOUT15(spr_dout[15]), 
            .DATAOUT14(spr_dout[14]), .DATAOUT13(spr_dout[13]), .DATAOUT12(spr_dout[12]), 
            .DATAOUT11(spr_dout[11]), .DATAOUT10(spr_dout[10]), .DATAOUT9(spr_dout[9]), 
            .DATAOUT8(spr_dout[8]), .DATAOUT7(spr_dout[7]), .DATAOUT6(spr_dout[6]), 
            .DATAOUT5(spr_dout[5]), .DATAOUT4(spr_dout[4]), .DATAOUT3(spr_dout[3]), 
            .DATAOUT2(spr_dout[2]), .DATAOUT1(spr_dout[1]), .DATAOUT0(spr_dout[0]));
    VLO i1 (.Z(GND_net_2));
    
endmodule

//
// Verilog Description of module icy40_lsosc
//

module icy40_lsosc (input VCC_net, output CLKLF);
    
    (* is_clock=1, lineinfo="@52(40[3],40[14])" *) wire CLKLF;
    
    wire GND_net;
    
    (* syn_black_box="true", syn_instantiated=1, LSE_LINE_FILE_ID=91, LSE_LCOL=11, LSE_RCOL=22, LSE_LLINE=199, LSE_RLINE=199, lineinfo="@52(199[11],199[22])" *) LSOSC_CORE lclk (.CLKLFPU(VCC_net), 
            .CLKLFEN(VCC_net), .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), 
            .TRIM6(GND_net), .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), 
            .TRIM2(GND_net), .TRIM1(GND_net), .TRIM0(GND_net), .CLKLF(CLKLF));
    defparam lclk.FABRIC_TRIME = "DISABLE";
    VLO i1 (.Z(GND_net));
    
endmodule
