********************************************************************************
Product   : Virtuoso(R) XStream Out
Program   : @(#)$CDS: strmout version 6.1.8-64b 10/08/2019 19:40 (ip-172-18-22-57) $
          : sub-version  IC6.1.8-64b.500.7 
Started at: 29-Jul-2021  13:55:16
User Name : akumar
Host Name : VLSI-SRV-002
Directory : /home/NIS/projects/AMPERE/REV1/work/akumar
CADENCE Design Systems, Inc.
********************************************************************************
Info: Cellview Rev Num:99,  Tech Rev Num:59

WARNING (XSTRM-20): Output Stream file '/home/NIS/projects/AMPERE/REV1/work/akumar/ajit_lvs/resistor/res_runset1/test_resistor.calibre.db' already exists. It will be overwritten.
INFO (XSTRM-217): Reading the layer map file, /PDK/TSMC/28HPC-PLUS-RF/PDK/TSMC-iPDK/tsmcN28/tsmcN28.layermap
INFO (XSTRM-162): You have not used the viaMap option. If the OpenAccess design has native oaVia instances, use the -viaMap option for preserving oaVia instances in a Stream Out - Stream In round trip. Using the -viaMap option improves performance and VM usage of applications using the Streamed-In design.  For details on the viaMap option, refer to the "Design Data Translator's Reference" guide for XStream.

Summary of Options :
library                                 ROD
strmFile                                /home/NIS/projects/AMPERE/REV1/work/akumar/ajit_lvs/resistor/res_runset1/test_resistor.calibre.db
topCell                                 test_resistor
view                                    layout
runDir                                  /home/NIS/projects/AMPERE/REV1/work/akumar/ajit_lvs/resistor/res_runset1/
logFile                                 PIPO.LOG.test_resistor
summaryFile                             PIPO.SUM.test_resistor
layerMap                                /PDK/TSMC/28HPC-PLUS-RF/PDK/TSMC-iPDK/tsmcN28/tsmcN28.layermap
case                                    Preserve
convertDot                              node
convertPcellPin                         geometry

INFO (XSTRM-223): 1. Translating cellView tsmcN28/rupolym/layout as STRUCTURE rupolym_CDNS_627547116520.
INFO (XSTRM-223): 2. Translating cellView ROD/test_resistor/layout as STRUCTURE test_resistor.

Summary of Objects Translated:
	Scalar Instances:                       1
	Array Instances:                        0
	Polygons:                               0
	Paths:                                  0
	Rectangles:                             49
	Lines:                                  0
	Arcs:                                   0
	Donuts:                                 0
	Dots:                                   0
	Ellipses:                               0
	Boundaries:                             0
	Area Blockages:                         0
	Layer Blockages:                        0
	Area Halos:                             0
	Markers:                                0
	Rows:                                   0
	Standard Vias                           0
	Custom Vias:                            0
	CdsGen Vias:                            0
	Pathsegs:                               0
	Text:                                   7
	TextDisplay:                            2
	Cells:                                  2

Elapsed Time: 0.8s   User Time: 0.3s   CPU Time: 0.2s   Peak VM: 573364KB
INFO (XSTRM-234): Translation completed. '0' error(s) and '1' warning(s) found.
