Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr  7 23:34:51 2020
| Host         : DESKTOP-3NJN4P8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dkong_wrapper_timing_summary_routed.rpt -pb dkong_wrapper_timing_summary_routed.pb -rpx dkong_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dkong_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: dkong_i/I2S_0/inst/AudioClock_reg/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1062 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.153    -2599.324                    655                13738        0.015        0.000                      0                13738        3.000        0.000                       0                  4911  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_fpga_0                      {0.000 5.000}        10.000          100.000         
dkong_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  analogclk_dkong_clk_wiz_0_0   {0.000 88.684}       177.367         5.638           
  clkfbout_dkong_clk_wiz_0_0    {0.000 40.000}       80.000          12.500          
  coreclk_dkong_clk_wiz_0_0     {0.000 8.129}        16.259          61.506          
  soundclk_dkong_clk_wiz_0_0    {0.000 83.510}       167.021         5.987           
  vgaclk_dkong_clk_wiz_0_0      {0.000 19.861}       39.723          25.174          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            0.333        0.000                      0                10547        0.015        0.000                      0                10547        3.750        0.000                       0                  3997  
dkong_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  analogclk_dkong_clk_wiz_0_0       172.480        0.000                      0                   33        0.267        0.000                      0                   33       35.993        0.000                       0                    35  
  clkfbout_dkong_clk_wiz_0_0                                                                                                                                                     20.000        0.000                       0                     3  
  coreclk_dkong_clk_wiz_0_0           6.710        0.000                      0                 2025        0.080        0.000                      0                 2025        6.879        0.000                       0                   556  
  soundclk_dkong_clk_wiz_0_0        150.081        0.000                      0                  378        0.082        0.000                      0                  378       46.339        0.000                       0                   184  
  vgaclk_dkong_clk_wiz_0_0           32.262        0.000                      0                  561        0.122        0.000                      0                  561       18.881        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
coreclk_dkong_clk_wiz_0_0    clk_fpga_0                        -6.088     -883.712                    197                  197        0.164        0.000                      0                  197  
soundclk_dkong_clk_wiz_0_0   clk_fpga_0                        -7.153     -820.658                    128                  128        0.138        0.000                      0                  128  
coreclk_dkong_clk_wiz_0_0    analogclk_dkong_clk_wiz_0_0       -2.715      -84.674                     33                   33        0.185        0.000                      0                   33  
coreclk_dkong_clk_wiz_0_0    soundclk_dkong_clk_wiz_0_0        -4.203     -446.884                    142                  142        0.104        0.000                      0                  142  
coreclk_dkong_clk_wiz_0_0    vgaclk_dkong_clk_wiz_0_0          -3.081       -3.081                      1                    1        0.216        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           coreclk_dkong_clk_wiz_0_0   soundclk_dkong_clk_wiz_0_0       -2.591     -360.316                    154                  154        0.177        0.000                      0                  154  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 2.892ns (30.780%)  route 6.504ns (69.220%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.737     3.031    dkong_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.438     4.469 f  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=2, routed)           1.001     5.470    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[24]
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.594 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           1.146     6.740    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X26Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.864 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.693     7.557    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X29Y90         LUT5 (Prop_lut5_I1_O)        0.150     7.707 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.613     8.320    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.352     8.672 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.560     9.231    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y91         LUT2 (Prop_lut2_I0_O)        0.332     9.563 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.076    10.639    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.763 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.710    11.474    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__4/O
                         net (fo=3, routed)           0.705    12.303    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__4_n_0
    SLICE_X39Y87         LUT4 (Prop_lut4_I1_O)        0.124    12.427 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[2]_i_1__2/O
                         net (fo=1, routed)           0.000    12.427    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[2]_i_1__2_n_0
    SLICE_X39Y87         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.475    12.654    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X39Y87         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X39Y87         FDSE (Setup_fdse_C_D)        0.031    12.760    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.391ns  (logic 2.887ns (30.743%)  route 6.504ns (69.257%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.737     3.031    dkong_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.438     4.469 f  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=2, routed)           1.001     5.470    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[24]
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.594 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           1.146     6.740    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X26Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.864 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.693     7.557    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X29Y90         LUT5 (Prop_lut5_I1_O)        0.150     7.707 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.613     8.320    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.352     8.672 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.560     9.231    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y91         LUT2 (Prop_lut2_I0_O)        0.332     9.563 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.076    10.639    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.763 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.710    11.474    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.598 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__4/O
                         net (fo=3, routed)           0.705    12.303    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__4_n_0
    SLICE_X39Y87         LUT5 (Prop_lut5_I0_O)        0.119    12.422 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_2__3/O
                         net (fo=1, routed)           0.000    12.422    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_2__3_n_0
    SLICE_X39Y87         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.475    12.654    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X39Y87         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X39Y87         FDSE (Setup_fdse_C_D)        0.075    12.804    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                         -12.422    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 2.768ns (30.551%)  route 6.292ns (69.449%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.737     3.031    dkong_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.438     4.469 r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=2, routed)           1.001     5.470    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[24]
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.594 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           1.146     6.740    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X26Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.864 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.693     7.557    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X29Y90         LUT5 (Prop_lut5_I1_O)        0.150     7.707 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.613     8.320    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.352     8.672 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.560     9.231    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y91         LUT2 (Prop_lut2_I0_O)        0.332     9.563 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.076    10.639    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.709    11.472    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state_reg[s_ready_i]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.596 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[3]_i_1/O
                         net (fo=4, routed)           0.495    12.091    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice_n_3
    SLICE_X39Y91         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.478    12.657    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X39Y91         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDSE (Setup_fdse_C_CE)      -0.205    12.527    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[0]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 2.768ns (30.551%)  route 6.292ns (69.449%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.737     3.031    dkong_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.438     4.469 r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=2, routed)           1.001     5.470    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[24]
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.594 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           1.146     6.740    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X26Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.864 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.693     7.557    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X29Y90         LUT5 (Prop_lut5_I1_O)        0.150     7.707 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.613     8.320    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.352     8.672 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.560     9.231    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y91         LUT2 (Prop_lut2_I0_O)        0.332     9.563 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.076    10.639    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.709    11.472    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state_reg[s_ready_i]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.596 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[3]_i_1/O
                         net (fo=4, routed)           0.495    12.091    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice_n_3
    SLICE_X39Y91         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.478    12.657    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X39Y91         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDSE (Setup_fdse_C_CE)      -0.205    12.527    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[1]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 2.768ns (30.551%)  route 6.292ns (69.449%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.737     3.031    dkong_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.438     4.469 r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=2, routed)           1.001     5.470    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[24]
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.594 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           1.146     6.740    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X26Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.864 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.693     7.557    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X29Y90         LUT5 (Prop_lut5_I1_O)        0.150     7.707 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.613     8.320    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.352     8.672 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.560     9.231    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y91         LUT2 (Prop_lut2_I0_O)        0.332     9.563 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.076    10.639    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.709    11.472    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state_reg[s_ready_i]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.596 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[3]_i_1/O
                         net (fo=4, routed)           0.495    12.091    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice_n_3
    SLICE_X39Y91         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.478    12.657    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X39Y91         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDSE (Setup_fdse_C_CE)      -0.205    12.527    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[2]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 2.768ns (30.551%)  route 6.292ns (69.449%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.737     3.031    dkong_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.438     4.469 r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=2, routed)           1.001     5.470    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[24]
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.594 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           1.146     6.740    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X26Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.864 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.693     7.557    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X29Y90         LUT5 (Prop_lut5_I1_O)        0.150     7.707 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.613     8.320    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.352     8.672 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.560     9.231    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y91         LUT2 (Prop_lut2_I0_O)        0.332     9.563 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.076    10.639    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.709    11.472    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state_reg[s_ready_i]_1
    SLICE_X40Y91         LUT6 (Prop_lut6_I4_O)        0.124    11.596 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/r_acceptance[3]_i_1/O
                         net (fo=4, routed)           0.495    12.091    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice_n_3
    SLICE_X39Y91         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.478    12.657    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X39Y91         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X39Y91         FDSE (Setup_fdse_C_CE)      -0.205    12.527    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_acceptance_reg[3]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                         -12.091    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 2.763ns (31.648%)  route 5.967ns (68.352%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.737     3.031    dkong_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.438     4.469 r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=2, routed)           1.001     5.470    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[24]
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.594 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           1.146     6.740    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X26Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.864 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.693     7.557    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X29Y90         LUT5 (Prop_lut5_I1_O)        0.150     7.707 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.613     8.320    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.352     8.672 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.560     9.231    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y91         LUT2 (Prop_lut2_I0_O)        0.332     9.563 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.076    10.639    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.356    11.119    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[2]_1
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.119    11.238 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[1]_i_1__0/O
                         net (fo=1, routed)           0.523    11.761    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state[1]_i_1__0_n_0
    SLICE_X37Y88         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.476    12.655    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X37Y88         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X37Y88         FDRE (Setup_fdre_C_D)       -0.275    12.455    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                         -11.761    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 2.892ns (32.116%)  route 6.113ns (67.884%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.737     3.031    dkong_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.438     4.469 r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=2, routed)           1.001     5.470    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[24]
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.594 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           1.146     6.740    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X26Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.864 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.693     7.557    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X29Y90         LUT5 (Prop_lut5_I1_O)        0.150     7.707 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.613     8.320    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.352     8.672 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.560     9.231    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y91         LUT2 (Prop_lut2_I0_O)        0.332     9.563 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.076    10.639    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.710    11.474    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.598 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__4/O
                         net (fo=3, routed)           0.314    11.912    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_3__4_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I1_O)        0.124    12.036 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_i_1__2/O
                         net (fo=1, routed)           0.000    12.036    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_i_1__2_n_0
    SLICE_X39Y85         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.474    12.653    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X39Y85         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_reg/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X39Y85         FDRE (Setup_fdre_C_D)        0.029    12.757    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_afull_reg
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.720ns  (logic 2.768ns (31.743%)  route 5.952ns (68.257%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.737     3.031    dkong_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.438     4.469 r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=2, routed)           1.001     5.470    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[24]
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.594 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           1.146     6.740    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X26Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.864 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.693     7.557    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X29Y90         LUT5 (Prop_lut5_I1_O)        0.150     7.707 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.613     8.320    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.352     8.672 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.560     9.231    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y91         LUT2 (Prop_lut2_I0_O)        0.332     9.563 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.076    10.639    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.485    11.248    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]_0
    SLICE_X39Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.372 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5/O
                         net (fo=4, routed)           0.379    11.751    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0
    SLICE_X39Y87         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.475    12.654    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X39Y87         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X39Y87         FDSE (Setup_fdse_C_CE)      -0.205    12.524    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.720ns  (logic 2.768ns (31.743%)  route 5.952ns (68.257%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.737     3.031    dkong_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.438     4.469 r  dkong_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=2, routed)           1.001     5.470    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_araddr[24]
    SLICE_X26Y95         LUT4 (Prop_lut4_I2_O)        0.124     5.594 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4/O
                         net (fo=1, routed)           1.146     6.740    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4_n_0
    SLICE_X26Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.864 f  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=8, routed)           0.693     7.557    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X29Y90         LUT5 (Prop_lut5_I1_O)        0.150     7.707 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=5, routed)           0.613     8.320    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.352     8.672 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.560     9.231    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y91         LUT2 (Prop_lut2_I0_O)        0.332     9.563 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.076    10.639    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X37Y88         LUT3 (Prop_lut3_I1_O)        0.124    10.763 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/gen_pipelined.state[2]_i_3__0/O
                         net (fo=16, routed)          0.485    11.248    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]_0
    SLICE_X39Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.372 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5/O
                         net (fo=4, routed)           0.379    11.751    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0
    SLICE_X39Y87         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.475    12.654    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X39Y87         FDSE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X39Y87         FDSE (Setup_fdse_C_CE)      -0.205    12.524    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.524    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  0.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.254ns (52.526%)  route 0.230ns (47.474%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.559     0.895    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X32Y99         FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_pending_reg/Q
                         net (fo=3, routed)           0.174     1.232    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_shelve_pending_reg_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.277 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_shelve_i_3/O
                         net (fo=1, routed)           0.056     1.333    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_shelve_i_3_n_0
    SLICE_X32Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.378 r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_shelve_i_1/O
                         net (fo=1, routed)           0.000     1.378    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo_n_2
    SLICE_X32Y100        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.912     1.278    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X32Y100        FDRE                                         r  dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.120     1.363    dkong_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_reg
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.593     0.929    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y37         FDRE                                         r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=107, routed)         0.107     1.176    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD4
    SLICE_X10Y37         RAMD32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.861     1.227    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X10Y37         RAMD32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.142    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.593     0.929    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y37         FDRE                                         r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=107, routed)         0.107     1.176    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD4
    SLICE_X10Y37         RAMD32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.861     1.227    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X10Y37         RAMD32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.142    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.593     0.929    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y37         FDRE                                         r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=107, routed)         0.107     1.176    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD4
    SLICE_X10Y37         RAMD32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.861     1.227    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X10Y37         RAMD32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.142    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.593     0.929    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y37         FDRE                                         r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=107, routed)         0.107     1.176    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD4
    SLICE_X10Y37         RAMD32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.861     1.227    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X10Y37         RAMD32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.142    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.593     0.929    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y37         FDRE                                         r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=107, routed)         0.107     1.176    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD4
    SLICE_X10Y37         RAMD32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.861     1.227    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X10Y37         RAMD32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.142    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.593     0.929    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y37         FDRE                                         r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=107, routed)         0.107     1.176    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD4
    SLICE_X10Y37         RAMD32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.861     1.227    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X10Y37         RAMD32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X10Y37         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.142    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.593     0.929    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y37         FDRE                                         r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=107, routed)         0.107     1.176    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD4
    SLICE_X10Y37         RAMS32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.861     1.227    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X10Y37         RAMS32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X10Y37         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.142    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.946%)  route 0.107ns (43.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.593     0.929    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X11Y37         FDRE                                         r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=107, routed)         0.107     1.176    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/ADDRD4
    SLICE_X10Y37         RAMS32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.861     1.227    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/WCLK
    SLICE_X10Y37         RAMS32                                       r  dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X10Y37         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.142    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dkong_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.556     0.892    dkong_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X44Y55         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  dkong_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.119     1.152    dkong_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[0]
    SLICE_X42Y54         SRL16E                                       r  dkong_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.824     1.190    dkong_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X42Y54         SRL16E                                       r  dkong_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X42Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    dkong_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7     dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7     dkong_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y75    dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[30]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y75    dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[31]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y71    dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y71    dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y74    dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/err_irq_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y72    dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/error_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y70    dkong_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/halted_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y38    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y43    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y43    dkong_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dkong_i/clk_wiz_0/inst/clk_in1
  To Clock:  dkong_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dkong_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  analogclk_dkong_clk_wiz_0_0
  To Clock:  analogclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      172.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       35.993ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             172.480ns  (required time - arrival time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.367ns  (analogclk_dkong_clk_wiz_0_0 rise@177.367ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.494ns  (logic 0.890ns (19.803%)  route 3.604ns (80.197%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 178.861 - 177.367 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.665     1.668    dkong_i/I2S_0/inst/MCLK
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           1.186     3.372    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[28]
    SLICE_X47Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.496 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.789     4.285    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9_n_0
    SLICE_X43Y48         LUT5 (Prop_lut5_I4_O)        0.124     4.409 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4/O
                         net (fo=32, routed)          1.629     6.038    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.162 r  dkong_i/I2S_0/inst/MCLK_Cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     6.162    dkong_i/I2S_0/inst/MCLK_Cnt[22]
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                    177.367   177.367 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   177.367 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   178.980    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425   175.554 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   177.279    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   177.370 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.490   178.861    dkong_i/I2S_0/inst/MCLK
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[22]/C
                         clock pessimism              0.115   178.975    
                         clock uncertainty           -0.365   178.610    
    SLICE_X48Y46         FDRE (Setup_fdre_C_D)        0.032   178.642    dkong_i/I2S_0/inst/MCLK_Cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        178.642    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                172.480    

Slack (MET) :             172.481ns  (required time - arrival time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.367ns  (analogclk_dkong_clk_wiz_0_0 rise@177.367ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.890ns (19.809%)  route 3.603ns (80.191%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 178.861 - 177.367 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.665     1.668    dkong_i/I2S_0/inst/MCLK
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           1.186     3.372    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[28]
    SLICE_X47Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.496 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.789     4.285    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9_n_0
    SLICE_X43Y48         LUT5 (Prop_lut5_I4_O)        0.124     4.409 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4/O
                         net (fo=32, routed)          1.627     6.037    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I2_O)        0.124     6.161 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     6.161    dkong_i/I2S_0/inst/MCLK_Cnt[31]
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                    177.367   177.367 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   177.367 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   178.980    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425   175.554 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   177.279    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   177.370 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.490   178.861    dkong_i/I2S_0/inst/MCLK
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[31]/C
                         clock pessimism              0.115   178.975    
                         clock uncertainty           -0.365   178.610    
    SLICE_X48Y46         FDRE (Setup_fdre_C_D)        0.031   178.641    dkong_i/I2S_0/inst/MCLK_Cnt_reg[31]
  -------------------------------------------------------------------
                         required time                        178.641    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                172.481    

Slack (MET) :             172.642ns  (required time - arrival time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.367ns  (analogclk_dkong_clk_wiz_0_0 rise@177.367ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.890ns (20.558%)  route 3.439ns (79.442%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 178.861 - 177.367 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.665     1.668    dkong_i/I2S_0/inst/MCLK
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           1.186     3.372    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[28]
    SLICE_X47Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.496 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.789     4.285    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9_n_0
    SLICE_X43Y48         LUT5 (Prop_lut5_I4_O)        0.124     4.409 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4/O
                         net (fo=32, routed)          1.464     5.873    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I2_O)        0.124     5.997 r  dkong_i/I2S_0/inst/MCLK_Cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     5.997    dkong_i/I2S_0/inst/MCLK_Cnt[20]
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                    177.367   177.367 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   177.367 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   178.980    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425   175.554 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   177.279    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   177.370 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.490   178.861    dkong_i/I2S_0/inst/MCLK
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[20]/C
                         clock pessimism              0.115   178.975    
                         clock uncertainty           -0.365   178.610    
    SLICE_X48Y46         FDRE (Setup_fdre_C_D)        0.029   178.639    dkong_i/I2S_0/inst/MCLK_Cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        178.639    
                         arrival time                          -5.997    
  -------------------------------------------------------------------
                         slack                                172.642    

Slack (MET) :             172.645ns  (required time - arrival time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.367ns  (analogclk_dkong_clk_wiz_0_0 rise@177.367ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 2.267ns (51.964%)  route 2.096ns (48.036%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 178.862 - 177.367 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.666     1.669    dkong_i/I2S_0/inst/MCLK
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/Q
                         net (fo=3, routed)           1.152     3.277    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[0]
    SLICE_X46Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.872 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.872    dkong_i/I2S_0/inst/MCLK_Cnt_reg[4]_i_2_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.989 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    dkong_i/I2S_0/inst/MCLK_Cnt_reg[8]_i_2_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.106    dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]_i_2_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.223    dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]_i_2_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.340    dkong_i/I2S_0/inst/MCLK_Cnt_reg[20]_i_2_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.457 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.457    dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.574 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.001     4.574    dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]_i_2_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.793 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[31]_i_6/O[0]
                         net (fo=1, routed)           0.943     5.737    dkong_i/I2S_0/inst/data0[29]
    SLICE_X45Y46         LUT5 (Prop_lut5_I4_O)        0.295     6.032 r  dkong_i/I2S_0/inst/MCLK_Cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     6.032    dkong_i/I2S_0/inst/MCLK_Cnt[29]
    SLICE_X45Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                    177.367   177.367 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   177.367 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   178.980    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425   175.554 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   177.279    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   177.370 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.491   178.862    dkong_i/I2S_0/inst/MCLK
    SLICE_X45Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[29]/C
                         clock pessimism              0.149   179.010    
                         clock uncertainty           -0.365   178.645    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.031   178.676    dkong_i/I2S_0/inst/MCLK_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        178.676    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                172.645    

Slack (MET) :             172.645ns  (required time - arrival time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.367ns  (analogclk_dkong_clk_wiz_0_0 rise@177.367ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 2.141ns (48.786%)  route 2.248ns (51.214%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 178.863 - 177.367 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.666     1.669    dkong_i/I2S_0/inst/MCLK
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/Q
                         net (fo=3, routed)           1.152     3.277    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[0]
    SLICE_X46Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.872 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.872    dkong_i/I2S_0/inst/MCLK_Cnt_reg[4]_i_2_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.989 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.989    dkong_i/I2S_0/inst/MCLK_Cnt_reg[8]_i_2_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.106 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.106    dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]_i_2_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.223 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.223    dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]_i_2_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.340 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.340    dkong_i/I2S_0/inst/MCLK_Cnt_reg[20]_i_2_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.655 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]_i_2/O[3]
                         net (fo=1, routed)           1.096     5.751    dkong_i/I2S_0/inst/data0[24]
    SLICE_X44Y48         LUT5 (Prop_lut5_I4_O)        0.307     6.058 r  dkong_i/I2S_0/inst/MCLK_Cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     6.058    dkong_i/I2S_0/inst/MCLK_Cnt[24]
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                    177.367   177.367 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   177.367 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   178.980    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425   175.554 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   177.279    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   177.370 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.492   178.863    dkong_i/I2S_0/inst/MCLK
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]/C
                         clock pessimism              0.174   179.036    
                         clock uncertainty           -0.365   178.671    
    SLICE_X44Y48         FDRE (Setup_fdre_C_D)        0.031   178.702    dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        178.702    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                172.645    

Slack (MET) :             172.648ns  (required time - arrival time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.367ns  (analogclk_dkong_clk_wiz_0_0 rise@177.367ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.890ns (20.573%)  route 3.436ns (79.427%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 178.861 - 177.367 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.665     1.668    dkong_i/I2S_0/inst/MCLK
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           1.186     3.372    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[28]
    SLICE_X47Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.496 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.789     4.285    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9_n_0
    SLICE_X43Y48         LUT5 (Prop_lut5_I4_O)        0.124     4.409 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4/O
                         net (fo=32, routed)          1.461     5.870    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I2_O)        0.124     5.994 r  dkong_i/I2S_0/inst/MCLK_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.994    dkong_i/I2S_0/inst/MCLK_Cnt[2]
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                    177.367   177.367 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   177.367 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   178.980    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425   175.554 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   177.279    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   177.370 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.490   178.861    dkong_i/I2S_0/inst/MCLK
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[2]/C
                         clock pessimism              0.115   178.975    
                         clock uncertainty           -0.365   178.610    
    SLICE_X49Y45         FDRE (Setup_fdre_C_D)        0.032   178.642    dkong_i/I2S_0/inst/MCLK_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        178.642    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                172.648    

Slack (MET) :             172.652ns  (required time - arrival time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.367ns  (analogclk_dkong_clk_wiz_0_0 rise@177.367ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.890ns (20.596%)  route 3.431ns (79.404%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 178.861 - 177.367 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.665     1.668    dkong_i/I2S_0/inst/MCLK
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           1.186     3.372    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[28]
    SLICE_X47Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.496 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.789     4.285    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9_n_0
    SLICE_X43Y48         LUT5 (Prop_lut5_I4_O)        0.124     4.409 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4/O
                         net (fo=32, routed)          1.456     5.865    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I2_O)        0.124     5.989 r  dkong_i/I2S_0/inst/MCLK_Cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     5.989    dkong_i/I2S_0/inst/MCLK_Cnt[16]
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                    177.367   177.367 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   177.367 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   178.980    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425   175.554 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   177.279    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   177.370 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.490   178.861    dkong_i/I2S_0/inst/MCLK
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]/C
                         clock pessimism              0.115   178.975    
                         clock uncertainty           -0.365   178.610    
    SLICE_X48Y46         FDRE (Setup_fdre_C_D)        0.031   178.641    dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        178.641    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                172.652    

Slack (MET) :             172.652ns  (required time - arrival time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.367ns  (analogclk_dkong_clk_wiz_0_0 rise@177.367ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.890ns (20.597%)  route 3.431ns (79.403%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 178.861 - 177.367 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.665     1.668    dkong_i/I2S_0/inst/MCLK
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           1.186     3.372    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[28]
    SLICE_X47Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.496 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.789     4.285    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9_n_0
    SLICE_X43Y48         LUT5 (Prop_lut5_I4_O)        0.124     4.409 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4/O
                         net (fo=32, routed)          1.456     5.865    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I2_O)        0.124     5.989 r  dkong_i/I2S_0/inst/MCLK_Cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     5.989    dkong_i/I2S_0/inst/MCLK_Cnt[15]
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                    177.367   177.367 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   177.367 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   178.980    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425   175.554 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   177.279    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   177.370 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.490   178.861    dkong_i/I2S_0/inst/MCLK
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]/C
                         clock pessimism              0.115   178.975    
                         clock uncertainty           -0.365   178.610    
    SLICE_X49Y45         FDRE (Setup_fdre_C_D)        0.031   178.641    dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        178.641    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                172.652    

Slack (MET) :             172.669ns  (required time - arrival time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.367ns  (analogclk_dkong_clk_wiz_0_0 rise@177.367ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 0.890ns (20.669%)  route 3.416ns (79.331%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 178.862 - 177.367 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.665     1.668    dkong_i/I2S_0/inst/MCLK
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.518     2.186 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/Q
                         net (fo=2, routed)           1.186     3.372    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[28]
    SLICE_X47Y49         LUT4 (Prop_lut4_I1_O)        0.124     3.496 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9/O
                         net (fo=1, routed)           0.789     4.285    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_9_n_0
    SLICE_X43Y48         LUT5 (Prop_lut5_I4_O)        0.124     4.409 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4/O
                         net (fo=32, routed)          1.441     5.850    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4_n_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I2_O)        0.124     5.974 r  dkong_i/I2S_0/inst/MCLK_Cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     5.974    dkong_i/I2S_0/inst/MCLK_Cnt[27]
    SLICE_X45Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                    177.367   177.367 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   177.367 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   178.980    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425   175.554 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   177.279    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   177.370 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.491   178.862    dkong_i/I2S_0/inst/MCLK
    SLICE_X45Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[27]/C
                         clock pessimism              0.115   178.976    
                         clock uncertainty           -0.365   178.611    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.032   178.643    dkong_i/I2S_0/inst/MCLK_Cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        178.643    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                172.669    

Slack (MET) :             172.721ns  (required time - arrival time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/AudioClock_reg/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            177.367ns  (analogclk_dkong_clk_wiz_0_0 rise@177.367ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 0.828ns (19.322%)  route 3.457ns (80.678%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 178.864 - 177.367 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.365ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.666     1.669    dkong_i/I2S_0/inst/MCLK
    SLICE_X43Y47         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.456     2.125 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[23]/Q
                         net (fo=2, routed)           1.119     3.244    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[23]
    SLICE_X48Y47         LUT4 (Prop_lut4_I2_O)        0.124     3.368 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_10/O
                         net (fo=1, routed)           0.798     4.166    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_10_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I4_O)        0.124     4.290 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_5/O
                         net (fo=32, routed)          1.540     5.830    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_5_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I3_O)        0.124     5.954 r  dkong_i/I2S_0/inst/AudioClock_i_1/O
                         net (fo=1, routed)           0.000     5.954    dkong_i/I2S_0/inst/AudioClock_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  dkong_i/I2S_0/inst/AudioClock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                    177.367   177.367 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   177.367 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   178.980    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425   175.554 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   177.279    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   177.370 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.493   178.864    dkong_i/I2S_0/inst/MCLK
    SLICE_X41Y47         FDRE                                         r  dkong_i/I2S_0/inst/AudioClock_reg/C
                         clock pessimism              0.148   179.011    
                         clock uncertainty           -0.365   178.646    
    SLICE_X41Y47         FDRE (Setup_fdre_C_D)        0.029   178.675    dkong_i/I2S_0/inst/AudioClock_reg
  -------------------------------------------------------------------
                         required time                        178.675    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                172.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.561     0.563    dkong_i/I2S_0/inst/MCLK
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/Q
                         net (fo=3, routed)           0.173     0.877    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[0]
    SLICE_X44Y48         LUT1 (Prop_lut1_I0_O)        0.045     0.922 r  dkong_i/I2S_0/inst/MCLK_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.922    dkong_i/I2S_0/inst/MCLK_Cnt[0]
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.828     0.830    dkong_i/I2S_0/inst/MCLK
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
                         clock pessimism             -0.267     0.563    
    SLICE_X44Y48         FDRE (Hold_fdre_C_D)         0.092     0.655    dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dkong_i/I2S_0/inst/AudioClock_reg/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/AudioClock_reg/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.902%)  route 0.211ns (53.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.561     0.563    dkong_i/I2S_0/inst/MCLK
    SLICE_X41Y47         FDRE                                         r  dkong_i/I2S_0/inst/AudioClock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dkong_i/I2S_0/inst/AudioClock_reg/Q
                         net (fo=69, routed)          0.211     0.914    dkong_i/I2S_0/inst/AudioClock_reg_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.959 r  dkong_i/I2S_0/inst/AudioClock_i_1/O
                         net (fo=1, routed)           0.000     0.959    dkong_i/I2S_0/inst/AudioClock_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  dkong_i/I2S_0/inst/AudioClock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.828     0.830    dkong_i/I2S_0/inst/MCLK
    SLICE_X41Y47         FDRE                                         r  dkong_i/I2S_0/inst/AudioClock_reg/C
                         clock pessimism             -0.267     0.563    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.091     0.654    dkong_i/I2S_0/inst/AudioClock_reg
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.231ns (42.068%)  route 0.318ns (57.932%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.559     0.561    dkong_i/I2S_0/inst/MCLK
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]/Q
                         net (fo=2, routed)           0.130     0.831    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[16]
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.876 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_5/O
                         net (fo=32, routed)          0.189     1.065    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_5_n_0
    SLICE_X47Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.110 r  dkong_i/I2S_0/inst/MCLK_Cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.110    dkong_i/I2S_0/inst/MCLK_Cnt[10]
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[10]/C
                         clock pessimism             -0.233     0.596    
    SLICE_X47Y46         FDRE (Hold_fdre_C_D)         0.092     0.688    dkong_i/I2S_0/inst/MCLK_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.883%)  route 0.321ns (58.117%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.560     0.562    dkong_i/I2S_0/inst/MCLK
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.146     0.849    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[1]
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.045     0.894 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          0.174     1.068    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_3_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.113 r  dkong_i/I2S_0/inst/MCLK_Cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.113    dkong_i/I2S_0/inst/MCLK_Cnt[15]
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]/C
                         clock pessimism             -0.233     0.596    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.092     0.688    dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.231ns (41.656%)  route 0.324ns (58.344%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.560     0.562    dkong_i/I2S_0/inst/MCLK
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.146     0.849    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[1]
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.045     0.894 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          0.177     1.071    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_3_n_0
    SLICE_X49Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.116 r  dkong_i/I2S_0/inst/MCLK_Cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.116    dkong_i/I2S_0/inst/MCLK_Cnt[2]
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[2]/C
                         clock pessimism             -0.233     0.596    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.092     0.688    dkong_i/I2S_0/inst/MCLK_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.231ns (40.796%)  route 0.335ns (59.204%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.560     0.562    dkong_i/I2S_0/inst/MCLK
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.146     0.849    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[1]
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.045     0.894 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          0.189     1.083    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_3_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.128 r  dkong_i/I2S_0/inst/MCLK_Cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     1.128    dkong_i/I2S_0/inst/MCLK_Cnt[22]
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[22]/C
                         clock pessimism             -0.233     0.596    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.092     0.688    dkong_i/I2S_0/inst/MCLK_Cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.868%)  route 0.334ns (59.132%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.560     0.562    dkong_i/I2S_0/inst/MCLK
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.146     0.849    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[1]
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.045     0.894 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          0.188     1.082    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_3_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.127 r  dkong_i/I2S_0/inst/MCLK_Cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     1.127    dkong_i/I2S_0/inst/MCLK_Cnt[20]
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[20]/C
                         clock pessimism             -0.233     0.596    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.091     0.687    dkong_i/I2S_0/inst/MCLK_Cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.231ns (39.065%)  route 0.360ns (60.935%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.559     0.561    dkong_i/I2S_0/inst/MCLK
    SLICE_X48Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[16]/Q
                         net (fo=2, routed)           0.130     0.831    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[16]
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.876 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_5/O
                         net (fo=32, routed)          0.231     1.107    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_5_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.152 r  dkong_i/I2S_0/inst/MCLK_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.152    dkong_i/I2S_0/inst/MCLK_Cnt[8]
    SLICE_X45Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X45Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[8]/C
                         clock pessimism             -0.233     0.596    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092     0.688    dkong_i/I2S_0/inst/MCLK_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.920%)  route 0.348ns (60.080%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.560     0.562    dkong_i/I2S_0/inst/MCLK
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/Q
                         net (fo=2, routed)           0.146     0.849    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[1]
    SLICE_X47Y45         LUT5 (Prop_lut5_I3_O)        0.045     0.894 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_3/O
                         net (fo=32, routed)          0.202     1.095    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_3_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.140 r  dkong_i/I2S_0/inst/MCLK_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.140    dkong_i/I2S_0/inst/MCLK_Cnt[5]
    SLICE_X45Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X45Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[5]/C
                         clock pessimism             -0.251     0.578    
    SLICE_X45Y45         FDRE (Hold_fdre_C_D)         0.092     0.670    dkong_i/I2S_0/inst/MCLK_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - analogclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.087%)  route 0.345ns (59.913%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.561     0.563    dkong_i/I2S_0/inst/MCLK
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     0.888    dkong_i/I2S_0/inst/MCLK_Cnt_reg_n_0_[24]
    SLICE_X43Y48         LUT5 (Prop_lut5_I2_O)        0.045     0.933 r  dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4/O
                         net (fo=32, routed)          0.161     1.094    dkong_i/I2S_0/inst/MCLK_Cnt[31]_i_4_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.139 r  dkong_i/I2S_0/inst/MCLK_Cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     1.139    dkong_i/I2S_0/inst/MCLK_Cnt[26]
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.828     0.830    dkong_i/I2S_0/inst/MCLK
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[26]/C
                         clock pessimism             -0.267     0.563    
    SLICE_X44Y48         FDRE (Hold_fdre_C_D)         0.092     0.655    dkong_i/I2S_0/inst/MCLK_Cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.484    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         analogclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 88.684 }
Period(ns):         177.367
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         177.367     175.212    BUFGCTRL_X0Y3    dkong_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         177.367     176.118    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         177.367     176.367    SLICE_X41Y47     dkong_i/I2S_0/inst/AudioClock_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         177.367     176.367    SLICE_X44Y48     dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         177.367     176.367    SLICE_X47Y46     dkong_i/I2S_0/inst/MCLK_Cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         177.367     176.367    SLICE_X45Y46     dkong_i/I2S_0/inst/MCLK_Cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         177.367     176.367    SLICE_X44Y48     dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         177.367     176.367    SLICE_X49Y45     dkong_i/I2S_0/inst/MCLK_Cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         177.367     176.367    SLICE_X49Y45     dkong_i/I2S_0/inst/MCLK_Cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         177.367     176.367    SLICE_X49Y45     dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       177.367     35.993     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X41Y47     dkong_i/I2S_0/inst/AudioClock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X44Y48     dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X44Y48     dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X44Y48     dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X44Y48     dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X42Y46     dkong_i/I2S_0/inst/MCLK_Cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X42Y46     dkong_i/I2S_0/inst/MCLK_Cnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X43Y47     dkong_i/I2S_0/inst/MCLK_Cnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X43Y47     dkong_i/I2S_0/inst/MCLK_Cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X44Y48     dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X41Y47     dkong_i/I2S_0/inst/AudioClock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X41Y47     dkong_i/I2S_0/inst/AudioClock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X44Y48     dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X44Y48     dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X47Y46     dkong_i/I2S_0/inst/MCLK_Cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X47Y46     dkong_i/I2S_0/inst/MCLK_Cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X45Y46     dkong_i/I2S_0/inst/MCLK_Cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X45Y46     dkong_i/I2S_0/inst/MCLK_Cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X44Y48     dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         88.684      88.184     SLICE_X44Y48     dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dkong_clk_wiz_0_0
  To Clock:  clkfbout_dkong_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y4    dkong_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  coreclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.879ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.710ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr_reg[1][8]/R
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.873ns  (logic 0.642ns (7.235%)  route 8.231ns (92.765%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.564ns = ( 17.823 - 16.259 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666     1.669    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.955     3.142    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.266 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         7.276    10.542    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/clear
    SLICE_X23Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr_reg[1][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.561    17.823    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X23Y22         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr_reg[1][8]/C
                         clock pessimism              0.115    17.938    
                         clock uncertainty           -0.257    17.681    
    SLICE_X23Y22         FDRE (Setup_fdre_C_R)       -0.429    17.252    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr_reg[1][8]
  -------------------------------------------------------------------
                         required time                         17.252    
                         arrival time                         -10.542    
  -------------------------------------------------------------------
                         slack                                  6.710    

Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 0.642ns (7.679%)  route 7.719ns (92.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 17.832 - 16.259 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666     1.669    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518     2.187 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.955     3.142    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124     3.266 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         6.764    10.030    dkong_i/dkong_system_wrapper_0/inst/inst/vid/clear
    SLICE_X10Y32         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.570    17.832    dkong_i/dkong_system_wrapper_0/inst/inst/vid/masterclk
    SLICE_X10Y32         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[0]/C
                         clock pessimism              0.115    17.947    
                         clock uncertainty           -0.257    17.690    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.524    17.166    dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[0]
  -------------------------------------------------------------------
                         required time                         17.166    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  7.136    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 2.010ns (22.801%)  route 6.805ns (77.199%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 17.838 - 16.259 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.733     1.736    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X16Y25         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     2.254 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.170     3.424    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.150     3.574 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.568     4.142    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I5_O)        0.348     4.490 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           1.015     5.504    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.150     5.654 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           0.519     6.174    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I5_O)        0.348     6.522 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0/O
                         net (fo=5, routed)           0.647     7.169    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/BusAck_reg_3
    SLICE_X23Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.293 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/bgm_port[3]_i_3/O
                         net (fo=3, routed)           0.667     7.960    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/bgm_port[3]_i_3_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.084 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cref[1]_i_3/O
                         net (fo=3, routed)           0.685     8.770    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cref[1]_i_3_n_0
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.894 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/sfx_port[0]_i_2/O
                         net (fo=6, routed)           1.534    10.427    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/sfx_port[0]_i_2_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.551 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/sfx_port[1]_i_1/O
                         net (fo=1, routed)           0.000    10.551    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu_n_101
    SLICE_X21Y44         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.576    17.838    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y44         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[1]/C
                         clock pessimism              0.115    17.953    
                         clock uncertainty           -0.257    17.696    
    SLICE_X21Y44         FDSE (Setup_fdse_C_D)        0.031    17.727    dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[1]
  -------------------------------------------------------------------
                         required time                         17.727    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 2.010ns (22.811%)  route 6.801ns (77.189%))
  Logic Levels:           8  (LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 17.838 - 16.259 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.733     1.736    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X16Y25         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     2.254 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.170     3.424    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.150     3.574 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.568     4.142    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I5_O)        0.348     4.490 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           1.015     5.504    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.150     5.654 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           0.519     6.174    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X18Y26         LUT6 (Prop_lut6_I5_O)        0.348     6.522 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0/O
                         net (fo=5, routed)           0.647     7.169    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/BusAck_reg_3
    SLICE_X23Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.293 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/bgm_port[3]_i_3/O
                         net (fo=3, routed)           0.667     7.960    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/bgm_port[3]_i_3_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124     8.084 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cref[1]_i_3/O
                         net (fo=3, routed)           0.685     8.770    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cref[1]_i_3_n_0
    SLICE_X32Y29         LUT4 (Prop_lut4_I0_O)        0.124     8.894 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/sfx_port[0]_i_2/O
                         net (fo=6, routed)           1.530    10.423    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/sfx_port[0]_i_2_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I4_O)        0.124    10.547 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/sfx_port[0]_i_1/O
                         net (fo=1, routed)           0.000    10.547    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu_n_100
    SLICE_X21Y44         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.576    17.838    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X21Y44         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[0]/C
                         clock pessimism              0.115    17.953    
                         clock uncertainty           -0.257    17.696    
    SLICE_X21Y44         FDSE (Setup_fdse_C_D)        0.029    17.725    dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[0]
  -------------------------------------------------------------------
                         required time                         17.725    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  7.177    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.914ns  (logic 0.580ns (7.329%)  route 7.334ns (92.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 17.875 - 16.259 ) 
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.731     1.734    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X84Y36         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y36         FDRE (Prop_fdre_C_Q)         0.456     2.190 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/g_sig_reg[2]/Q
                         net (fo=1, routed)           0.510     2.700    dkong_i/framedoubler_slow_0/inst/in_g[2]
    SLICE_X84Y36         LUT1 (Prop_lut1_I0_O)        0.124     2.824 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_4/O
                         net (fo=28, routed)          6.824     9.648    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y0          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.614    17.875    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.014    17.889    
                         clock uncertainty           -0.257    17.632    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    16.895    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         16.895    
                         arrival time                          -9.648    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][11]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 2.010ns (23.612%)  route 6.503ns (76.388%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 17.824 - 16.259 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.733     1.736    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X16Y25         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     2.254 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.170     3.424    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.150     3.574 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.568     4.142    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I5_O)        0.348     4.490 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           1.015     5.504    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.150     5.654 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           0.655     6.310    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.348     6.658 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.446     7.104    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X17Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.228 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.292     7.520    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X19Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.644 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.941     8.584    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.708 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.457     9.165    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X25Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.289 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1/O
                         net (fo=14, routed)          0.960    10.249    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1_n_0
    SLICE_X18Y23         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.562    17.824    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X18Y23         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][11]/C
                         clock pessimism              0.115    17.939    
                         clock uncertainty           -0.257    17.682    
    SLICE_X18Y23         FDRE (Setup_fdre_C_CE)      -0.169    17.513    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][11]
  -------------------------------------------------------------------
                         required time                         17.513    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  7.264    

Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 2.010ns (23.612%)  route 6.503ns (76.388%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 17.824 - 16.259 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.733     1.736    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X16Y25         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     2.254 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.170     3.424    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.150     3.574 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.568     4.142    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I5_O)        0.348     4.490 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           1.015     5.504    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.150     5.654 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           0.655     6.310    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.348     6.658 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.446     7.104    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X17Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.228 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.292     7.520    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X19Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.644 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.941     8.584    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.708 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.457     9.165    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X25Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.289 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1/O
                         net (fo=14, routed)          0.960    10.249    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1_n_0
    SLICE_X18Y23         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.562    17.824    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X18Y23         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][2]/C
                         clock pessimism              0.115    17.939    
                         clock uncertainty           -0.257    17.682    
    SLICE_X18Y23         FDRE (Setup_fdre_C_CE)      -0.169    17.513    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][2]
  -------------------------------------------------------------------
                         required time                         17.513    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  7.264    

Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 2.010ns (23.612%)  route 6.503ns (76.388%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 17.824 - 16.259 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.733     1.736    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X16Y25         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     2.254 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.170     3.424    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.150     3.574 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.568     4.142    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I5_O)        0.348     4.490 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           1.015     5.504    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.150     5.654 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           0.655     6.310    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.348     6.658 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.446     7.104    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X17Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.228 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.292     7.520    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X19Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.644 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.941     8.584    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.708 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.457     9.165    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X25Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.289 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1/O
                         net (fo=14, routed)          0.960    10.249    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1_n_0
    SLICE_X18Y23         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.562    17.824    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X18Y23         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][3]/C
                         clock pessimism              0.115    17.939    
                         clock uncertainty           -0.257    17.682    
    SLICE_X18Y23         FDRE (Setup_fdre_C_CE)      -0.169    17.513    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][3]
  -------------------------------------------------------------------
                         required time                         17.513    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  7.264    

Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][4]/CE
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 2.010ns (23.612%)  route 6.503ns (76.388%))
  Logic Levels:           8  (LUT4=3 LUT6=5)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 17.824 - 16.259 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.733     1.736    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X16Y25         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     2.254 r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.170     3.424    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.150     3.574 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.568     4.142    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I5_O)        0.348     4.490 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           1.015     5.504    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.150     5.654 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           0.655     6.310    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X17Y28         LUT6 (Prop_lut6_I0_O)        0.348     6.658 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[4]_INST_0/O
                         net (fo=6, routed)           0.446     7.104    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus_reg[dslave][0]_1
    SLICE_X17Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.228 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3/O
                         net (fo=2, routed)           0.292     7.520    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/s_obus[dslave][7]_i_3_n_0
    SLICE_X19Y27         LUT4 (Prop_lut4_I0_O)        0.124     7.644 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_addr[0][15]_i_3/O
                         net (fo=9, routed)           0.941     8.584    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/wr_n_reg
    SLICE_X29Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.708 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_mode[1][1]_i_2/O
                         net (fo=6, routed)           0.457     9.165    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/m_obus_reg[addr][3]_2
    SLICE_X25Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.289 r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1/O
                         net (fo=14, routed)          0.960    10.249    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt[0][13]_i_1_n_0
    SLICE_X18Y23         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.562    17.824    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X18Y23         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][4]/C
                         clock pessimism              0.115    17.939    
                         clock uncertainty           -0.257    17.682    
    SLICE_X18Y23         FDRE (Setup_fdre_C_CE)      -0.169    17.513    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_cnt_reg[0][4]
  -------------------------------------------------------------------
                         required time                         17.513    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  7.264    

Slack (MET) :             7.271ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 1.886ns (21.902%)  route 6.725ns (78.098%))
  Logic Levels:           7  (LUT4=2 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 17.820 - 16.259 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.733     1.736    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X16Y25         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y25         FDRE (Prop_fdre_C_Q)         0.518     2.254 f  dkong_i/dkong_system_wrapper_0/inst/inst/cpu_wait_reg/Q
                         net (fo=22, routed)          1.170     3.424    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/cpu_wait
    SLICE_X26Y24         LUT4 (Prop_lut4_I0_O)        0.150     3.574 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.568     4.142    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_2_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I5_O)        0.348     4.490 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1/O
                         net (fo=2, routed)           1.015     5.504    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[1]_INST_0_i_1_n_0
    SLICE_X20Y26         LUT4 (Prop_lut4_I0_O)        0.150     5.654 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1/O
                         net (fo=6, routed)           0.621     6.276    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[6]_INST_0_i_1_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I5_O)        0.348     6.624 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[2]_INST_0/O
                         net (fo=3, routed)           1.166     7.790    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_enables[2]
    SLICE_X19Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[6]_INST_0_i_2/O
                         net (fo=17, routed)          0.679     8.592    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/bus_sel[0]
    SLICE_X23Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.716 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/tileram/debug_dslave[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.574     9.291    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/di_reg_reg[5]
    SLICE_X23Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.415 r  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/debug_dslave[5]_INST_0/O
                         net (fo=4, routed)           0.932    10.347    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[7]_0[5]
    SLICE_X22Y24         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.558    17.820    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/masterclk
    SLICE_X22Y24         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[5]/C
                         clock pessimism              0.115    17.935    
                         clock uncertainty           -0.257    17.678    
    SLICE_X22Y24         FDRE (Setup_fdre_C_D)       -0.059    17.619    dkong_i/dkong_system_wrapper_0/inst/inst/dmac/dma_value_reg[5]
  -------------------------------------------------------------------
                         required time                         17.619    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  7.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.585     0.587    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X17Y30         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/Q
                         net (fo=1, routed)           0.118     0.846    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/D
    SLICE_X12Y30         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.853     0.855    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/WCLK
    SLICE_X12Y30         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.233     0.622    
    SLICE_X12Y30         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.766    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.585     0.587    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X14Y29         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[0]/Q
                         net (fo=1, routed)           0.099     0.850    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/D
    SLICE_X12Y29         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.852     0.854    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/WCLK
    SLICE_X12Y29         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.253     0.601    
    SLICE_X12Y29         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.745    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.585     0.587    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X14Y29         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[3]/Q
                         net (fo=1, routed)           0.100     0.851    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/D
    SLICE_X12Y29         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.852     0.854    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/WCLK
    SLICE_X12Y29         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.253     0.601    
    SLICE_X12Y29         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.745    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.296%)  route 0.218ns (60.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.586     0.588    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X9Y30          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[1]/Q
                         net (fo=4, routed)           0.218     0.946    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y12         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.898     0.900    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.647    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.296%)  route 0.218ns (60.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.586     0.588    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X9Y30          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[1]/Q
                         net (fo=4, routed)           0.218     0.946    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y13         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.898     0.900    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y13         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.647    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.554     0.556    dkong_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y64         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y64         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     0.763    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[1]
    SLICE_X38Y64         LUT5 (Prop_lut5_I1_O)        0.045     0.808 r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     0.808    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X38Y64         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.821     0.823    dkong_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y64         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.254     0.569    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.121     0.690    dkong_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.078%)  route 0.220ns (60.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.586     0.588    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X9Y30          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[4]/Q
                         net (fo=4, routed)           0.220     0.948    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y12         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.898     0.900    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.647    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.078%)  route 0.220ns (60.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.586     0.588    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X9Y30          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[4]/Q
                         net (fo=4, routed)           0.220     0.948    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y13         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.898     0.900    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y13         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.647    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.029%)  route 0.220ns (60.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.586     0.588    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X9Y30          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[0]/Q
                         net (fo=4, routed)           0.220     0.949    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y12         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.898     0.900    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.647    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7c/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.029%)  route 0.220ns (60.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.586     0.588    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X9Y30          FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/sprite_index_reg[0]/Q
                         net (fo=4, routed)           0.220     0.949    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y13         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.898     0.900    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y13         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.647    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         coreclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 8.129 }
Period(ns):         16.259
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.259      13.315     RAMB36_X1Y5      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X2Y7      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.259      13.683     RAMB36_X2Y7      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X1Y2      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X2Y1      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X3Y6      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X3Y5      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X1Y4      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X0Y0      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X3Y4      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.259      197.101    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X16Y30     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_8_8/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X12Y29     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soundclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      150.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             150.081ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.585ns  (logic 3.366ns (20.295%)  route 13.219ns (79.705%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 168.516 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X37Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=57, routed)          3.093     5.218    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.342 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.260     6.602    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68/O
                         net (fo=2, routed)           0.652     7.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46/O
                         net (fo=1, routed)           0.807     8.309    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.433 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_17/O
                         net (fo=21, routed)          1.382     9.815    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.642    10.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.160    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.274    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.496 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[3]_i_23/O[0]
                         net (fo=1, routed)           1.011    12.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/alu_b/data0
    SLICE_X46Y40         LUT2 (Prop_lut2_I1_O)        0.327    12.835 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18/O
                         net (fo=1, routed)           0.787    13.622    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.348    13.970 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8/O
                         net (fo=2, routed)           0.275    14.245    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.369 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15/O
                         net (fo=1, routed)           0.473    14.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I3_O)        0.119    14.961 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5/O
                         net (fo=1, routed)           1.178    16.139    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.332    16.471 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_2/O
                         net (fo=3, routed)           1.659    18.130    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q_reg[3]_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I0_O)        0.124    18.254 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[1]_i_1/O
                         net (fo=1, routed)           0.000    18.254    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]_0
    SLICE_X37Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.492   168.516    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X37Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/C
                         clock pessimism              0.149   168.665    
                         clock uncertainty           -0.362   168.303    
    SLICE_X37Y43         FDCE (Setup_fdce_C_D)        0.032   168.335    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]
  -------------------------------------------------------------------
                         required time                        168.335    
                         arrival time                         -18.254    
  -------------------------------------------------------------------
                         slack                                150.081    

Slack (MET) :             150.415ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.247ns  (logic 3.366ns (20.718%)  route 12.881ns (79.282%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 168.515 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X37Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=57, routed)          3.093     5.218    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.342 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.260     6.602    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68/O
                         net (fo=2, routed)           0.652     7.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46/O
                         net (fo=1, routed)           0.807     8.309    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.433 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_17/O
                         net (fo=21, routed)          1.382     9.815    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.642    10.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.160    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.274    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.496 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[3]_i_23/O[0]
                         net (fo=1, routed)           1.011    12.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/alu_b/data0
    SLICE_X46Y40         LUT2 (Prop_lut2_I1_O)        0.327    12.835 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18/O
                         net (fo=1, routed)           0.787    13.622    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.348    13.970 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8/O
                         net (fo=2, routed)           0.275    14.245    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.369 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15/O
                         net (fo=1, routed)           0.473    14.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I3_O)        0.119    14.961 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5/O
                         net (fo=1, routed)           1.178    16.139    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.332    16.471 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_2/O
                         net (fo=3, routed)           1.320    17.792    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q_reg[3]_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.124    17.916 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[0]_i_1/O
                         net (fo=1, routed)           0.000    17.916    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]_0
    SLICE_X39Y41         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.491   168.515    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X39Y41         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]/C
                         clock pessimism              0.149   168.664    
                         clock uncertainty           -0.362   168.302    
    SLICE_X39Y41         FDCE (Setup_fdce_C_D)        0.029   168.331    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]
  -------------------------------------------------------------------
                         required time                        168.331    
                         arrival time                         -17.916    
  -------------------------------------------------------------------
                         slack                                150.415    

Slack (MET) :             150.758ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.871ns  (logic 3.366ns (21.209%)  route 12.505ns (78.791%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 168.514 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X37Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=57, routed)          3.093     5.218    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.342 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.260     6.602    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68/O
                         net (fo=2, routed)           0.652     7.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46/O
                         net (fo=1, routed)           0.807     8.309    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.433 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_17/O
                         net (fo=21, routed)          1.382     9.815    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.642    10.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.160    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.274    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.496 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[3]_i_23/O[0]
                         net (fo=1, routed)           1.011    12.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/alu_b/data0
    SLICE_X46Y40         LUT2 (Prop_lut2_I1_O)        0.327    12.835 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18/O
                         net (fo=1, routed)           0.787    13.622    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.348    13.970 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8/O
                         net (fo=2, routed)           0.275    14.245    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8_n_0
    SLICE_X45Y38         LUT6 (Prop_lut6_I5_O)        0.124    14.369 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15/O
                         net (fo=1, routed)           0.473    14.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15_n_0
    SLICE_X45Y38         LUT4 (Prop_lut4_I3_O)        0.119    14.961 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5/O
                         net (fo=1, routed)           1.178    16.139    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5_n_0
    SLICE_X45Y37         LUT6 (Prop_lut6_I0_O)        0.332    16.471 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_2/O
                         net (fo=3, routed)           0.944    17.416    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q_reg[3]_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124    17.540 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[3]_i_1/O
                         net (fo=1, routed)           0.000    17.540    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]_0
    SLICE_X41Y40         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.490   168.514    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X41Y40         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/C
                         clock pessimism              0.115   168.629    
                         clock uncertainty           -0.362   168.267    
    SLICE_X41Y40         FDCE (Setup_fdce_C_D)        0.031   168.298    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]
  -------------------------------------------------------------------
                         required time                        168.298    
                         arrival time                         -17.540    
  -------------------------------------------------------------------
                         slack                                150.758    

Slack (MET) :             150.932ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.644ns  (logic 2.771ns (17.713%)  route 12.873ns (82.287%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 168.515 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X37Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=57, routed)          3.093     5.218    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.342 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.260     6.602    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68/O
                         net (fo=2, routed)           0.652     7.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46/O
                         net (fo=1, routed)           0.807     8.309    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.433 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_17/O
                         net (fo=21, routed)          1.382     9.815    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.642    10.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.160    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.473 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[3]
                         net (fo=2, routed)           0.994    12.468    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_4
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.306    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35/O
                         net (fo=1, routed)           0.154    12.928    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    13.052 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=1, routed)           0.799    13.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.976 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6/O
                         net (fo=3, routed)           1.173    15.148    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[7]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.272 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[7]_i_2/O
                         net (fo=12, routed)          0.946    16.219    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/opc_opcode_q_reg_rep[7][5]
    SLICE_X37Y42         LUT2 (Prop_lut2_I1_O)        0.124    16.343 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/opc_opcode_q_rep[7]_i_2/O
                         net (fo=2, routed)           0.970    17.313    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]_0[5]
    SLICE_X37Y42         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.491   168.515    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X37Y42         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]/C
                         clock pessimism              0.149   168.664    
                         clock uncertainty           -0.362   168.302    
    SLICE_X37Y42         FDCE (Setup_fdce_C_D)       -0.058   168.244    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]
  -------------------------------------------------------------------
                         required time                        168.244    
                         arrival time                         -17.313    
  -------------------------------------------------------------------
                         slack                                150.932    

Slack (MET) :             151.187ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.441ns  (logic 3.287ns (21.288%)  route 12.154ns (78.712%))
  Logic Levels:           14  (CARRY4=2 LUT4=2 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 168.514 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X37Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=57, routed)          3.093     5.218    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.342 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.260     6.602    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68/O
                         net (fo=2, routed)           0.652     7.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46/O
                         net (fo=1, routed)           0.807     8.309    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.433 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_17/O
                         net (fo=21, routed)          1.382     9.815    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.642    10.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.160    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.473 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[3]
                         net (fo=2, routed)           0.994    12.468    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_4
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.306    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35/O
                         net (fo=1, routed)           0.154    12.928    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    13.052 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=1, routed)           0.799    13.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.976 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6/O
                         net (fo=3, routed)           0.847    14.822    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6_n_0
    SLICE_X43Y41         LUT4 (Prop_lut4_I3_O)        0.124    14.946 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_23/O
                         net (fo=1, routed)           0.000    14.946    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_23_n_0
    SLICE_X43Y41         MUXF7 (Prop_muxf7_I1_O)      0.217    15.163 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_reg_i_11/O
                         net (fo=1, routed)           0.712    15.875    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_reg_i_11_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I3_O)        0.299    16.174 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_3/O
                         net (fo=1, routed)           0.812    16.986    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/take_branch_q_reg_1
    SLICE_X45Y41         LUT6 (Prop_lut6_I1_O)        0.124    17.110 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/take_branch_q_i_1/O
                         net (fo=1, routed)           0.000    17.110    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg_0
    SLICE_X45Y41         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.490   168.514    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/soundclk
    SLICE_X45Y41         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/C
                         clock pessimism              0.115   168.629    
                         clock uncertainty           -0.362   168.267    
    SLICE_X45Y41         FDCE (Setup_fdce_C_D)        0.029   168.296    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg
  -------------------------------------------------------------------
                         required time                        168.296    
                         arrival time                         -17.110    
  -------------------------------------------------------------------
                         slack                                151.187    

Slack (MET) :             151.287ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.265ns  (logic 2.771ns (18.153%)  route 12.494ns (81.847%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 168.515 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X37Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=57, routed)          3.093     5.218    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.342 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.260     6.602    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68/O
                         net (fo=2, routed)           0.652     7.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46/O
                         net (fo=1, routed)           0.807     8.309    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.433 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_17/O
                         net (fo=21, routed)          1.382     9.815    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.642    10.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.160    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.473 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[3]
                         net (fo=2, routed)           0.994    12.468    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_4
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.306    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35/O
                         net (fo=1, routed)           0.154    12.928    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    13.052 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=1, routed)           0.799    13.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.976 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6/O
                         net (fo=3, routed)           1.173    15.148    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[7]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.272 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[7]_i_2/O
                         net (fo=12, routed)          0.946    16.219    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/opc_opcode_q_reg_rep[7][5]
    SLICE_X37Y42         LUT2 (Prop_lut2_I1_O)        0.124    16.343 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/opc_opcode_q_rep[7]_i_2/O
                         net (fo=2, routed)           0.591    16.934    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]_0[5]
    SLICE_X37Y42         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.491   168.515    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X37Y42         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[7]/C
                         clock pessimism              0.149   168.664    
                         clock uncertainty           -0.362   168.302    
    SLICE_X37Y42         FDCE (Setup_fdce_C_D)       -0.081   168.221    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[7]
  -------------------------------------------------------------------
                         required time                        168.221    
                         arrival time                         -16.934    
  -------------------------------------------------------------------
                         slack                                151.287    

Slack (MET) :             151.288ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.422ns  (logic 2.801ns (18.163%)  route 12.621ns (81.837%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 168.517 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X37Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=57, routed)          3.093     5.218    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.342 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.260     6.602    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68/O
                         net (fo=2, routed)           0.652     7.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46/O
                         net (fo=1, routed)           0.807     8.309    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.433 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_17/O
                         net (fo=21, routed)          1.382     9.815    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.642    10.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.160    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.473 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[3]
                         net (fo=2, routed)           0.994    12.468    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_4
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.306    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35/O
                         net (fo=1, routed)           0.154    12.928    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    13.052 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=1, routed)           0.799    13.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.976 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6/O
                         net (fo=3, routed)           1.173    15.148    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[7]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.272 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[7]_i_2/O
                         net (fo=12, routed)          1.664    16.937    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[7]
    SLICE_X37Y47         LUT2 (Prop_lut2_I1_O)        0.154    17.091 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/temp_req_q[7]_i_2/O
                         net (fo=1, routed)           0.000    17.091    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/D[7]
    SLICE_X37Y47         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   168.517    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X37Y47         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[7]/C
                         clock pessimism              0.149   168.666    
                         clock uncertainty           -0.362   168.304    
    SLICE_X37Y47         FDCE (Setup_fdce_C_D)        0.075   168.379    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[7]
  -------------------------------------------------------------------
                         required time                        168.379    
                         arrival time                         -17.091    
  -------------------------------------------------------------------
                         slack                                151.288    

Slack (MET) :             151.355ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.396ns  (logic 2.799ns (18.180%)  route 12.597ns (81.820%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 168.592 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X37Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=57, routed)          3.093     5.218    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.342 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.260     6.602    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68/O
                         net (fo=2, routed)           0.652     7.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46/O
                         net (fo=1, routed)           0.807     8.309    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.433 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_17/O
                         net (fo=21, routed)          1.382     9.815    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.642    10.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.160    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.473 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[3]
                         net (fo=2, routed)           0.994    12.468    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_4
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.306    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35/O
                         net (fo=1, routed)           0.154    12.928    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    13.052 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=1, routed)           0.799    13.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.976 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6/O
                         net (fo=3, routed)           1.173    15.148    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[7]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.272 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[7]_i_2/O
                         net (fo=12, routed)          1.641    16.913    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[7]
    SLICE_X31Y43         LUT3 (Prop_lut3_I2_O)        0.152    17.065 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/pmem_addr_q[7]_i_1/O
                         net (fo=1, routed)           0.000    17.065    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[7]_0[7]
    SLICE_X31Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.568   168.592    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X31Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[7]/C
                         clock pessimism              0.115   168.707    
                         clock uncertainty           -0.362   168.345    
    SLICE_X31Y43         FDCE (Setup_fdce_C_D)        0.075   168.420    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[7]
  -------------------------------------------------------------------
                         required time                        168.420    
                         arrival time                         -17.065    
  -------------------------------------------------------------------
                         slack                                151.355    

Slack (MET) :             151.513ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.757ns  (logic 2.647ns (17.937%)  route 12.110ns (82.063%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 168.517 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X37Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=57, routed)          3.093     5.218    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.342 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.260     6.602    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68/O
                         net (fo=2, routed)           0.652     7.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46/O
                         net (fo=1, routed)           0.807     8.309    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.433 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_17/O
                         net (fo=21, routed)          1.382     9.815    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.642    10.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.160 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.160    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.473 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[3]
                         net (fo=2, routed)           0.994    12.468    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_4
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.306    12.774 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35/O
                         net (fo=1, routed)           0.154    12.928    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_35_n_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124    13.052 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14/O
                         net (fo=1, routed)           0.799    13.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_14_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124    13.976 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_6/O
                         net (fo=3, routed)           1.173    15.148    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[7]
    SLICE_X40Y44         LUT5 (Prop_lut5_I0_O)        0.124    15.272 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[7]_i_2/O
                         net (fo=12, routed)          1.154    16.426    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/D
    SLICE_X34Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   168.517    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/WCLK
    SLICE_X34Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.115   168.632    
                         clock uncertainty           -0.362   168.270    
    SLICE_X34Y46         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.331   167.939    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                        167.939    
                         arrival time                         -16.426    
  -------------------------------------------------------------------
                         slack                                151.513    

Slack (MET) :             151.721ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.991ns  (logic 2.670ns (17.810%)  route 12.321ns (82.190%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5 RAMS64E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 168.517 - 167.021 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666     1.669    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X37Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.456     2.125 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[1]/Q
                         net (fo=57, routed)          3.093     5.218    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[1]
    SLICE_X50Y35         LUT5 (Prop_lut5_I3_O)        0.124     5.342 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.260     6.602    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X51Y38         LUT6 (Prop_lut6_I2_O)        0.124     6.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68/O
                         net (fo=2, routed)           0.652     7.378    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_68_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I2_O)        0.124     7.502 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46/O
                         net (fo=1, routed)           0.807     8.309    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_46_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I4_O)        0.124     8.433 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_17/O
                         net (fo=21, routed)          1.382     9.815    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[0]_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.939 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.642    10.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482    11.062 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/O[0]
                         net (fo=1, routed)           0.968    12.031    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_7
    SLICE_X45Y38         LUT5 (Prop_lut5_I4_O)        0.299    12.330 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[0]_i_5/O
                         net (fo=1, routed)           0.647    12.976    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[0]_i_5_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I1_O)        0.124    13.100 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[0]_i_2/O
                         net (fo=3, routed)           1.138    14.238    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[0]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.124    14.362 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[0]_i_1/O
                         net (fo=16, routed)          0.504    14.866    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[0]
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    14.990 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[1]_i_1/O
                         net (fo=2, routed)           0.167    15.157    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][1]
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.124    15.281 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_3__0/O
                         net (fo=8, routed)           1.062    16.343    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/A1
    SLICE_X36Y49         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317    16.660 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/O
                         net (fo=1, routed)           0.000    16.660    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[1]
    SLICE_X36Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   168.517    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X36Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/C
                         clock pessimism              0.149   168.666    
                         clock uncertainty           -0.362   168.304    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.077   168.381    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]
  -------------------------------------------------------------------
                         required time                        168.381    
                         arrival time                         -16.660    
  -------------------------------------------------------------------
                         slack                                151.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.230ns (50.245%)  route 0.228ns (49.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/soundclk
    SLICE_X39Y50         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDCE (Prop_fdce_C_Q)         0.128     0.689 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[3]/Q
                         net (fo=1, routed)           0.228     0.916    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg_n_0_[3]
    SLICE_X43Y44         LUT3 (Prop_lut3_I0_O)        0.102     1.018 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/addr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.018    dkong_i/dkong_system_wrapper_0/inst/inst/sou/dout[3]
    SLICE_X43Y44         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X43Y44         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/C
                         clock pessimism              0.000     0.829    
    SLICE_X43Y44         FDRE (Hold_fdre_C_D)         0.107     0.936    dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.141ns (23.123%)  route 0.469ns (76.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.560     0.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X41Y44         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/Q
                         net (fo=2, routed)           0.469     1.171    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X3Y18         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.891     0.893    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y18         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.071    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.141ns (23.123%)  route 0.469ns (76.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.560     0.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X41Y44         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[0]/Q
                         net (fo=2, routed)           0.469     1.171    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X3Y19         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.891     0.893    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y19         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
    RAMB18_X3Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.071    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.114%)  route 0.464ns (73.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.560     0.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X42Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/Q
                         net (fo=2, routed)           0.464     1.190    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X3Y18         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.891     0.893    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y18         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.071    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.114%)  route 0.464ns (73.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.560     0.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X42Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/Q
                         net (fo=2, routed)           0.464     1.190    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB18_X3Y19         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.891     0.893    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y19         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
    RAMB18_X3Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.071    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.341%)  route 0.490ns (77.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.560     0.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X43Y44         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/Q
                         net (fo=2, routed)           0.490     1.193    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X3Y18         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.891     0.893    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y18         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.071    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.341%)  route 0.490ns (77.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.560     0.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X43Y44         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/Q
                         net (fo=2, routed)           0.490     1.193    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X3Y19         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.891     0.893    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y19         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
    RAMB18_X3Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.071    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.128ns (21.650%)  route 0.463ns (78.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.560     0.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X43Y44         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/Q
                         net (fo=2, routed)           0.463     1.153    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X3Y18         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.891     0.893    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y18         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     1.017    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.128ns (21.650%)  route 0.463ns (78.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.560     0.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X43Y44         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/Q
                         net (fo=2, routed)           0.463     1.153    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X3Y19         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.891     0.893    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y19         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
    RAMB18_X3Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     1.017    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.128ns (21.456%)  route 0.469ns (78.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.560     0.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X43Y44         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/Q
                         net (fo=2, routed)           0.469     1.158    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X3Y18         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.891     0.893    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y18         RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.005     0.888    
    RAMB18_X3Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130     1.018    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soundclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 83.510 }
Period(ns):         167.021
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB18_X3Y19     dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB18_X3Y19     dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB18_X3Y18     dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB18_X3Y18     dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         167.021     164.866    BUFGCTRL_X0Y1    dkong_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         167.021     165.772    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         167.021     166.021    SLICE_X43Y44     dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         167.021     166.021    SLICE_X43Y44     dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         167.021     166.021    SLICE_X43Y44     dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         167.021     166.021    SLICE_X43Y44     dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       167.021     46.339     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X36Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X36Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X36Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X36Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X34Y46     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X34Y46     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X34Y46     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X34Y46     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X34Y46     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X34Y46     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X36Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X36Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X36Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X36Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X36Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X36Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X36Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X36Y49     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X34Y46     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X34Y46     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vgaclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.262ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.829ns  (logic 1.788ns (26.182%)  route 5.041ns (73.818%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.209 - 39.723 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.768     1.771    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     2.653 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.273     4.926    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[31]
    SLICE_X25Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.050 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.050    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X25Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     5.288 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.288    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X25Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     5.392 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.629     7.022    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_0
    SLICE_X47Y16         LUT4 (Prop_lut4_I0_O)        0.316     7.338 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2/O
                         net (fo=1, routed)           0.647     7.985    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2_n_0
    SLICE_X47Y16         LUT5 (Prop_lut5_I3_O)        0.124     8.109 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1/O
                         net (fo=1, routed)           0.492     8.601    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1_n_0
    SLICE_X49Y16         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.483    41.209    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X49Y16         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/C
                         clock pessimism              0.014    41.223    
                         clock uncertainty           -0.294    40.929    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)       -0.067    40.862    dkong_i/framedoubler_slow_0/inst/out_b_reg[3]
  -------------------------------------------------------------------
                         required time                         40.862    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 32.262    

Slack (MET) :             32.359ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.830ns  (logic 2.018ns (29.546%)  route 4.812ns (70.454%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.209 - 39.723 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.768     1.771    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     2.653 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.202     4.856    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[27]
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.124     4.980 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.980    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X23Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     5.218 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.218    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X23Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     5.322 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.968     7.290    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_4
    SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.344     7.634 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2/O
                         net (fo=1, routed)           0.642     8.276    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.326     8.602 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1/O
                         net (fo=1, routed)           0.000     8.602    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1_n_0
    SLICE_X48Y16         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.483    41.209    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X48Y16         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/C
                         clock pessimism              0.014    41.223    
                         clock uncertainty           -0.294    40.929    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    40.960    dkong_i/framedoubler_slow_0/inst/out_g_reg[1]
  -------------------------------------------------------------------
                         required time                         40.960    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 32.359    

Slack (MET) :             33.034ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.788ns (29.060%)  route 4.365ns (70.940%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.209 - 39.723 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.768     1.771    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.653 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           2.145     4.798    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[30]
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.922 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.922    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X24Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     5.160 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.160    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X24Y8          MUXF8 (Prop_muxf8_I0_O)      0.104     5.264 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.573     6.837    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_1
    SLICE_X48Y15         LUT3 (Prop_lut3_I2_O)        0.316     7.153 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2/O
                         net (fo=1, routed)           0.647     7.800    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.924 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1/O
                         net (fo=1, routed)           0.000     7.924    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1_n_0
    SLICE_X48Y16         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.483    41.209    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X48Y16         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/C
                         clock pessimism              0.014    41.223    
                         clock uncertainty           -0.294    40.929    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.029    40.958    dkong_i/framedoubler_slow_0/inst/out_b_reg[2]
  -------------------------------------------------------------------
                         required time                         40.958    
                         arrival time                          -7.924    
  -------------------------------------------------------------------
                         slack                                 33.034    

Slack (MET) :             33.142ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.788ns (29.904%)  route 4.191ns (70.096%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.209 - 39.723 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836     1.839    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     2.721 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.440     5.161    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[28]
    SLICE_X55Y21         LUT6 (Prop_lut6_I0_O)        0.124     5.285 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.285    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X55Y21         MUXF7 (Prop_muxf7_I0_O)      0.238     5.523 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.523    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X55Y21         MUXF8 (Prop_muxf8_I0_O)      0.104     5.627 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           1.451     7.078    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_3
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.316     7.394 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_2/O
                         net (fo=1, routed)           0.300     7.695    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_2_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.819 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1/O
                         net (fo=1, routed)           0.000     7.819    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1_n_0
    SLICE_X48Y16         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.483    41.209    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X48Y16         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/C
                         clock pessimism              0.014    41.223    
                         clock uncertainty           -0.294    40.929    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    40.960    dkong_i/framedoubler_slow_0/inst/out_g_reg[2]
  -------------------------------------------------------------------
                         required time                         40.960    
                         arrival time                          -7.819    
  -------------------------------------------------------------------
                         slack                                 33.142    

Slack (MET) :             33.196ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 1.788ns (30.167%)  route 4.139ns (69.833%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.210 - 39.723 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836     1.839    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     2.721 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           2.198     4.920    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[25]
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.044 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.044    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3_n_0
    SLICE_X56Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     5.282 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.282    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X56Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     5.386 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           1.613     6.998    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_6
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.316     7.314 r  dkong_i/framedoubler_slow_0/inst/out_r[2]_i_2/O
                         net (fo=1, routed)           0.328     7.643    dkong_i/framedoubler_slow_0/inst/out_r[2]_i_2_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I1_O)        0.124     7.767 r  dkong_i/framedoubler_slow_0/inst/out_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.767    dkong_i/framedoubler_slow_0/inst/out_r[2]_i_1_n_0
    SLICE_X48Y15         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.484    41.210    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X48Y15         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/C
                         clock pessimism              0.014    41.224    
                         clock uncertainty           -0.294    40.930    
    SLICE_X48Y15         FDRE (Setup_fdre_C_D)        0.032    40.962    dkong_i/framedoubler_slow_0/inst/out_r_reg[2]
  -------------------------------------------------------------------
                         required time                         40.962    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                 33.196    

Slack (MET) :             33.222ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.788ns (29.966%)  route 4.179ns (70.034%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.211 - 39.723 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.768     1.771    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     2.653 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.303     4.957    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[26]
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124     5.081 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.081    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X24Y10         MUXF7 (Prop_muxf7_I0_O)      0.238     5.319 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.319    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X24Y10         MUXF8 (Prop_muxf8_I0_O)      0.104     5.423 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.211     6.633    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_5
    SLICE_X47Y15         LUT6 (Prop_lut6_I5_O)        0.316     6.949 r  dkong_i/framedoubler_slow_0/inst/out_r[3]_i_2/O
                         net (fo=1, routed)           0.665     7.614    dkong_i/framedoubler_slow_0/inst/out_r[3]_i_2_n_0
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.124     7.738 r  dkong_i/framedoubler_slow_0/inst/out_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.738    dkong_i/framedoubler_slow_0/inst/out_r[3]_i_1_n_0
    SLICE_X47Y15         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.485    41.211    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X47Y15         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/C
                         clock pessimism              0.014    41.225    
                         clock uncertainty           -0.294    40.931    
    SLICE_X47Y15         FDRE (Setup_fdre_C_D)        0.029    40.960    dkong_i/framedoubler_slow_0/inst/out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         40.960    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                 33.222    

Slack (MET) :             33.265ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 2.024ns (34.556%)  route 3.833ns (65.444%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.209 - 39.723 ) 
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.836     1.839    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     2.721 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.126     4.847    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[29]
    SLICE_X55Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.971 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.971    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X55Y22         MUXF7 (Prop_muxf7_I0_O)      0.238     5.209 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.209    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X55Y22         MUXF8 (Prop_muxf8_I0_O)      0.104     5.313 r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           1.283     6.596    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem_n_2
    SLICE_X48Y15         LUT3 (Prop_lut3_I0_O)        0.344     6.940 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3/O
                         net (fo=1, routed)           0.424     7.365    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3_n_0
    SLICE_X48Y16         LUT6 (Prop_lut6_I5_O)        0.332     7.697 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2/O
                         net (fo=1, routed)           0.000     7.697    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2_n_0
    SLICE_X48Y16         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.483    41.209    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X48Y16         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/C
                         clock pessimism              0.014    41.223    
                         clock uncertainty           -0.294    40.929    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.032    40.961    dkong_i/framedoubler_slow_0/inst/out_g_reg[3]
  -------------------------------------------------------------------
                         required time                         40.961    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                 33.265    

Slack (MET) :             33.659ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 1.788ns (32.330%)  route 3.742ns (67.670%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.210 - 39.723 ) 
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.768     1.771    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y0          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     2.653 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.908     4.562    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[24]
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124     4.686 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.686    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X24Y9          MUXF7 (Prop_muxf7_I0_O)      0.238     4.924 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.924    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X24Y9          MUXF8 (Prop_muxf8_I0_O)      0.104     5.028 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           1.405     6.433    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_7
    SLICE_X47Y15         LUT6 (Prop_lut6_I5_O)        0.316     6.749 r  dkong_i/framedoubler_slow_0/inst/out_r[1]_i_2/O
                         net (fo=1, routed)           0.429     7.178    dkong_i/framedoubler_slow_0/inst/out_r[1]_i_2_n_0
    SLICE_X48Y15         LUT6 (Prop_lut6_I1_O)        0.124     7.302 r  dkong_i/framedoubler_slow_0/inst/out_r[1]_i_1/O
                         net (fo=1, routed)           0.000     7.302    dkong_i/framedoubler_slow_0/inst/out_r[1]_i_1_n_0
    SLICE_X48Y15         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.484    41.210    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X48Y15         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/C
                         clock pessimism              0.014    41.224    
                         clock uncertainty           -0.294    40.930    
    SLICE_X48Y15         FDRE (Setup_fdre_C_D)        0.031    40.961    dkong_i/framedoubler_slow_0/inst/out_r_reg[1]
  -------------------------------------------------------------------
                         required time                         40.961    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                 33.659    

Slack (MET) :             34.242ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 0.642ns (13.342%)  route 4.170ns (86.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 41.341 - 39.723 ) 
    Source Clock Delay      (SCD):    1.664ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.661     1.664    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X42Y12         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDRE (Prop_fdre_C_Q)         0.518     2.182 r  dkong_i/framedoubler_slow_0/inst/out_line_reg[5]/Q
                         net (fo=34, routed)          3.523     5.705    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.124     5.829 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.647     6.476    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.615    41.341    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    41.455    
                         clock uncertainty           -0.294    41.161    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.718    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.718    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                 34.242    

Slack (MET) :             34.573ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.419ns (10.007%)  route 3.768ns (89.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 41.341 - 39.723 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.660     1.663    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X44Y14         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.419     2.082 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[4]/Q
                         net (fo=31, routed)          3.768     5.850    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y0          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.615    41.341    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    41.455    
                         clock uncertainty           -0.294    41.161    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.738    40.423    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.423    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                 34.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.550     0.552    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X45Y22         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.748    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X45Y22         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.814     0.816    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X45Y22         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.264     0.552    
    SLICE_X45Y22         FDRE (Hold_fdre_C_D)         0.075     0.627    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.550     0.552    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y22         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     0.760    dkong_i/proc_sys_reset_1/U0/EXT_LPF/p_1_in
    SLICE_X45Y22         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.814     0.816    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y22         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.264     0.552    
    SLICE_X45Y22         FDRE (Hold_fdre_C_D)         0.078     0.630    dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.548     0.550    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y26         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y26         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.756    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X44Y26         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.812     0.814    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y26         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.264     0.550    
    SLICE_X44Y26         FDRE (Hold_fdre_C_D)         0.075     0.625    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.128ns (21.153%)  route 0.477ns (78.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.557     0.559    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X40Y12         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  dkong_i/framedoubler_slow_0/inst/out_line_reg[2]/Q
                         net (fo=33, routed)          0.477     1.164    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X3Y2          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.888     0.890    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y2          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.885    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.129     1.014    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.550     0.552    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X44Y21         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.129     0.822    dkong_i/proc_sys_reset_1/U0/EXT_LPF/p_3_out[2]
    SLICE_X45Y21         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.815     0.817    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y21         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism             -0.252     0.565    
    SLICE_X45Y21         FDRE (Hold_fdre_C_D)         0.075     0.640    dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.550     0.552    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y22         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052     0.732    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/asr_lpf[0]
    SLICE_X45Y22         LUT5 (Prop_lut5_I4_O)        0.098     0.830 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.830    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX_n_0
    SLICE_X45Y22         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.814     0.816    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y22         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.264     0.552    
    SLICE_X45Y22         FDRE (Hold_fdre_C_D)         0.092     0.644    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X25Y7          FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116     0.847    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X25Y7          FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X25Y7          FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.268     0.590    
    SLICE_X25Y7          FDRE (Hold_fdre_C_D)         0.070     0.660    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X25Y7          FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.116     0.847    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X25Y7          FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X25Y7          FDRE                                         r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.268     0.590    
    SLICE_X25Y7          FDRE (Hold_fdre_C_D)         0.066     0.656    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.128ns (19.809%)  route 0.518ns (80.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.556     0.558    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X44Y14         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[4]/Q
                         net (fo=31, routed)          0.518     1.204    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X3Y3          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.883     0.885    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y3          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.005     0.880    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.130     1.010    dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/line_rep_count_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.209ns (70.203%)  route 0.089ns (29.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.556     0.558    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X46Y14         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  dkong_i/framedoubler_slow_0/inst/out_pix_reg[6]/Q
                         net (fo=32, routed)          0.089     0.810    dkong_i/framedoubler_slow_0/inst/out_pix_reg_n_0_[6]
    SLICE_X47Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.855 r  dkong_i/framedoubler_slow_0/inst/line_rep_count_i_1/O
                         net (fo=1, routed)           0.000     0.855    dkong_i/framedoubler_slow_0/inst/line_rep_count_i_1_n_0
    SLICE_X47Y14         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/line_rep_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.822     0.824    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X47Y14         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/line_rep_count_reg/C
                         clock pessimism             -0.253     0.571    
    SLICE_X47Y14         FDRE (Hold_fdre_C_D)         0.091     0.662    dkong_i/framedoubler_slow_0/inst/line_rep_count_reg
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vgaclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.723
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X1Y2      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X2Y1      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X3Y6      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X3Y5      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X1Y4      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X0Y0      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X3Y4      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X2Y4      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X2Y0      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X1Y1      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.723      173.637    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X46Y20     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X46Y20     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X45Y14     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X45Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X45Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X45Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X46Y20     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X46Y20     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X45Y14     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X46Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X45Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X45Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X45Y15     dkong_i/framedoubler_slow_0/inst/out_hcount_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :          197  Failing Endpoints,  Worst Slack       -6.088ns,  Total Violation     -883.712ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.088ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@4650.000ns - coreclk_dkong_clk_wiz_0_0 rise@4649.977ns)
  Data Path Delay:        6.273ns  (logic 1.654ns (26.368%)  route 4.619ns (73.632%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 4652.657 - 4650.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 4651.646 - 4649.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   4649.977  4649.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4649.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  4651.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  4647.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  4649.879    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4649.980 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  4651.646    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  4652.164 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.740  4653.904    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.124  4654.028 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.423  4655.451    dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X45Y48         LUT4 (Prop_lut4_I2_O)        0.124  4655.575 r  dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.736  4656.312    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I0_O)        0.124  4656.436 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.719  4657.155    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I0_O)        0.124  4657.279 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.000  4657.279    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/S1_out
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640  4657.919 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[3]
                         net (fo=1, routed)           0.000  4657.919    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_0
    SLICE_X49Y51         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4650.000  4650.000 r  
    PS7_X0Y0             PS7                          0.000  4650.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  4651.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4651.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.478  4652.656    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X49Y51         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/C
                         clock pessimism              0.000  4652.656    
                         clock uncertainty           -0.888  4651.768    
    SLICE_X49Y51         FDRE (Setup_fdre_C_D)        0.062  4651.830    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I
  -------------------------------------------------------------------
                         required time                       4651.831    
                         arrival time                       -4657.918    
  -------------------------------------------------------------------
                         slack                                 -6.088    

Slack (VIOLATED) :        -6.028ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@4650.000ns - coreclk_dkong_clk_wiz_0_0 rise@4649.977ns)
  Data Path Delay:        6.213ns  (logic 1.594ns (25.657%)  route 4.619ns (74.343%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 4652.657 - 4650.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 4651.646 - 4649.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   4649.977  4649.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4649.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  4651.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  4647.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  4649.879    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4649.980 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  4651.646    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  4652.164 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.740  4653.904    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.124  4654.028 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.423  4655.451    dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X45Y48         LUT4 (Prop_lut4_I2_O)        0.124  4655.575 r  dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.736  4656.312    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I0_O)        0.124  4656.436 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.719  4657.155    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I0_O)        0.124  4657.279 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.000  4657.279    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/S1_out
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580  4657.859 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[2]
                         net (fo=1, routed)           0.000  4657.859    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_1
    SLICE_X49Y51         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4650.000  4650.000 r  
    PS7_X0Y0             PS7                          0.000  4650.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  4651.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4651.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.478  4652.656    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X49Y51         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/C
                         clock pessimism              0.000  4652.656    
                         clock uncertainty           -0.888  4651.768    
    SLICE_X49Y51         FDRE (Setup_fdre_C_D)        0.062  4651.830    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I
  -------------------------------------------------------------------
                         required time                       4651.831    
                         arrival time                       -4657.858    
  -------------------------------------------------------------------
                         slack                                 -6.028    

Slack (VIOLATED) :        -5.868ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@4650.000ns - coreclk_dkong_clk_wiz_0_0 rise@4649.977ns)
  Data Path Delay:        6.053ns  (logic 1.438ns (23.758%)  route 4.615ns (76.242%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 4652.657 - 4650.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 4651.646 - 4649.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   4649.977  4649.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4649.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  4651.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  4647.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  4649.879    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4649.980 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  4651.646    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  4652.164 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.740  4653.904    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.124  4654.028 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.423  4655.451    dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X45Y48         LUT4 (Prop_lut4_I2_O)        0.124  4655.575 r  dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.736  4656.312    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I0_O)        0.124  4656.436 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.715  4657.151    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I0_O)        0.124  4657.275 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.000  4657.275    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424  4657.699 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[1]
                         net (fo=1, routed)           0.000  4657.699    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_2
    SLICE_X49Y51         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4650.000  4650.000 r  
    PS7_X0Y0             PS7                          0.000  4650.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  4651.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4651.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.478  4652.656    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X49Y51         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/C
                         clock pessimism              0.000  4652.656    
                         clock uncertainty           -0.888  4651.768    
    SLICE_X49Y51         FDRE (Setup_fdre_C_D)        0.062  4651.830    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I
  -------------------------------------------------------------------
                         required time                       4651.831    
                         arrival time                       -4657.698    
  -------------------------------------------------------------------
                         slack                                 -5.868    

Slack (VIOLATED) :        -5.691ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@4650.000ns - coreclk_dkong_clk_wiz_0_0 rise@4649.977ns)
  Data Path Delay:        5.876ns  (logic 1.261ns (21.461%)  route 4.615ns (78.539%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 4652.657 - 4650.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 4651.646 - 4649.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   4649.977  4649.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4649.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  4651.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  4647.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  4649.879    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4649.980 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  4651.646    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  4652.164 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.740  4653.904    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.124  4654.028 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.423  4655.451    dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X45Y48         LUT4 (Prop_lut4_I2_O)        0.124  4655.575 r  dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.736  4656.312    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I0_O)        0.124  4656.436 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3/O
                         net (fo=4, routed)           0.715  4657.151    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_3_n_0
    SLICE_X49Y51         LUT5 (Prop_lut5_I0_O)        0.124  4657.275 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_1/O
                         net (fo=1, routed)           0.000  4657.275    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/S
    SLICE_X49Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247  4657.522 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_CARRY4/O[0]
                         net (fo=1, routed)           0.000  4657.522    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/sum_A_3
    SLICE_X49Y51         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4650.000  4650.000 r  
    PS7_X0Y0             PS7                          0.000  4650.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  4651.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4651.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.478  4652.656    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X49Y51         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I/C
                         clock pessimism              0.000  4652.656    
                         clock uncertainty           -0.888  4651.768    
    SLICE_X49Y51         FDRE (Setup_fdre_C_D)        0.062  4651.830    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I
  -------------------------------------------------------------------
                         required time                       4651.831    
                         arrival time                       -4657.521    
  -------------------------------------------------------------------
                         slack                                 -5.691    

Slack (VIOLATED) :        -5.666ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@4650.000ns - coreclk_dkong_clk_wiz_0_0 rise@4649.977ns)
  Data Path Delay:        5.273ns  (logic 0.890ns (16.877%)  route 4.383ns (83.123%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 4652.658 - 4650.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 4651.646 - 4649.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   4649.977  4649.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4649.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  4651.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  4647.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  4649.879    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4649.980 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  4651.646    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  4652.164 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.740  4653.904    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.124  4654.028 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.423  4655.451    dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X45Y48         LUT4 (Prop_lut4_I2_O)        0.124  4655.575 r  dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.603  4656.179    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124  4656.303 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=3, routed)           0.617  4656.919    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI
    SLICE_X46Y51         SRL16E                                       r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4650.000  4650.000 r  
    PS7_X0Y0             PS7                          0.000  4650.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  4651.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4651.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.479  4652.657    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X46Y51         SRL16E                                       r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
                         clock pessimism              0.000  4652.657    
                         clock uncertainty           -0.888  4651.769    
    SLICE_X46Y51         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517  4651.252    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I
  -------------------------------------------------------------------
                         required time                       4651.253    
                         arrival time                       -4656.919    
  -------------------------------------------------------------------
                         slack                                 -5.666    

Slack (VIOLATED) :        -5.666ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@4650.000ns - coreclk_dkong_clk_wiz_0_0 rise@4649.977ns)
  Data Path Delay:        5.273ns  (logic 0.890ns (16.877%)  route 4.383ns (83.123%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 4652.658 - 4650.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 4651.646 - 4649.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   4649.977  4649.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4649.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  4651.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  4647.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  4649.879    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4649.980 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  4651.646    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  4652.164 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.740  4653.904    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.124  4654.028 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.423  4655.451    dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X45Y48         LUT4 (Prop_lut4_I2_O)        0.124  4655.575 r  dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.603  4656.179    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I0_O)        0.124  4656.303 r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].MUXCY_L_I_i_2/O
                         net (fo=3, routed)           0.617  4656.919    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI
    SLICE_X46Y51         SRL16E                                       r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4650.000  4650.000 r  
    PS7_X0Y0             PS7                          0.000  4650.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  4651.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4651.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.479  4652.657    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X46Y51         SRL16E                                       r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
                         clock pessimism              0.000  4652.657    
                         clock uncertainty           -0.888  4651.769    
    SLICE_X46Y51         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517  4651.252    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I
  -------------------------------------------------------------------
                         required time                       4651.253    
                         arrival time                       -4656.919    
  -------------------------------------------------------------------
                         slack                                 -5.666    

Slack (VIOLATED) :        -4.834ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@4650.000ns - coreclk_dkong_clk_wiz_0_0 rise@4649.977ns)
  Data Path Delay:        4.988ns  (logic 0.890ns (17.842%)  route 4.098ns (82.158%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 4652.657 - 4650.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 4651.646 - 4649.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   4649.977  4649.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4649.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  4651.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  4647.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  4649.879    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4649.980 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  4651.646    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  4652.164 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.740  4653.904    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aresetn
    SLICE_X44Y47         LUT2 (Prop_lut2_I1_O)        0.124  4654.028 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/GPO_GEN.gpo_i[31]_i_1/O
                         net (fo=154, routed)         1.423  4655.451    dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Bus2IIC_Reset
    SLICE_X45Y48         LUT4 (Prop_lut4_I2_O)        0.124  4655.575 r  dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_2/O
                         net (fo=3, routed)           0.935  4656.510    dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_wr_d_reg
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.124  4656.634 r  dkong_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Data_Exists_DFF_i_1/O
                         net (fo=1, routed)           0.000  4656.634    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/D
    SLICE_X48Y51         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4650.000  4650.000 r  
    PS7_X0Y0             PS7                          0.000  4650.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  4651.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4651.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.478  4652.656    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/s_axi_aclk
    SLICE_X48Y51         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/C
                         clock pessimism              0.000  4652.656    
                         clock uncertainty           -0.888  4651.768    
    SLICE_X48Y51         FDRE (Setup_fdre_C_D)        0.031  4651.799    dkong_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF
  -------------------------------------------------------------------
                         required time                       4651.800    
                         arrival time                       -4656.634    
  -------------------------------------------------------------------
                         slack                                 -4.834    

Slack (VIOLATED) :        -4.754ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@4650.000ns - coreclk_dkong_clk_wiz_0_0 rise@4649.977ns)
  Data Path Delay:        4.355ns  (logic 0.642ns (14.741%)  route 3.713ns (85.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 4652.659 - 4650.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 4651.646 - 4649.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   4649.977  4649.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4649.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  4651.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  4647.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  4649.879    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4649.980 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  4651.646    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  4652.164 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.712  4653.876    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124  4654.000 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          2.001  4656.001    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X42Y50         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4650.000  4650.000 r  
    PS7_X0Y0             PS7                          0.000  4650.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  4651.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4651.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.480  4652.658    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X42Y50         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]/C
                         clock pessimism              0.000  4652.658    
                         clock uncertainty           -0.888  4651.770    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524  4651.246    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]
  -------------------------------------------------------------------
                         required time                       4651.247    
                         arrival time                       -4656.001    
  -------------------------------------------------------------------
                         slack                                 -4.754    

Slack (VIOLATED) :        -4.754ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@4650.000ns - coreclk_dkong_clk_wiz_0_0 rise@4649.977ns)
  Data Path Delay:        4.355ns  (logic 0.642ns (14.741%)  route 3.713ns (85.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 4652.659 - 4650.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 4651.646 - 4649.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   4649.977  4649.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4649.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  4651.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  4647.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  4649.879    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4649.980 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  4651.646    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  4652.164 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.712  4653.876    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124  4654.000 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          2.001  4656.001    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X42Y50         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4650.000  4650.000 r  
    PS7_X0Y0             PS7                          0.000  4650.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  4651.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4651.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.480  4652.658    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X42Y50         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]/C
                         clock pessimism              0.000  4652.658    
                         clock uncertainty           -0.888  4651.770    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524  4651.246    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]
  -------------------------------------------------------------------
                         required time                       4651.247    
                         arrival time                       -4656.001    
  -------------------------------------------------------------------
                         slack                                 -4.754    

Slack (VIOLATED) :        -4.754ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@4650.000ns - coreclk_dkong_clk_wiz_0_0 rise@4649.977ns)
  Data Path Delay:        4.355ns  (logic 0.642ns (14.741%)  route 3.713ns (85.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 4652.659 - 4650.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 4651.646 - 4649.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   4649.977  4649.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4649.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  4651.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  4647.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  4649.879    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  4649.980 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  4651.646    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  4652.164 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.712  4653.876    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.124  4654.000 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          2.001  4656.001    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X42Y50         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   4650.000  4650.000 r  
    PS7_X0Y0             PS7                          0.000  4650.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  4651.088    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  4651.179 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.480  4652.658    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X42Y50         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/C
                         clock pessimism              0.000  4652.658    
                         clock uncertainty           -0.888  4651.770    
    SLICE_X42Y50         FDRE (Setup_fdre_C_R)       -0.524  4651.246    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                       4651.247    
                         arrival time                       -4656.001    
  -------------------------------------------------------------------
                         slack                                 -4.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/FSM_sequential_I2SState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.299ns (16.831%)  route 1.478ns (83.169%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.539     1.266    dkong_i/I2S_0/inst/ARESETn
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.311 r  dkong_i/I2S_0/inst/FSM_sequential_I2SState[2]_i_4/O
                         net (fo=1, routed)           0.460     1.771    dkong_i/I2S_0/inst/Transmitter/FSM_sequential_I2SState_reg[0]_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.816 r  dkong_i/I2S_0/inst/Transmitter/FSM_sequential_I2SState[2]_i_2/O
                         net (fo=3, routed)           0.478     2.294    dkong_i/I2S_0/inst/Transmitter/FSM_sequential_I2SState[2]_i_2_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.339 r  dkong_i/I2S_0/inst/Transmitter/FSM_sequential_I2SState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.339    dkong_i/I2S_0/inst/Transmitter_n_4
    SLICE_X43Y46         FDRE                                         r  dkong_i/I2S_0/inst/FSM_sequential_I2SState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.829     1.195    dkong_i/I2S_0/inst/ACLK
    SLICE_X43Y46         FDRE                                         r  dkong_i/I2S_0/inst/FSM_sequential_I2SState_reg[1]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.888     2.083    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.092     2.175    dkong_i/I2S_0/inst/FSM_sequential_I2SState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/FSM_sequential_I2SState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.299ns (16.829%)  route 1.478ns (83.171%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.539     1.266    dkong_i/I2S_0/inst/ARESETn
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.311 r  dkong_i/I2S_0/inst/FSM_sequential_I2SState[2]_i_4/O
                         net (fo=1, routed)           0.460     1.771    dkong_i/I2S_0/inst/Transmitter/FSM_sequential_I2SState_reg[0]_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.816 r  dkong_i/I2S_0/inst/Transmitter/FSM_sequential_I2SState[2]_i_2/O
                         net (fo=3, routed)           0.478     2.294    dkong_i/I2S_0/inst/Transmitter/FSM_sequential_I2SState[2]_i_2_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I3_O)        0.045     2.339 r  dkong_i/I2S_0/inst/Transmitter/FSM_sequential_I2SState[2]_i_1/O
                         net (fo=1, routed)           0.000     2.339    dkong_i/I2S_0/inst/Transmitter_n_3
    SLICE_X43Y46         FDRE                                         r  dkong_i/I2S_0/inst/FSM_sequential_I2SState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.829     1.195    dkong_i/I2S_0/inst/ACLK
    SLICE_X43Y46         FDRE                                         r  dkong_i/I2S_0/inst/FSM_sequential_I2SState_reg[2]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.888     2.083    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.092     2.175    dkong_i/I2S_0/inst/FSM_sequential_I2SState_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/FSM_sequential_I2SState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.299ns (16.741%)  route 1.487ns (83.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.539     1.266    dkong_i/I2S_0/inst/ARESETn
    SLICE_X44Y47         LUT5 (Prop_lut5_I4_O)        0.045     1.311 r  dkong_i/I2S_0/inst/FSM_sequential_I2SState[2]_i_4/O
                         net (fo=1, routed)           0.460     1.771    dkong_i/I2S_0/inst/Transmitter/FSM_sequential_I2SState_reg[0]_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.816 r  dkong_i/I2S_0/inst/Transmitter/FSM_sequential_I2SState[2]_i_2/O
                         net (fo=3, routed)           0.487     2.304    dkong_i/I2S_0/inst/Transmitter/FSM_sequential_I2SState[2]_i_2_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.349 r  dkong_i/I2S_0/inst/Transmitter/FSM_sequential_I2SState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.349    dkong_i/I2S_0/inst/Transmitter_n_5
    SLICE_X44Y45         FDRE                                         r  dkong_i/I2S_0/inst/FSM_sequential_I2SState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.829     1.195    dkong_i/I2S_0/inst/ACLK
    SLICE_X44Y45         FDRE                                         r  dkong_i/I2S_0/inst/FSM_sequential_I2SState_reg[0]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.888     2.083    
    SLICE_X44Y45         FDRE (Hold_fdre_C_D)         0.092     2.175    dkong_i/I2S_0/inst/FSM_sequential_I2SState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.209ns (12.331%)  route 1.486ns (87.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.805     1.532    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.577 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          0.681     2.257    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X41Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.830     1.196    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X41Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.888     2.084    
    SLICE_X41Y49         FDRE (Hold_fdre_C_R)        -0.018     2.066    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.209ns (12.331%)  route 1.486ns (87.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.805     1.532    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.577 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          0.681     2.257    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X41Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.830     1.196    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X41Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.888     2.084    
    SLICE_X41Y49         FDRE (Hold_fdre_C_R)        -0.018     2.066    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[31].ce_out_i_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.209ns (12.331%)  route 1.486ns (87.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.805     1.532    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.577 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          0.681     2.257    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X41Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[31].ce_out_i_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.830     1.196    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X41Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[31].ce_out_i_reg[31]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.888     2.084    
    SLICE_X41Y49         FDRE (Hold_fdre_C_R)        -0.018     2.066    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[31].ce_out_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.209ns (12.331%)  route 1.486ns (87.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.805     1.532    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.577 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          0.681     2.257    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X41Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.830     1.196    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X41Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.888     2.084    
    SLICE_X41Y49         FDRE (Hold_fdre_C_R)        -0.018     2.066    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.209ns (12.300%)  route 1.490ns (87.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.805     1.532    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.577 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          0.685     2.262    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X40Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.830     1.196    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X40Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.888     2.084    
    SLICE_X40Y49         FDRE (Hold_fdre_C_R)        -0.018     2.066    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.209ns (12.300%)  route 1.490ns (87.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.805     1.532    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.577 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          0.685     2.262    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X40Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.830     1.196    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X40Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i_reg[24]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.888     2.084    
    SLICE_X40Y49         FDRE (Hold_fdre_C_R)        -0.018     2.066    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.209ns (12.300%)  route 1.490ns (87.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.888ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.805     1.532    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aresetn
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.577 r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1/O
                         net (fo=24, routed)          0.685     2.262    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X40Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.830     1.196    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X40Y49         FDRE                                         r  dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.888     2.084    
    SLICE_X40Y49         FDRE (Hold_fdre_C_R)        -0.018     2.066    dkong_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  soundclk_dkong_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :          128  Failing Endpoints,  Worst Slack       -7.153ns,  Total Violation     -820.658ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.153ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[5][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@7850.000ns - soundclk_dkong_clk_wiz_0_0 rise@7849.977ns)
  Data Path Delay:        6.986ns  (logic 1.309ns (18.737%)  route 5.677ns (81.263%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7852.675 - 7850.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 7851.646 - 7849.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   7849.977  7849.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7849.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  7851.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  7847.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  7849.879    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  7849.980 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666  7851.646    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456  7852.103 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/Q
                         net (fo=4, routed)           3.684  7855.786    dkong_i/audio_joiner_0/inst/audio_1[1]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124  7855.910 r  dkong_i/audio_joiner_0/inst/sum_r_carry_i_2/O
                         net (fo=1, routed)           0.000  7855.910    dkong_i/audio_joiner_0/inst/sum_r_carry_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  7856.290 r  dkong_i/audio_joiner_0/inst/sum_r_carry/CO[3]
                         net (fo=1, routed)           0.000  7856.290    dkong_i/audio_joiner_0/inst/sum_r_carry_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  7856.407 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7856.407    dkong_i/audio_joiner_0/inst/sum_r_carry__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232  7856.639 r  dkong_i/audio_joiner_0/inst/sum_r_carry__1/O[0]
                         net (fo=8, routed)           1.993  7858.633    dkong_i/I2S_0/inst/TDATA[15]
    SLICE_X35Y46         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7850.000  7850.000 r  
    PS7_X0Y0             PS7                          0.000  7850.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7851.087    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7851.178 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.496  7852.675    dkong_i/I2S_0/inst/ACLK
    SLICE_X35Y46         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[5][15]/C
                         clock pessimism              0.000  7852.675    
                         clock uncertainty           -0.982  7851.693    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.214  7851.479    dkong_i/I2S_0/inst/FIFO_0_reg[5][15]
  -------------------------------------------------------------------
                         required time                       7851.479    
                         arrival time                       -7858.632    
  -------------------------------------------------------------------
                         slack                                 -7.153    

Slack (VIOLATED) :        -7.148ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@7850.000ns - soundclk_dkong_clk_wiz_0_0 rise@7849.977ns)
  Data Path Delay:        6.966ns  (logic 1.309ns (18.792%)  route 5.657ns (81.208%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 7852.659 - 7850.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 7851.646 - 7849.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   7849.977  7849.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7849.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  7851.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  7847.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  7849.879    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  7849.980 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666  7851.646    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456  7852.103 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/Q
                         net (fo=4, routed)           3.684  7855.786    dkong_i/audio_joiner_0/inst/audio_1[1]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124  7855.910 r  dkong_i/audio_joiner_0/inst/sum_r_carry_i_2/O
                         net (fo=1, routed)           0.000  7855.910    dkong_i/audio_joiner_0/inst/sum_r_carry_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  7856.290 r  dkong_i/audio_joiner_0/inst/sum_r_carry/CO[3]
                         net (fo=1, routed)           0.000  7856.290    dkong_i/audio_joiner_0/inst/sum_r_carry_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  7856.407 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7856.407    dkong_i/audio_joiner_0/inst/sum_r_carry__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232  7856.639 r  dkong_i/audio_joiner_0/inst/sum_r_carry__1/O[0]
                         net (fo=8, routed)           1.973  7858.612    dkong_i/I2S_0/inst/TDATA[15]
    SLICE_X35Y50         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7850.000  7850.000 r  
    PS7_X0Y0             PS7                          0.000  7850.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7851.087    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7851.178 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.481  7852.659    dkong_i/I2S_0/inst/ACLK
    SLICE_X35Y50         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[2][15]/C
                         clock pessimism              0.000  7852.659    
                         clock uncertainty           -0.982  7851.677    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)       -0.214  7851.463    dkong_i/I2S_0/inst/FIFO_0_reg[2][15]
  -------------------------------------------------------------------
                         required time                       7851.464    
                         arrival time                       -7858.612    
  -------------------------------------------------------------------
                         slack                                 -7.148    

Slack (VIOLATED) :        -7.137ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@7850.000ns - soundclk_dkong_clk_wiz_0_0 rise@7849.977ns)
  Data Path Delay:        6.971ns  (logic 1.309ns (18.777%)  route 5.662ns (81.223%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7852.676 - 7850.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 7851.646 - 7849.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   7849.977  7849.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7849.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  7851.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  7847.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  7849.879    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  7849.980 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666  7851.646    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456  7852.103 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/Q
                         net (fo=4, routed)           3.684  7855.786    dkong_i/audio_joiner_0/inst/audio_1[1]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124  7855.910 r  dkong_i/audio_joiner_0/inst/sum_r_carry_i_2/O
                         net (fo=1, routed)           0.000  7855.910    dkong_i/audio_joiner_0/inst/sum_r_carry_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  7856.290 r  dkong_i/audio_joiner_0/inst/sum_r_carry/CO[3]
                         net (fo=1, routed)           0.000  7856.290    dkong_i/audio_joiner_0/inst/sum_r_carry_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  7856.407 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7856.407    dkong_i/audio_joiner_0/inst/sum_r_carry__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232  7856.639 r  dkong_i/audio_joiner_0/inst/sum_r_carry__1/O[0]
                         net (fo=8, routed)           1.979  7858.618    dkong_i/I2S_0/inst/TDATA[15]
    SLICE_X35Y47         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7850.000  7850.000 r  
    PS7_X0Y0             PS7                          0.000  7850.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7851.087    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7851.178 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.497  7852.676    dkong_i/I2S_0/inst/ACLK
    SLICE_X35Y47         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[1][15]/C
                         clock pessimism              0.000  7852.676    
                         clock uncertainty           -0.982  7851.694    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.214  7851.480    dkong_i/I2S_0/inst/FIFO_0_reg[1][15]
  -------------------------------------------------------------------
                         required time                       7851.480    
                         arrival time                       -7858.617    
  -------------------------------------------------------------------
                         slack                                 -7.137    

Slack (VIOLATED) :        -7.137ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@7850.000ns - soundclk_dkong_clk_wiz_0_0 rise@7849.977ns)
  Data Path Delay:        6.971ns  (logic 1.309ns (18.778%)  route 5.662ns (81.222%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7852.676 - 7850.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 7851.646 - 7849.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   7849.977  7849.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7849.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  7851.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  7847.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  7849.879    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  7849.980 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666  7851.646    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456  7852.103 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/Q
                         net (fo=4, routed)           3.684  7855.786    dkong_i/audio_joiner_0/inst/audio_1[1]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124  7855.910 r  dkong_i/audio_joiner_0/inst/sum_r_carry_i_2/O
                         net (fo=1, routed)           0.000  7855.910    dkong_i/audio_joiner_0/inst/sum_r_carry_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  7856.290 r  dkong_i/audio_joiner_0/inst/sum_r_carry/CO[3]
                         net (fo=1, routed)           0.000  7856.290    dkong_i/audio_joiner_0/inst/sum_r_carry_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  7856.407 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7856.407    dkong_i/audio_joiner_0/inst/sum_r_carry__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232  7856.639 r  dkong_i/audio_joiner_0/inst/sum_r_carry__1/O[0]
                         net (fo=8, routed)           1.978  7858.618    dkong_i/I2S_0/inst/TDATA[15]
    SLICE_X35Y48         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7850.000  7850.000 r  
    PS7_X0Y0             PS7                          0.000  7850.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7851.087    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7851.178 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.497  7852.676    dkong_i/I2S_0/inst/ACLK
    SLICE_X35Y48         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[4][15]/C
                         clock pessimism              0.000  7852.676    
                         clock uncertainty           -0.982  7851.694    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)       -0.214  7851.480    dkong_i/I2S_0/inst/FIFO_0_reg[4][15]
  -------------------------------------------------------------------
                         required time                       7851.480    
                         arrival time                       -7858.617    
  -------------------------------------------------------------------
                         slack                                 -7.137    

Slack (VIOLATED) :        -7.061ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[5][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@7850.000ns - soundclk_dkong_clk_wiz_0_0 rise@7849.977ns)
  Data Path Delay:        6.886ns  (logic 1.297ns (18.834%)  route 5.589ns (81.166%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 7852.675 - 7850.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 7851.646 - 7849.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   7849.977  7849.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7849.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  7851.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  7847.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  7849.879    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  7849.980 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666  7851.646    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456  7852.103 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/Q
                         net (fo=4, routed)           3.684  7855.786    dkong_i/audio_joiner_0/inst/audio_1[1]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124  7855.910 r  dkong_i/audio_joiner_0/inst/sum_r_carry_i_2/O
                         net (fo=1, routed)           0.000  7855.910    dkong_i/audio_joiner_0/inst/sum_r_carry_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  7856.290 r  dkong_i/audio_joiner_0/inst/sum_r_carry/CO[3]
                         net (fo=1, routed)           0.000  7856.290    dkong_i/audio_joiner_0/inst/sum_r_carry_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337  7856.627 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0/O[1]
                         net (fo=8, routed)           1.906  7858.533    dkong_i/I2S_0/inst/TDATA[12]
    SLICE_X35Y46         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7850.000  7850.000 r  
    PS7_X0Y0             PS7                          0.000  7850.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7851.087    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7851.178 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.496  7852.675    dkong_i/I2S_0/inst/ACLK
    SLICE_X35Y46         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[5][12]/C
                         clock pessimism              0.000  7852.675    
                         clock uncertainty           -0.982  7851.693    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.222  7851.471    dkong_i/I2S_0/inst/FIFO_0_reg[5][12]
  -------------------------------------------------------------------
                         required time                       7851.471    
                         arrival time                       -7858.533    
  -------------------------------------------------------------------
                         slack                                 -7.061    

Slack (VIOLATED) :        -7.060ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@7850.000ns - soundclk_dkong_clk_wiz_0_0 rise@7849.977ns)
  Data Path Delay:        6.886ns  (logic 1.297ns (18.834%)  route 5.589ns (81.166%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7852.676 - 7850.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 7851.646 - 7849.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   7849.977  7849.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7849.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  7851.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  7847.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  7849.879    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  7849.980 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666  7851.646    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456  7852.103 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/Q
                         net (fo=4, routed)           3.684  7855.786    dkong_i/audio_joiner_0/inst/audio_1[1]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124  7855.910 r  dkong_i/audio_joiner_0/inst/sum_r_carry_i_2/O
                         net (fo=1, routed)           0.000  7855.910    dkong_i/audio_joiner_0/inst/sum_r_carry_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  7856.290 r  dkong_i/audio_joiner_0/inst/sum_r_carry/CO[3]
                         net (fo=1, routed)           0.000  7856.290    dkong_i/audio_joiner_0/inst/sum_r_carry_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337  7856.627 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0/O[1]
                         net (fo=8, routed)           1.906  7858.533    dkong_i/I2S_0/inst/TDATA[12]
    SLICE_X35Y48         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7850.000  7850.000 r  
    PS7_X0Y0             PS7                          0.000  7850.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7851.087    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7851.178 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.497  7852.676    dkong_i/I2S_0/inst/ACLK
    SLICE_X35Y48         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[4][12]/C
                         clock pessimism              0.000  7852.676    
                         clock uncertainty           -0.982  7851.694    
    SLICE_X35Y48         FDRE (Setup_fdre_C_D)       -0.222  7851.472    dkong_i/I2S_0/inst/FIFO_0_reg[4][12]
  -------------------------------------------------------------------
                         required time                       7851.472    
                         arrival time                       -7858.533    
  -------------------------------------------------------------------
                         slack                                 -7.060    

Slack (VIOLATED) :        -7.008ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[3][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@7850.000ns - soundclk_dkong_clk_wiz_0_0 rise@7849.977ns)
  Data Path Delay:        6.826ns  (logic 1.309ns (19.177%)  route 5.517ns (80.823%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 7852.659 - 7850.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 7851.646 - 7849.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   7849.977  7849.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7849.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  7851.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  7847.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  7849.879    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  7849.980 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666  7851.646    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456  7852.103 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/Q
                         net (fo=4, routed)           3.684  7855.786    dkong_i/audio_joiner_0/inst/audio_1[1]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124  7855.910 r  dkong_i/audio_joiner_0/inst/sum_r_carry_i_2/O
                         net (fo=1, routed)           0.000  7855.910    dkong_i/audio_joiner_0/inst/sum_r_carry_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  7856.290 r  dkong_i/audio_joiner_0/inst/sum_r_carry/CO[3]
                         net (fo=1, routed)           0.000  7856.290    dkong_i/audio_joiner_0/inst/sum_r_carry_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  7856.407 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7856.407    dkong_i/audio_joiner_0/inst/sum_r_carry__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232  7856.639 r  dkong_i/audio_joiner_0/inst/sum_r_carry__1/O[0]
                         net (fo=8, routed)           1.833  7858.472    dkong_i/I2S_0/inst/TDATA[15]
    SLICE_X35Y51         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[3][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7850.000  7850.000 r  
    PS7_X0Y0             PS7                          0.000  7850.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7851.087    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7851.178 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.481  7852.659    dkong_i/I2S_0/inst/ACLK
    SLICE_X35Y51         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[3][15]/C
                         clock pessimism              0.000  7852.659    
                         clock uncertainty           -0.982  7851.677    
    SLICE_X35Y51         FDRE (Setup_fdre_C_D)       -0.214  7851.463    dkong_i/I2S_0/inst/FIFO_0_reg[3][15]
  -------------------------------------------------------------------
                         required time                       7851.464    
                         arrival time                       -7858.472    
  -------------------------------------------------------------------
                         slack                                 -7.008    

Slack (VIOLATED) :        -7.001ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[7][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@7850.000ns - soundclk_dkong_clk_wiz_0_0 rise@7849.977ns)
  Data Path Delay:        6.818ns  (logic 1.309ns (19.200%)  route 5.509ns (80.800%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 7852.658 - 7850.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 7851.646 - 7849.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   7849.977  7849.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7849.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  7851.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  7847.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  7849.879    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  7849.980 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666  7851.646    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456  7852.103 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/Q
                         net (fo=4, routed)           3.684  7855.786    dkong_i/audio_joiner_0/inst/audio_1[1]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124  7855.910 r  dkong_i/audio_joiner_0/inst/sum_r_carry_i_2/O
                         net (fo=1, routed)           0.000  7855.910    dkong_i/audio_joiner_0/inst/sum_r_carry_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  7856.290 r  dkong_i/audio_joiner_0/inst/sum_r_carry/CO[3]
                         net (fo=1, routed)           0.000  7856.290    dkong_i/audio_joiner_0/inst/sum_r_carry_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  7856.407 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7856.407    dkong_i/audio_joiner_0/inst/sum_r_carry__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232  7856.639 r  dkong_i/audio_joiner_0/inst/sum_r_carry__1/O[0]
                         net (fo=8, routed)           1.825  7858.464    dkong_i/I2S_0/inst/TDATA[15]
    SLICE_X33Y50         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7850.000  7850.000 r  
    PS7_X0Y0             PS7                          0.000  7850.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7851.087    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7851.178 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.480  7852.658    dkong_i/I2S_0/inst/ACLK
    SLICE_X33Y50         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[7][15]/C
                         clock pessimism              0.000  7852.658    
                         clock uncertainty           -0.982  7851.676    
    SLICE_X33Y50         FDRE (Setup_fdre_C_D)       -0.214  7851.462    dkong_i/I2S_0/inst/FIFO_0_reg[7][15]
  -------------------------------------------------------------------
                         required time                       7851.463    
                         arrival time                       -7858.463    
  -------------------------------------------------------------------
                         slack                                 -7.001    

Slack (VIOLATED) :        -6.997ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@7850.000ns - soundclk_dkong_clk_wiz_0_0 rise@7849.977ns)
  Data Path Delay:        6.831ns  (logic 1.309ns (19.162%)  route 5.522ns (80.838%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 7852.676 - 7850.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 7851.646 - 7849.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   7849.977  7849.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7849.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  7851.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  7847.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  7849.879    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  7849.980 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666  7851.646    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.456  7852.103 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/Q
                         net (fo=4, routed)           3.684  7855.786    dkong_i/audio_joiner_0/inst/audio_1[1]
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.124  7855.910 r  dkong_i/audio_joiner_0/inst/sum_r_carry_i_2/O
                         net (fo=1, routed)           0.000  7855.910    dkong_i/audio_joiner_0/inst/sum_r_carry_i_2_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  7856.290 r  dkong_i/audio_joiner_0/inst/sum_r_carry/CO[3]
                         net (fo=1, routed)           0.000  7856.290    dkong_i/audio_joiner_0/inst/sum_r_carry_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  7856.407 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7856.407    dkong_i/audio_joiner_0/inst/sum_r_carry__0_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232  7856.639 r  dkong_i/audio_joiner_0/inst/sum_r_carry__1/O[0]
                         net (fo=8, routed)           1.839  7858.478    dkong_i/I2S_0/inst/TDATA[15]
    SLICE_X35Y49         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7850.000  7850.000 r  
    PS7_X0Y0             PS7                          0.000  7850.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7851.087    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7851.178 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.497  7852.676    dkong_i/I2S_0/inst/ACLK
    SLICE_X35Y49         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[6][15]/C
                         clock pessimism              0.000  7852.676    
                         clock uncertainty           -0.982  7851.694    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)       -0.214  7851.480    dkong_i/I2S_0/inst/FIFO_0_reg[6][15]
  -------------------------------------------------------------------
                         required time                       7851.480    
                         arrival time                       -7858.477    
  -------------------------------------------------------------------
                         slack                                 -6.997    

Slack (VIOLATED) :        -6.954ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.023ns  (clk_fpga_0 rise@7850.000ns - soundclk_dkong_clk_wiz_0_0 rise@7849.977ns)
  Data Path Delay:        6.786ns  (logic 1.479ns (21.796%)  route 5.307ns (78.204%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 7852.674 - 7850.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 7851.646 - 7849.977 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                   7849.977  7849.977 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7849.977 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  7851.783    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793  7847.990 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889  7849.879    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101  7849.980 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.666  7851.646    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y43         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDPE (Prop_fdpe_C_Q)         0.456  7852.103 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[0]/Q
                         net (fo=4, routed)           3.431  7855.533    dkong_i/audio_joiner_0/inst/audio_1[0]
    SLICE_X33Y40         LUT2 (Prop_lut2_I1_O)        0.124  7855.657 r  dkong_i/audio_joiner_0/inst/sum_l_carry_i_3/O
                         net (fo=1, routed)           0.000  7855.657    dkong_i/audio_joiner_0/inst/sum_l_carry_i_3_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  7856.207 r  dkong_i/audio_joiner_0/inst/sum_l_carry/CO[3]
                         net (fo=1, routed)           0.000  7856.207    dkong_i/audio_joiner_0/inst/sum_l_carry_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  7856.321 r  dkong_i/audio_joiner_0/inst/sum_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000  7856.321    dkong_i/audio_joiner_0/inst/sum_l_carry__0_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235  7856.556 r  dkong_i/audio_joiner_0/inst/sum_l_carry__1/O[0]
                         net (fo=8, routed)           1.876  7858.432    dkong_i/I2S_0/inst/TDATA[31]
    SLICE_X35Y42         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                   7850.000  7850.000 r  
    PS7_X0Y0             PS7                          0.000  7850.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088  7851.087    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7851.178 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.495  7852.674    dkong_i/I2S_0/inst/ACLK
    SLICE_X35Y42         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[4][31]/C
                         clock pessimism              0.000  7852.674    
                         clock uncertainty           -0.982  7851.692    
    SLICE_X35Y42         FDRE (Setup_fdre_C_D)       -0.215  7851.477    dkong_i/I2S_0/inst/FIFO_0_reg[4][31]
  -------------------------------------------------------------------
                         required time                       7851.478    
                         arrival time                       -7858.432    
  -------------------------------------------------------------------
                         slack                                 -6.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.250ns (13.272%)  route 1.634ns (86.728%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y43         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDPE (Prop_fdpe_C_Q)         0.141     0.705 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[6]/Q
                         net (fo=4, routed)           1.634     2.338    dkong_i/audio_joiner_0/inst/audio_1[6]
    SLICE_X34Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.383 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.383    dkong_i/audio_joiner_0/inst/sum_r_carry__0_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.447 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0/O[3]
                         net (fo=8, routed)           0.000     2.447    dkong_i/I2S_0/inst/TDATA[14]
    SLICE_X34Y48         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.831     1.197    dkong_i/I2S_0/inst/ACLK
    SLICE_X34Y48         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][14]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.982     2.179    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.130     2.309    dkong_i/I2S_0/inst/FIFO_0_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.252ns (13.256%)  route 1.649ns (86.744%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y43         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDPE (Prop_fdpe_C_Q)         0.141     0.705 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[4]/Q
                         net (fo=4, routed)           1.649     2.354    dkong_i/audio_joiner_0/inst/audio_1[4]
    SLICE_X34Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.399 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.399    dkong_i/audio_joiner_0/inst/sum_r_carry__0_i_3_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.465 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0/O[1]
                         net (fo=8, routed)           0.000     2.465    dkong_i/I2S_0/inst/TDATA[12]
    SLICE_X34Y48         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.831     1.197    dkong_i/I2S_0/inst/ACLK
    SLICE_X34Y48         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][12]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.982     2.179    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.130     2.309    dkong_i/I2S_0/inst/FIFO_0_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.279ns (14.619%)  route 1.629ns (85.381%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X34Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[3]/Q
                         net (fo=4, routed)           1.629     2.357    dkong_i/audio_joiner_0/inst/audio_1[3]
    SLICE_X34Y48         LUT2 (Prop_lut2_I1_O)        0.045     2.402 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.402    dkong_i/audio_joiner_0/inst/sum_r_carry__0_i_4_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.472 r  dkong_i/audio_joiner_0/inst/sum_r_carry__0/O[0]
                         net (fo=8, routed)           0.000     2.472    dkong_i/I2S_0/inst/TDATA[11]
    SLICE_X34Y48         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.831     1.197    dkong_i/I2S_0/inst/ACLK
    SLICE_X34Y48         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][11]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.982     2.179    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.130     2.309    dkong_i/I2S_0/inst/FIFO_0_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.275ns (14.592%)  route 1.610ns (85.408%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.560     0.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X36Y46         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDPE (Prop_fdpe_C_Q)         0.164     0.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[5]/Q
                         net (fo=4, routed)           1.610     2.335    dkong_i/audio_joiner_0/inst/audio_1[5]
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.045     2.380 r  dkong_i/audio_joiner_0/inst/sum_l_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.380    dkong_i/audio_joiner_0/inst/sum_l_carry__0_i_2_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.446 r  dkong_i/audio_joiner_0/inst/sum_l_carry__0/O[2]
                         net (fo=8, routed)           0.000     2.446    dkong_i/I2S_0/inst/TDATA[29]
    SLICE_X33Y41         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.829     1.195    dkong_i/I2S_0/inst/ACLK
    SLICE_X33Y41         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][29]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.982     2.177    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.102     2.279    dkong_i/I2S_0/inst/FIFO_0_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.446    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.279ns (14.800%)  route 1.606ns (85.200%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X34Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[3]/Q
                         net (fo=4, routed)           1.606     2.334    dkong_i/audio_joiner_0/inst/audio_1[3]
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.045     2.379 r  dkong_i/audio_joiner_0/inst/sum_l_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.379    dkong_i/audio_joiner_0/inst/sum_l_carry__0_i_4_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.449 r  dkong_i/audio_joiner_0/inst/sum_l_carry__0/O[0]
                         net (fo=8, routed)           0.000     2.449    dkong_i/I2S_0/inst/TDATA[27]
    SLICE_X33Y41         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.829     1.195    dkong_i/I2S_0/inst/ACLK
    SLICE_X33Y41         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][27]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.982     2.177    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.102     2.279    dkong_i/I2S_0/inst/FIFO_0_reg[0][27]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.256ns (13.575%)  route 1.630ns (86.425%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y43         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDPE (Prop_fdpe_C_Q)         0.141     0.705 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[7]/Q
                         net (fo=4, routed)           1.630     2.334    dkong_i/audio_joiner_0/inst/audio_1[7]
    SLICE_X33Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.379 r  dkong_i/audio_joiner_0/inst/sum_l_carry__1_i_1/O
                         net (fo=1, routed)           0.000     2.379    dkong_i/audio_joiner_0/inst/sum_l_carry__1_i_1_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.449 r  dkong_i/audio_joiner_0/inst/sum_l_carry__1/O[0]
                         net (fo=8, routed)           0.000     2.449    dkong_i/I2S_0/inst/TDATA[31]
    SLICE_X33Y42         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.829     1.195    dkong_i/I2S_0/inst/ACLK
    SLICE_X33Y42         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][31]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.982     2.177    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.102     2.279    dkong_i/I2S_0/inst/FIFO_0_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.449    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.249ns (13.138%)  route 1.646ns (86.862%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y43         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDPE (Prop_fdpe_C_Q)         0.141     0.705 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[6]/Q
                         net (fo=4, routed)           1.646     2.351    dkong_i/audio_joiner_0/inst/audio_1[6]
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.045     2.396 r  dkong_i/audio_joiner_0/inst/sum_l_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.396    dkong_i/audio_joiner_0/inst/sum_l_carry__0_i_1_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.459 r  dkong_i/audio_joiner_0/inst/sum_l_carry__0/O[3]
                         net (fo=8, routed)           0.000     2.459    dkong_i/I2S_0/inst/TDATA[30]
    SLICE_X33Y41         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.829     1.195    dkong_i/I2S_0/inst/ACLK
    SLICE_X33Y41         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][30]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.982     2.177    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.102     2.279    dkong_i/I2S_0/inst/FIFO_0_reg[0][30]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.252ns (13.288%)  route 1.644ns (86.712%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDPE (Prop_fdpe_C_Q)         0.141     0.705 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/Q
                         net (fo=4, routed)           1.644     2.349    dkong_i/audio_joiner_0/inst/audio_1[1]
    SLICE_X33Y40         LUT2 (Prop_lut2_I1_O)        0.045     2.394 r  dkong_i/audio_joiner_0/inst/sum_l_carry_i_2/O
                         net (fo=1, routed)           0.000     2.394    dkong_i/audio_joiner_0/inst/sum_l_carry_i_2_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.460 r  dkong_i/audio_joiner_0/inst/sum_l_carry/O[2]
                         net (fo=8, routed)           0.000     2.460    dkong_i/I2S_0/inst/TDATA[25]
    SLICE_X33Y40         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.829     1.195    dkong_i/I2S_0/inst/ACLK
    SLICE_X33Y40         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][25]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.982     2.177    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.102     2.279    dkong_i/I2S_0/inst/FIFO_0_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.272ns (14.338%)  route 1.625ns (85.662%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X32Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDPE (Prop_fdpe_C_Q)         0.164     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[2]/Q
                         net (fo=4, routed)           1.625     2.353    dkong_i/audio_joiner_0/inst/audio_1[2]
    SLICE_X33Y40         LUT2 (Prop_lut2_I1_O)        0.045     2.398 r  dkong_i/audio_joiner_0/inst/sum_l_carry_i_1/O
                         net (fo=1, routed)           0.000     2.398    dkong_i/audio_joiner_0/inst/sum_l_carry_i_1_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.461 r  dkong_i/audio_joiner_0/inst/sum_l_carry/O[3]
                         net (fo=8, routed)           0.000     2.461    dkong_i/I2S_0/inst/TDATA[26]
    SLICE_X33Y40         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.829     1.195    dkong_i/I2S_0/inst/ACLK
    SLICE_X33Y40         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][26]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.982     2.177    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.102     2.279    dkong_i/I2S_0/inst/FIFO_0_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/I2S_0/inst/FIFO_0_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.251ns (13.230%)  route 1.646ns (86.770%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.982ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.590ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y43         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDPE (Prop_fdpe_C_Q)         0.141     0.705 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[4]/Q
                         net (fo=4, routed)           1.646     2.351    dkong_i/audio_joiner_0/inst/audio_1[4]
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.045     2.396 r  dkong_i/audio_joiner_0/inst/sum_l_carry__0_i_3/O
                         net (fo=1, routed)           0.000     2.396    dkong_i/audio_joiner_0/inst/sum_l_carry__0_i_3_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.461 r  dkong_i/audio_joiner_0/inst/sum_l_carry__0/O[1]
                         net (fo=8, routed)           0.000     2.461    dkong_i/I2S_0/inst/TDATA[28]
    SLICE_X33Y41         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    dkong_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.829     1.195    dkong_i/I2S_0/inst/ACLK
    SLICE_X33Y41         FDRE                                         r  dkong_i/I2S_0/inst/FIFO_0_reg[0][28]/C
                         clock pessimism              0.000     1.195    
                         clock uncertainty            0.982     2.177    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.102     2.279    dkong_i/I2S_0/inst/FIFO_0_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  analogclk_dkong_clk_wiz_0_0

Setup :           33  Failing Endpoints,  Worst Slack       -2.715ns,  Total Violation      -84.674ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.715ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (analogclk_dkong_clk_wiz_0_0 rise@1773.672ns - coreclk_dkong_clk_wiz_0_0 rise@1772.194ns)
  Data Path Delay:        2.930ns  (logic 0.642ns (21.914%)  route 2.288ns (78.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 1775.165 - 1773.672 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 1773.863 - 1772.194 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1772.194  1772.194 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1772.194 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  1774.000    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  1770.207 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  1772.096    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1772.197 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  1773.863    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  1774.381 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.138  1775.519    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124  1775.643 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          1.150  1776.793    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                   1773.672  1773.672 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1773.672 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612  1775.284    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425  1771.859 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725  1773.584    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1773.675 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.490  1775.165    dkong_i/I2S_0/inst/MCLK
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[13]/C
                         clock pessimism             -0.174  1774.991    
                         clock uncertainty           -0.485  1774.507    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429  1774.078    dkong_i/I2S_0/inst/MCLK_Cnt_reg[13]
  -------------------------------------------------------------------
                         required time                       1774.078    
                         arrival time                       -1776.793    
  -------------------------------------------------------------------
                         slack                                 -2.715    

Slack (VIOLATED) :        -2.715ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (analogclk_dkong_clk_wiz_0_0 rise@1773.672ns - coreclk_dkong_clk_wiz_0_0 rise@1772.194ns)
  Data Path Delay:        2.930ns  (logic 0.642ns (21.914%)  route 2.288ns (78.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 1775.165 - 1773.672 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 1773.863 - 1772.194 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1772.194  1772.194 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1772.194 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  1774.000    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  1770.207 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  1772.096    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1772.197 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  1773.863    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  1774.381 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.138  1775.519    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124  1775.643 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          1.150  1776.793    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                   1773.672  1773.672 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1773.672 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612  1775.284    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425  1771.859 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725  1773.584    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1773.675 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.490  1775.165    dkong_i/I2S_0/inst/MCLK
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[14]/C
                         clock pessimism             -0.174  1774.991    
                         clock uncertainty           -0.485  1774.507    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429  1774.078    dkong_i/I2S_0/inst/MCLK_Cnt_reg[14]
  -------------------------------------------------------------------
                         required time                       1774.078    
                         arrival time                       -1776.793    
  -------------------------------------------------------------------
                         slack                                 -2.715    

Slack (VIOLATED) :        -2.715ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (analogclk_dkong_clk_wiz_0_0 rise@1773.672ns - coreclk_dkong_clk_wiz_0_0 rise@1772.194ns)
  Data Path Delay:        2.930ns  (logic 0.642ns (21.914%)  route 2.288ns (78.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 1775.165 - 1773.672 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 1773.863 - 1772.194 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1772.194  1772.194 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1772.194 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  1774.000    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  1770.207 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  1772.096    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1772.197 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  1773.863    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  1774.381 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.138  1775.519    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124  1775.643 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          1.150  1776.793    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                   1773.672  1773.672 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1773.672 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612  1775.284    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425  1771.859 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725  1773.584    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1773.675 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.490  1775.165    dkong_i/I2S_0/inst/MCLK
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]/C
                         clock pessimism             -0.174  1774.991    
                         clock uncertainty           -0.485  1774.507    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429  1774.078    dkong_i/I2S_0/inst/MCLK_Cnt_reg[15]
  -------------------------------------------------------------------
                         required time                       1774.078    
                         arrival time                       -1776.793    
  -------------------------------------------------------------------
                         slack                                 -2.715    

Slack (VIOLATED) :        -2.715ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (analogclk_dkong_clk_wiz_0_0 rise@1773.672ns - coreclk_dkong_clk_wiz_0_0 rise@1772.194ns)
  Data Path Delay:        2.930ns  (logic 0.642ns (21.914%)  route 2.288ns (78.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 1775.165 - 1773.672 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 1773.863 - 1772.194 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1772.194  1772.194 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1772.194 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  1774.000    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  1770.207 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  1772.096    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1772.197 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  1773.863    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  1774.381 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.138  1775.519    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124  1775.643 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          1.150  1776.793    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                   1773.672  1773.672 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1773.672 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612  1775.284    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425  1771.859 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725  1773.584    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1773.675 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.490  1775.165    dkong_i/I2S_0/inst/MCLK
    SLICE_X49Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[2]/C
                         clock pessimism             -0.174  1774.991    
                         clock uncertainty           -0.485  1774.507    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429  1774.078    dkong_i/I2S_0/inst/MCLK_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                       1774.078    
                         arrival time                       -1776.793    
  -------------------------------------------------------------------
                         slack                                 -2.715    

Slack (VIOLATED) :        -2.695ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (analogclk_dkong_clk_wiz_0_0 rise@1773.672ns - coreclk_dkong_clk_wiz_0_0 rise@1772.194ns)
  Data Path Delay:        2.912ns  (logic 0.642ns (22.049%)  route 2.270ns (77.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1775.167 - 1773.672 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 1773.863 - 1772.194 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1772.194  1772.194 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1772.194 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  1774.000    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  1770.207 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  1772.096    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1772.197 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  1773.863    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  1774.381 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.138  1775.519    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124  1775.643 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          1.132  1776.775    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                   1773.672  1773.672 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1773.672 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612  1775.284    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425  1771.859 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725  1773.584    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1773.675 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.492  1775.167    dkong_i/I2S_0/inst/MCLK
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]/C
                         clock pessimism             -0.174  1774.993    
                         clock uncertainty           -0.485  1774.509    
    SLICE_X44Y48         FDRE (Setup_fdre_C_R)       -0.429  1774.080    dkong_i/I2S_0/inst/MCLK_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       1774.080    
                         arrival time                       -1776.775    
  -------------------------------------------------------------------
                         slack                                 -2.695    

Slack (VIOLATED) :        -2.695ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (analogclk_dkong_clk_wiz_0_0 rise@1773.672ns - coreclk_dkong_clk_wiz_0_0 rise@1772.194ns)
  Data Path Delay:        2.912ns  (logic 0.642ns (22.049%)  route 2.270ns (77.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1775.167 - 1773.672 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 1773.863 - 1772.194 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1772.194  1772.194 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1772.194 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  1774.000    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  1770.207 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  1772.096    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1772.197 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  1773.863    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  1774.381 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.138  1775.519    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124  1775.643 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          1.132  1776.775    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                   1773.672  1773.672 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1773.672 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612  1775.284    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425  1771.859 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725  1773.584    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1773.675 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.492  1775.167    dkong_i/I2S_0/inst/MCLK
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]/C
                         clock pessimism             -0.174  1774.993    
                         clock uncertainty           -0.485  1774.509    
    SLICE_X44Y48         FDRE (Setup_fdre_C_R)       -0.429  1774.080    dkong_i/I2S_0/inst/MCLK_Cnt_reg[12]
  -------------------------------------------------------------------
                         required time                       1774.080    
                         arrival time                       -1776.775    
  -------------------------------------------------------------------
                         slack                                 -2.695    

Slack (VIOLATED) :        -2.695ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (analogclk_dkong_clk_wiz_0_0 rise@1773.672ns - coreclk_dkong_clk_wiz_0_0 rise@1772.194ns)
  Data Path Delay:        2.912ns  (logic 0.642ns (22.049%)  route 2.270ns (77.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1775.167 - 1773.672 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 1773.863 - 1772.194 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1772.194  1772.194 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1772.194 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  1774.000    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  1770.207 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  1772.096    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1772.197 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  1773.863    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  1774.381 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.138  1775.519    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124  1775.643 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          1.132  1776.775    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                   1773.672  1773.672 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1773.672 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612  1775.284    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425  1771.859 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725  1773.584    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1773.675 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.492  1775.167    dkong_i/I2S_0/inst/MCLK
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]/C
                         clock pessimism             -0.174  1774.993    
                         clock uncertainty           -0.485  1774.509    
    SLICE_X44Y48         FDRE (Setup_fdre_C_R)       -0.429  1774.080    dkong_i/I2S_0/inst/MCLK_Cnt_reg[24]
  -------------------------------------------------------------------
                         required time                       1774.080    
                         arrival time                       -1776.775    
  -------------------------------------------------------------------
                         slack                                 -2.695    

Slack (VIOLATED) :        -2.695ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (analogclk_dkong_clk_wiz_0_0 rise@1773.672ns - coreclk_dkong_clk_wiz_0_0 rise@1772.194ns)
  Data Path Delay:        2.912ns  (logic 0.642ns (22.049%)  route 2.270ns (77.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1775.167 - 1773.672 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 1773.863 - 1772.194 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1772.194  1772.194 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1772.194 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  1774.000    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  1770.207 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  1772.096    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1772.197 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  1773.863    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  1774.381 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.138  1775.519    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124  1775.643 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          1.132  1776.775    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                   1773.672  1773.672 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1773.672 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612  1775.284    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425  1771.859 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725  1773.584    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1773.675 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.492  1775.167    dkong_i/I2S_0/inst/MCLK
    SLICE_X44Y48         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[26]/C
                         clock pessimism             -0.174  1774.993    
                         clock uncertainty           -0.485  1774.509    
    SLICE_X44Y48         FDRE (Setup_fdre_C_R)       -0.429  1774.080    dkong_i/I2S_0/inst/MCLK_Cnt_reg[26]
  -------------------------------------------------------------------
                         required time                       1774.080    
                         arrival time                       -1776.775    
  -------------------------------------------------------------------
                         slack                                 -2.695    

Slack (VIOLATED) :        -2.694ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (analogclk_dkong_clk_wiz_0_0 rise@1773.672ns - coreclk_dkong_clk_wiz_0_0 rise@1772.194ns)
  Data Path Delay:        2.909ns  (logic 0.642ns (22.066%)  route 2.267ns (77.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 1775.166 - 1773.672 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 1773.863 - 1772.194 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1772.194  1772.194 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1772.194 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  1774.000    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  1770.207 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  1772.096    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1772.197 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  1773.863    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  1774.381 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.138  1775.519    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124  1775.643 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          1.130  1776.772    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X45Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                   1773.672  1773.672 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1773.672 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612  1775.284    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425  1771.859 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725  1773.584    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1773.675 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.491  1775.166    dkong_i/I2S_0/inst/MCLK
    SLICE_X45Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[3]/C
                         clock pessimism             -0.174  1774.992    
                         clock uncertainty           -0.485  1774.508    
    SLICE_X45Y45         FDRE (Setup_fdre_C_R)       -0.429  1774.079    dkong_i/I2S_0/inst/MCLK_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                       1774.079    
                         arrival time                       -1776.772    
  -------------------------------------------------------------------
                         slack                                 -2.694    

Slack (VIOLATED) :        -2.694ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (analogclk_dkong_clk_wiz_0_0 rise@1773.672ns - coreclk_dkong_clk_wiz_0_0 rise@1772.194ns)
  Data Path Delay:        2.909ns  (logic 0.642ns (22.066%)  route 2.267ns (77.934%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 1775.166 - 1773.672 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 1773.863 - 1772.194 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   1772.194  1772.194 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1772.194 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  1774.000    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  1770.207 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  1772.096    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  1772.197 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666  1773.863    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518  1774.381 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          1.138  1775.519    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.124  1775.643 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          1.130  1776.772    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X45Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                   1773.672  1773.672 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  1773.672 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612  1775.284    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.425  1771.859 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725  1773.584    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  1773.675 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          1.491  1775.166    dkong_i/I2S_0/inst/MCLK
    SLICE_X45Y45         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[4]/C
                         clock pessimism             -0.174  1774.992    
                         clock uncertainty           -0.485  1774.508    
    SLICE_X45Y45         FDRE (Setup_fdre_C_R)       -0.429  1774.079    dkong_i/I2S_0/inst/MCLK_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                       1774.079    
                         arrival time                       -1776.772    
  -------------------------------------------------------------------
                         slack                                 -2.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/AudioClock_reg/D
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.209ns (19.390%)  route 0.869ns (80.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.869     1.595    dkong_i/I2S_0/inst/ARESETn
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.640 r  dkong_i/I2S_0/inst/AudioClock_i_1/O
                         net (fo=1, routed)           0.000     1.640    dkong_i/I2S_0/inst/AudioClock_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  dkong_i/I2S_0/inst/AudioClock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.828     0.830    dkong_i/I2S_0/inst/MCLK
    SLICE_X41Y47         FDRE                                         r  dkong_i/I2S_0/inst/AudioClock_reg/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.485     1.365    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.091     1.456    dkong_i/I2S_0/inst/AudioClock_reg
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.209ns (19.550%)  route 0.860ns (80.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.508     1.234    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.279 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          0.352     1.632    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[17]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.485     1.364    
    SLICE_X42Y46         FDRE (Hold_fdre_C_R)         0.009     1.373    dkong_i/I2S_0/inst/MCLK_Cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.209ns (19.550%)  route 0.860ns (80.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.508     1.234    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.279 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          0.352     1.632    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[18]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.485     1.364    
    SLICE_X42Y46         FDRE (Hold_fdre_C_R)         0.009     1.373    dkong_i/I2S_0/inst/MCLK_Cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.209ns (19.550%)  route 0.860ns (80.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.508     1.234    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.279 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          0.352     1.632    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[25]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.485     1.364    
    SLICE_X42Y46         FDRE (Hold_fdre_C_R)         0.009     1.373    dkong_i/I2S_0/inst/MCLK_Cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.209ns (19.550%)  route 0.860ns (80.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.508     1.234    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.279 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          0.352     1.632    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X42Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.485     1.364    
    SLICE_X42Y46         FDRE (Hold_fdre_C_R)         0.009     1.373    dkong_i/I2S_0/inst/MCLK_Cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.209ns (19.486%)  route 0.864ns (80.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.508     1.234    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.279 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          0.356     1.635    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[10]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.485     1.364    
    SLICE_X47Y46         FDRE (Hold_fdre_C_R)        -0.018     1.346    dkong_i/I2S_0/inst/MCLK_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.209ns (19.486%)  route 0.864ns (80.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.508     1.234    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.279 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          0.356     1.635    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.485     1.364    
    SLICE_X47Y46         FDRE (Hold_fdre_C_R)        -0.018     1.346    dkong_i/I2S_0/inst/MCLK_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.209ns (19.486%)  route 0.864ns (80.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.508     1.234    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.279 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          0.356     1.635    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[7]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.485     1.364    
    SLICE_X47Y46         FDRE (Hold_fdre_C_R)        -0.018     1.346    dkong_i/I2S_0/inst/MCLK_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.209ns (19.486%)  route 0.864ns (80.514%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.508     1.234    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.279 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          0.356     1.635    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X47Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[9]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.485     1.364    
    SLICE_X47Y46         FDRE (Hold_fdre_C_R)        -0.018     1.346    dkong_i/I2S_0/inst/MCLK_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/I2S_0/inst/MCLK_Cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by analogclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@88.684ns period=177.367ns})
  Path Group:             analogclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (analogclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.209ns (18.628%)  route 0.913ns (81.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.485ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.726ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.508     1.234    dkong_i/I2S_0/inst/Transmitter/ARESETn
    SLICE_X47Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.279 r  dkong_i/I2S_0/inst/Transmitter/LRCLK_Int_i_1/O
                         net (fo=66, routed)          0.405     1.685    dkong_i/I2S_0/inst/p_0_in_0
    SLICE_X45Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock analogclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/analogclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=33, routed)          0.827     0.829    dkong_i/I2S_0/inst/MCLK
    SLICE_X45Y46         FDRE                                         r  dkong_i/I2S_0/inst/MCLK_Cnt_reg[11]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.485     1.364    
    SLICE_X45Y46         FDRE (Hold_fdre_C_R)        -0.018     1.346    dkong_i/I2S_0/inst/MCLK_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :          142  Failing Endpoints,  Worst Slack       -4.203ns,  Total Violation     -446.884ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.203ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.929ns  (logic 1.393ns (28.260%)  route 3.536ns (71.740%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 668.275 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.667   668.275    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X39Y47         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDSE (Prop_fdse_C_Q)         0.456   668.731 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/Q
                         net (fo=1, routed)           0.476   669.208    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[1]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.124   669.332 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[1]_i_8/O
                         net (fo=1, routed)           0.636   669.968    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[1]_2
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124   670.092 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_3/O
                         net (fo=1, routed)           0.686   670.778    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.124   670.902 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_1/O
                         net (fo=15, routed)          0.509   671.411    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[1]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124   671.535 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[1]_i_1/O
                         net (fo=2, routed)           0.167   671.701    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][1]
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.124   671.825 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_3__0/O
                         net (fo=8, routed)           1.062   672.887    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/A1
    SLICE_X36Y49         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317   673.204 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/O
                         net (fo=1, routed)           0.000   673.204    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[1]
    SLICE_X36Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X36Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/C
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.077   669.001    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]
  -------------------------------------------------------------------
                         required time                        669.001    
                         arrival time                        -673.204    
  -------------------------------------------------------------------
                         slack                                 -4.203    

Slack (VIOLATED) :        -4.191ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.921ns  (logic 1.385ns (28.143%)  route 3.536ns (71.857%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 668.275 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.667   668.275    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X39Y47         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDSE (Prop_fdse_C_Q)         0.456   668.731 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/Q
                         net (fo=1, routed)           0.476   669.208    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[1]
    SLICE_X37Y47         LUT6 (Prop_lut6_I4_O)        0.124   669.332 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[1]_i_8/O
                         net (fo=1, routed)           0.636   669.968    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[1]_2
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.124   670.092 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_3/O
                         net (fo=1, routed)           0.686   670.778    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.124   670.902 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_1/O
                         net (fo=15, routed)          0.509   671.411    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[1]
    SLICE_X35Y45         LUT6 (Prop_lut6_I1_O)        0.124   671.535 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[1]_i_1/O
                         net (fo=2, routed)           0.167   671.701    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][1]
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.124   671.825 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_3__0/O
                         net (fo=8, routed)           1.062   672.887    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/A1
    SLICE_X36Y49         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.309   673.196 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.000   673.196    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[2]
    SLICE_X36Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X36Y49         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/C
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.081   669.005    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]
  -------------------------------------------------------------------
                         required time                        669.005    
                         arrival time                        -673.196    
  -------------------------------------------------------------------
                         slack                                 -4.191    

Slack (VIOLATED) :        -4.136ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.867ns  (logic 1.647ns (33.842%)  route 3.220ns (66.158%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X39Y46         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.419   668.693 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.589   669.282    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.297   669.579 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.544   670.123    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124   670.247 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.581   670.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.124   670.953 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.683   671.636    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X37Y45         LUT6 (Prop_lut6_I3_O)        0.124   671.760 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.324   672.084    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124   672.208 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6__0/O
                         net (fo=8, routed)           0.498   672.706    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/A4
    SLICE_X34Y46         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.435   673.141 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/O
                         net (fo=1, routed)           0.000   673.141    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[6]
    SLICE_X34Y46         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X34Y46         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/C
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.081   669.005    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]
  -------------------------------------------------------------------
                         required time                        669.005    
                         arrival time                        -673.141    
  -------------------------------------------------------------------
                         slack                                 -4.136    

Slack (VIOLATED) :        -4.106ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.674ns  (logic 1.212ns (25.932%)  route 3.462ns (74.068%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X39Y46         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.419   668.693 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.589   669.282    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.297   669.579 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.544   670.123    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124   670.247 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.581   670.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.124   670.953 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.512   671.465    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.124   671.589 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.296   671.885    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.124   672.009 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.939   672.948    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/A3
    SLICE_X34Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/WCLK
    SLICE_X34Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X34Y46         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                        668.842    
                         arrival time                        -672.948    
  -------------------------------------------------------------------
                         slack                                 -4.106    

Slack (VIOLATED) :        -4.106ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.674ns  (logic 1.212ns (25.932%)  route 3.462ns (74.068%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X39Y46         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.419   668.693 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.589   669.282    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.297   669.579 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.544   670.123    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124   670.247 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.581   670.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.124   670.953 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.512   671.465    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.124   671.589 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.296   671.885    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.124   672.009 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.939   672.948    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/A3
    SLICE_X34Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/WCLK
    SLICE_X34Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X34Y46         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                        668.842    
                         arrival time                        -672.948    
  -------------------------------------------------------------------
                         slack                                 -4.106    

Slack (VIOLATED) :        -4.106ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.674ns  (logic 1.212ns (25.932%)  route 3.462ns (74.068%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X39Y46         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.419   668.693 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.589   669.282    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.297   669.579 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.544   670.123    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124   670.247 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.581   670.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.124   670.953 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.512   671.465    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.124   671.589 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.296   671.885    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.124   672.009 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.939   672.948    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/A3
    SLICE_X34Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/WCLK
    SLICE_X34Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X34Y46         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                        668.842    
                         arrival time                        -672.948    
  -------------------------------------------------------------------
                         slack                                 -4.106    

Slack (VIOLATED) :        -4.106ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.674ns  (logic 1.212ns (25.932%)  route 3.462ns (74.068%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X39Y46         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.419   668.693 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.589   669.282    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.297   669.579 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.544   670.123    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124   670.247 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.581   670.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.124   670.953 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.512   671.465    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.124   671.589 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.296   671.885    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.124   672.009 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.939   672.948    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/A3
    SLICE_X34Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/WCLK
    SLICE_X34Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X34Y46         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.842    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                        668.842    
                         arrival time                        -672.948    
  -------------------------------------------------------------------
                         slack                                 -4.106    

Slack (VIOLATED) :        -4.069ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.798ns  (logic 1.336ns (27.846%)  route 3.462ns (72.154%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 RAMS64E=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X39Y46         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.419   668.693 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.589   669.282    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.297   669.579 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.544   670.123    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124   670.247 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.581   670.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.124   670.953 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.512   671.465    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.124   671.589 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.296   671.885    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.124   672.009 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.939   672.948    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/A3
    SLICE_X34Y46         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.124   673.072 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/O
                         net (fo=1, routed)           0.000   673.072    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[4]
    SLICE_X34Y46         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X34Y46         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[4]/C
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.079   669.003    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[4]
  -------------------------------------------------------------------
                         required time                        669.003    
                         arrival time                        -673.072    
  -------------------------------------------------------------------
                         slack                                 -4.069    

Slack (VIOLATED) :        -4.052ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.781ns  (logic 1.319ns (27.590%)  route 3.462ns (72.410%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 RAMS64E=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X39Y46         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.419   668.693 f  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.589   669.282    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.297   669.579 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.544   670.123    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124   670.247 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.581   670.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.124   670.953 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.512   671.465    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X38Y48         LUT5 (Prop_lut5_I0_O)        0.124   671.589 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.296   671.885    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X37Y48         LUT3 (Prop_lut3_I0_O)        0.124   672.009 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.939   672.948    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/A3
    SLICE_X34Y46         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.107   673.055 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/O
                         net (fo=1, routed)           0.000   673.055    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[7]
    SLICE_X34Y46         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X34Y46         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[7]/C
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.079   669.003    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[7]
  -------------------------------------------------------------------
                         required time                        669.003    
                         arrival time                        -673.055    
  -------------------------------------------------------------------
                         slack                                 -4.052    

Slack (VIOLATED) :        -4.015ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.546ns  (logic 1.212ns (26.661%)  route 3.334ns (73.339%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 669.580 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X39Y46         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDSE (Prop_fdse_C_Q)         0.419   668.693 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.589   669.282    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.297   669.579 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.544   670.123    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X39Y47         LUT5 (Prop_lut5_I4_O)        0.124   670.247 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.581   670.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I3_O)        0.124   670.953 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.683   671.636    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X37Y45         LUT6 (Prop_lut6_I3_O)        0.124   671.760 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.324   672.084    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X36Y46         LUT3 (Prop_lut3_I0_O)        0.124   672.208 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6__0/O
                         net (fo=8, routed)           0.612   672.820    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/A4
    SLICE_X36Y49         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.493   669.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/WCLK
    SLICE_X36Y49         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.174   669.406    
                         clock uncertainty           -0.482   668.924    
    SLICE_X36Y49         RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.119   668.805    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                        668.805    
                         arrival time                        -672.820    
  -------------------------------------------------------------------
                         slack                                 -4.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.344ns (32.804%)  route 0.705ns (67.196%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X34Y44         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDSE (Prop_fdse_C_Q)         0.164     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/Q
                         net (fo=2, routed)           0.150     0.878    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sfx_port[0]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.923 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11/O
                         net (fo=1, routed)           0.052     0.975    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.020 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8/O
                         net (fo=1, routed)           0.146     1.166    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.211 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_3/O
                         net (fo=1, routed)           0.091     1.302    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.347 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.265     1.612    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/D
    SLICE_X34Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/WCLK
    SLICE_X34Y46         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X34Y46         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.509    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.389ns (37.942%)  route 0.636ns (62.058%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X34Y44         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDSE (Prop_fdse_C_Q)         0.164     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/Q
                         net (fo=2, routed)           0.150     0.878    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sfx_port[0]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.923 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11/O
                         net (fo=1, routed)           0.052     0.975    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.020 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8/O
                         net (fo=1, routed)           0.146     1.166    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.211 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_3/O
                         net (fo=1, routed)           0.091     1.302    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.347 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.196     1.544    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[5]
    SLICE_X35Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.589 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.589    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/D[3]
    SLICE_X35Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X35Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[5]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X35Y43         FDCE (Hold_fdce_C_D)         0.092     1.454    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.186ns (17.480%)  route 0.878ns (82.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X44Y42         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDSE (Prop_fdse_C_Q)         0.141     0.702 f  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/Q
                         net (fo=3, routed)           0.878     1.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg_1
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.625 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_i_1/O
                         net (fo=1, routed)           0.000     1.625    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_i_1_n_0
    SLICE_X42Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/soundclk
    SLICE_X42Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.121     1.482    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.186ns (17.487%)  route 0.878ns (82.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X44Y42         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/Q
                         net (fo=4, routed)           0.878     1.579    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sfx_port[0]
    SLICE_X43Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.624 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/t1_q_i_1/O
                         net (fo=1, routed)           0.000     1.624    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg_1
    SLICE_X43Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X43Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X43Y43         FDCE (Hold_fdce_C_D)         0.107     1.468    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.389ns (36.971%)  route 0.663ns (63.029%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X34Y44         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDSE (Prop_fdse_C_Q)         0.164     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/Q
                         net (fo=2, routed)           0.150     0.878    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sfx_port[0]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.923 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11/O
                         net (fo=1, routed)           0.052     0.975    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.020 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8/O
                         net (fo=1, routed)           0.146     1.166    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.211 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_3/O
                         net (fo=1, routed)           0.091     1.302    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.347 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.223     1.571    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[5]
    SLICE_X37Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.616 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.616    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]_0
    SLICE_X37Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X37Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X37Y43         FDCE (Hold_fdce_C_D)         0.092     1.453    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.389ns (35.536%)  route 0.706ns (64.464%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X34Y44         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDSE (Prop_fdse_C_Q)         0.164     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/Q
                         net (fo=2, routed)           0.150     0.878    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sfx_port[0]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.923 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11/O
                         net (fo=1, routed)           0.052     0.975    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.020 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8/O
                         net (fo=1, routed)           0.146     1.166    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.211 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_3/O
                         net (fo=1, routed)           0.091     1.302    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.347 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.266     1.613    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[5]
    SLICE_X36Y43         LUT4 (Prop_lut4_I3_O)        0.045     1.658 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[5]_i_2/O
                         net (fo=1, routed)           0.000     1.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/D[5]
    SLICE_X36Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/soundclk
    SLICE_X36Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[5]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.120     1.481    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.231ns (21.584%)  route 0.839ns (78.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X44Y42         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDSE (Prop_fdse_C_Q)         0.141     0.702 f  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/Q
                         net (fo=4, routed)           0.455     1.157    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/sfx_port[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.045     1.202 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_i_2/O
                         net (fo=2, routed)           0.384     1.586    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/inc_sel_q_reg[0]_1
    SLICE_X43Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.631 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_i_1/O
                         net (fo=1, routed)           0.000     1.631    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q1_out
    SLICE_X43Y42         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.826     0.828    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X43Y42         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.482     1.360    
    SLICE_X43Y42         FDCE (Hold_fdce_C_D)         0.091     1.451    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.389ns (36.143%)  route 0.687ns (63.857%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X34Y44         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDSE (Prop_fdse_C_Q)         0.164     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/Q
                         net (fo=2, routed)           0.150     0.878    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sfx_port[0]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.923 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11/O
                         net (fo=1, routed)           0.052     0.975    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.020 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8/O
                         net (fo=1, routed)           0.146     1.166    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.211 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_3/O
                         net (fo=1, routed)           0.091     1.302    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.347 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.247     1.595    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/D[4]
    SLICE_X33Y44         LUT4 (Prop_lut4_I3_O)        0.045     1.640 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.640    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/p_1_in[5]
    SLICE_X33Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X33Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[5]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X33Y44         FDCE (Hold_fdce_C_D)         0.091     1.453    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.276ns (25.575%)  route 0.803ns (74.425%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.559     0.561    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X44Y42         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDSE (Prop_fdse_C_Q)         0.141     0.702 f  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/Q
                         net (fo=3, routed)           0.339     1.040    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_q_reg
    SLICE_X45Y42         LUT6 (Prop_lut6_I5_O)        0.045     1.085 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_7/O
                         net (fo=1, routed)           0.248     1.333    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_7_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.378 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_2/O
                         net (fo=1, routed)           0.217     1.595    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/take_branch_q_reg_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.640 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/take_branch_q_i_1/O
                         net (fo=1, routed)           0.000     1.640    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg_0
    SLICE_X45Y41         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.826     0.828    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/soundclk
    SLICE_X45Y41         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.482     1.360    
    SLICE_X45Y41         FDCE (Hold_fdce_C_D)         0.091     1.451    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.389ns (35.210%)  route 0.716ns (64.790%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.562     0.564    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X34Y44         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDSE (Prop_fdse_C_Q)         0.164     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/Q
                         net (fo=2, routed)           0.150     0.878    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sfx_port[0]
    SLICE_X35Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.923 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11/O
                         net (fo=1, routed)           0.052     0.975    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11_n_0
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.020 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8/O
                         net (fo=1, routed)           0.146     1.166    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.211 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_3/O
                         net (fo=1, routed)           0.091     1.302    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.347 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.276     1.623    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.045     1.668 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/temp_req_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.668    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/D[5]
    SLICE_X35Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X35Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[5]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.091     1.453    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/temp_req_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.081ns,  Total Violation       -3.081ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.081ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.185ns  (vgaclk_dkong_clk_wiz_0_0 rise@3138.106ns - coreclk_dkong_clk_wiz_0_0 rise@3137.921ns)
  Data Path Delay:        2.464ns  (logic 0.456ns (18.504%)  route 2.008ns (81.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 3139.596 - 3138.106 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 3139.581 - 3137.921 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   3137.921  3137.921 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3137.921 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806  3139.727    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  3135.934 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  3137.823    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3137.924 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.657  3139.581    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X40Y16         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456  3140.037 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           2.008  3142.046    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X40Y15         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                   3138.106  3138.106 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3138.106 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612  3139.719    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  3136.293 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  3138.018    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3138.109 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.486  3139.595    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X40Y15         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism             -0.174  3139.422    
                         clock uncertainty           -0.414  3139.008    
    SLICE_X40Y15         FDRE (Setup_fdre_C_D)       -0.043  3138.965    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                       3138.965    
                         arrival time                       -3142.046    
  -------------------------------------------------------------------
                         slack                                 -3.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.141ns (13.791%)  route 0.881ns (86.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.555     0.557    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X40Y16         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           0.881     1.579    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X40Y15         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.821     0.823    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X40Y15         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism              0.050     0.873    
                         clock uncertainty            0.414     1.287    
    SLICE_X40Y15         FDRE (Hold_fdre_C_D)         0.076     1.363    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :          154  Failing Endpoints,  Worst Slack       -2.591ns,  Total Violation     -360.316ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.591ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[5]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.911ns  (logic 0.642ns (22.055%)  route 2.269ns (77.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 669.655 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518   668.792 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.955   669.747    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124   669.871 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         1.314   671.185    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X31Y43         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.568   669.655    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X31Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[5]/C
                         clock pessimism             -0.174   669.481    
                         clock uncertainty           -0.482   668.999    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405   668.594    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                        668.594    
                         arrival time                        -671.185    
  -------------------------------------------------------------------
                         slack                                 -2.591    

Slack (VIOLATED) :        -2.591ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[7]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.911ns  (logic 0.642ns (22.055%)  route 2.269ns (77.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 669.655 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518   668.792 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.955   669.747    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124   669.871 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         1.314   671.185    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X31Y43         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.568   669.655    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X31Y43         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[7]/C
                         clock pessimism             -0.174   669.481    
                         clock uncertainty           -0.482   668.999    
    SLICE_X31Y43         FDCE (Recov_fdce_C_CLR)     -0.405   668.594    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[7]
  -------------------------------------------------------------------
                         required time                        668.594    
                         arrival time                        -671.185    
  -------------------------------------------------------------------
                         slack                                 -2.591    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[5]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.794ns  (logic 0.642ns (22.976%)  route 2.152ns (77.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 669.578 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518   668.792 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.955   669.747    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124   669.871 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         1.197   671.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X37Y42         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.491   669.578    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X37Y42         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[5]/C
                         clock pessimism             -0.174   669.404    
                         clock uncertainty           -0.482   668.922    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405   668.517    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[5]
  -------------------------------------------------------------------
                         required time                        668.517    
                         arrival time                        -671.068    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[7]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.794ns  (logic 0.642ns (22.976%)  route 2.152ns (77.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 669.578 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518   668.792 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.955   669.747    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124   669.871 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         1.197   671.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X37Y42         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.491   669.578    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X37Y42         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[7]/C
                         clock pessimism             -0.174   669.404    
                         clock uncertainty           -0.482   668.922    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405   668.517    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg[7]
  -------------------------------------------------------------------
                         required time                        668.517    
                         arrival time                        -671.068    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[5]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.794ns  (logic 0.642ns (22.976%)  route 2.152ns (77.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 669.578 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518   668.792 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.955   669.747    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124   669.871 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         1.197   671.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X37Y42         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.491   669.578    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X37Y42         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[5]/C
                         clock pessimism             -0.174   669.404    
                         clock uncertainty           -0.482   668.922    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405   668.517    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[5]
  -------------------------------------------------------------------
                         required time                        668.517    
                         arrival time                        -671.068    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.794ns  (logic 0.642ns (22.976%)  route 2.152ns (77.024%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 669.578 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518   668.792 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.955   669.747    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124   669.871 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         1.197   671.068    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X37Y42         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.491   669.578    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X37Y42         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]/C
                         clock pessimism             -0.174   669.404    
                         clock uncertainty           -0.482   668.922    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405   668.517    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/opc_opcode_q_reg_rep[7]
  -------------------------------------------------------------------
                         required time                        668.517    
                         arrival time                        -671.068    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.536ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[3]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.770ns  (logic 0.642ns (23.178%)  route 2.128ns (76.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 669.569 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518   668.792 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.955   669.747    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124   669.871 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         1.172   671.044    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/SR[0]
    SLICE_X39Y50         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.483   669.569    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/soundclk
    SLICE_X39Y50         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[3]/C
                         clock pessimism             -0.174   669.395    
                         clock uncertainty           -0.482   668.913    
    SLICE_X39Y50         FDCE (Recov_fdce_C_CLR)     -0.405   668.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[3]
  -------------------------------------------------------------------
                         required time                        668.508    
                         arrival time                        -671.044    
  -------------------------------------------------------------------
                         slack                                 -2.536    

Slack (VIOLATED) :        -2.526ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[2]/PRE
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.814ns  (logic 0.642ns (22.813%)  route 2.172ns (77.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 669.579 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518   668.792 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.955   669.747    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124   669.871 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         1.217   671.088    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/SR[0]
    SLICE_X32Y45         FDPE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.492   669.579    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X32Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[2]/C
                         clock pessimism             -0.174   669.405    
                         clock uncertainty           -0.482   668.923    
    SLICE_X32Y45         FDPE (Recov_fdpe_C_PRE)     -0.361   668.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[2]
  -------------------------------------------------------------------
                         required time                        668.562    
                         arrival time                        -671.088    
  -------------------------------------------------------------------
                         slack                                 -2.526    

Slack (VIOLATED) :        -2.524ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/PRE
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.814ns  (logic 0.642ns (22.813%)  route 2.172ns (77.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 669.579 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518   668.792 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.955   669.747    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124   669.871 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         1.217   671.088    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/SR[0]
    SLICE_X33Y45         FDPE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.492   669.579    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/soundclk
    SLICE_X33Y45         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]/C
                         clock pessimism             -0.174   669.405    
                         clock uncertainty           -0.482   668.923    
    SLICE_X33Y45         FDPE (Recov_fdpe_C_PRE)     -0.359   668.564    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p1.p1_b/p1_q_reg[1]
  -------------------------------------------------------------------
                         required time                        668.564    
                         arrival time                        -671.088    
  -------------------------------------------------------------------
                         slack                                 -2.524    

Slack (VIOLATED) :        -2.514ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[4]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.757ns  (logic 0.642ns (23.289%)  route 2.115ns (76.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 669.578 - 668.083 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 668.274 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         1.666   668.274    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.518   668.792 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.955   669.747    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.124   669.871 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         1.159   671.031    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X39Y42         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.491   669.578    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X39Y42         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[4]/C
                         clock pessimism             -0.174   669.404    
                         clock uncertainty           -0.482   668.922    
    SLICE_X39Y42         FDCE (Recov_fdce_C_CLR)     -0.405   668.517    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[4]
  -------------------------------------------------------------------
                         required time                        668.517    
                         arrival time                        -671.031    
  -------------------------------------------------------------------
                         slack                                 -2.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[5]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.209ns (22.296%)  route 0.728ns (77.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.389     1.116    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         0.339     1.500    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/SR[0]
    SLICE_X30Y45         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.856     0.858    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/soundclk
    SLICE_X30Y45         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[5]/C
                         clock pessimism              0.050     0.908    
                         clock uncertainty            0.482     1.390    
    SLICE_X30Y45         FDCE (Remov_fdce_C_CLR)     -0.067     1.323    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[1]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.209ns (21.358%)  route 0.770ns (78.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.389     1.116    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         0.380     1.541    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X32Y44         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X32Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[1]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.295    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[5]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.209ns (21.358%)  route 0.770ns (78.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.389     1.116    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         0.380     1.541    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X32Y44         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X32Y44         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[5]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X32Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.295    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[3]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.209ns (21.309%)  route 0.772ns (78.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.389     1.116    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         0.382     1.543    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/SR[0]
    SLICE_X36Y48         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/soundclk
    SLICE_X36Y48         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[3]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X36Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.295    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_q_reg[5]/PRE
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.209ns (21.304%)  route 0.772ns (78.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.389     1.116    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         0.383     1.544    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/SR[0]
    SLICE_X34Y43         FDPE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_q_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.828     0.830    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X34Y43         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_q_reg[5]/C
                         clock pessimism              0.050     0.880    
                         clock uncertainty            0.482     1.362    
    SLICE_X34Y43         FDPE (Remov_fdpe_C_PRE)     -0.071     1.291    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[5]/PRE
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.209ns (21.669%)  route 0.756ns (78.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.389     1.116    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         0.366     1.527    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X40Y41         FDPE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.826     0.828    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X40Y41         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[5]/C
                         clock pessimism              0.050     0.878    
                         clock uncertainty            0.482     1.360    
    SLICE_X40Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     1.265    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.209ns (20.959%)  route 0.788ns (79.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.389     1.116    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         0.399     1.560    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X38Y46         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X38Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X38Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.294    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[1]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.209ns (20.959%)  route 0.788ns (79.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.389     1.116    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         0.399     1.560    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X38Y46         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X38Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[1]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X38Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.294    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[2]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.209ns (20.959%)  route 0.788ns (79.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.389     1.116    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         0.399     1.560    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X38Y46         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X38Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[2]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X38Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.294    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[3]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.997ns  (logic 0.209ns (20.959%)  route 0.788ns (79.041%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=554, routed)         0.561     0.563    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y47         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=41, routed)          0.389     1.116    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.161 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=578, routed)         0.399     1.560    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X38Y46         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3999, routed)        0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.827     0.829    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X38Y46         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[3]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.482     1.361    
    SLICE_X38Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.294    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.266    





