
*** Running vivado
    with args -log TopLevelModule.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TopLevelModule.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Dec  2 22:32:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source TopLevelModule.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top TopLevelModule -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_gpio_0_0/kria_starter_kit_axi_gpio_0_0.dcp' for cell 'starter_kit/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_smc_0/kria_starter_kit_axi_smc_0.dcp' for cell 'starter_kit/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_rst_ps8_0_99M_0/kria_starter_kit_rst_ps8_0_99M_0.dcp' for cell 'starter_kit/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_zynq_ultra_ps_e_0_0/kria_starter_kit_zynq_ultra_ps_e_0_0.dcp' for cell 'starter_kit/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2528.820 ; gain = 0.000 ; free physical = 2240 ; free virtual = 10113
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_zynq_ultra_ps_e_0_0/kria_starter_kit_zynq_ultra_ps_e_0_0.xdc] for cell 'starter_kit/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.832 ; gain = 0.000 ; free physical = 2343 ; free virtual = 10212
Finished Parsing XDC File [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_zynq_ultra_ps_e_0_0/kria_starter_kit_zynq_ultra_ps_e_0_0.xdc] for cell 'starter_kit/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_rst_ps8_0_99M_0/kria_starter_kit_rst_ps8_0_99M_0_board.xdc] for cell 'starter_kit/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_rst_ps8_0_99M_0/kria_starter_kit_rst_ps8_0_99M_0_board.xdc] for cell 'starter_kit/rst_ps8_0_99M/U0'
Parsing XDC File [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_gpio_0_0/kria_starter_kit_axi_gpio_0_0_board.xdc] for cell 'starter_kit/axi_gpio_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_gpio_0_0/kria_starter_kit_axi_gpio_0_0_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_gpio_0_0/kria_starter_kit_axi_gpio_0_0_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_gpio_0_0/kria_starter_kit_axi_gpio_0_0_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_gpio_0_0/kria_starter_kit_axi_gpio_0_0_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_gpio_0_0/kria_starter_kit_axi_gpio_0_0_board.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_gpio_0_0/kria_starter_kit_axi_gpio_0_0_board.xdc] for cell 'starter_kit/axi_gpio_0/U0'
Parsing XDC File [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_smc_0/bd_0/ip/ip_1/bd_0ee3_psr_aclk_0_board.xdc] for cell 'starter_kit/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_smc_0/bd_0/ip/ip_1/bd_0ee3_psr_aclk_0_board.xdc] for cell 'starter_kit/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_smc_0/smartconnect.xdc] for cell 'starter_kit/axi_smc/inst'
Finished Parsing XDC File [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.gen/sources_1/bd/kria_starter_kit/ip/kria_starter_kit_axi_smc_0/smartconnect.xdc] for cell 'starter_kit/axi_smc/inst'
Parsing XDC File [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.srcs/constrs_1/new/PMOD_PINS.xdc]
WARNING: [Vivado 12-584] No ports matched 'PL_CLK'. [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.srcs/constrs_1/new/PMOD_PINS.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.srcs/constrs_1/new/PMOD_PINS.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_CLK'. [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.srcs/constrs_1/new/PMOD_PINS.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.srcs/constrs_1/new/PMOD_PINS.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.srcs/constrs_1/new/PMOD_PINS.xdc]
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3279.668 ; gain = 0.000 ; free physical = 1793 ; free virtual = 9662
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 2 Warnings, 7 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 3279.703 ; gain = 1736.711 ; free physical = 1793 ; free virtual = 9662
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3405.582 ; gain = 125.879 ; free physical = 1689 ; free virtual = 9558

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24e0f82fe

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3405.582 ; gain = 0.000 ; free physical = 1689 ; free virtual = 9558

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 24e0f82fe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3635.566 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 24e0f82fe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3635.566 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299
Phase 1 Initialization | Checksum: 24e0f82fe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3635.566 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 24e0f82fe

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3635.566 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 24e0f82fe

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3635.566 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299
Phase 2 Timer Update And Timing Data Collection | Checksum: 24e0f82fe

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3635.566 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 28 inverter(s) to 93 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 17dd95dc0

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3635.566 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299
Retarget | Checksum: 17dd95dc0
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 295 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b295d43a

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3635.566 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299
Constant propagation | Checksum: 1b295d43a
INFO: [Opt 31-389] Phase Constant propagation created 3 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3635.566 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3635.566 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299
Phase 5 Sweep | Checksum: 24b76b9fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3635.566 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299
Sweep | Checksum: 24b76b9fc
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 175 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 24b76b9fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3667.582 ; gain = 32.016 ; free physical = 1430 ; free virtual = 9299
BUFG optimization | Checksum: 24b76b9fc
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 24b76b9fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3667.582 ; gain = 32.016 ; free physical = 1430 ; free virtual = 9299
Shift Register Optimization | Checksum: 24b76b9fc
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 22cef2f19

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3667.582 ; gain = 32.016 ; free physical = 1430 ; free virtual = 9299
Post Processing Netlist | Checksum: 22cef2f19
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 250b173b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3667.582 ; gain = 32.016 ; free physical = 1430 ; free virtual = 9299

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3667.582 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299
Phase 9.2 Verifying Netlist Connectivity | Checksum: 250b173b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3667.582 ; gain = 32.016 ; free physical = 1430 ; free virtual = 9299
Phase 9 Finalization | Checksum: 250b173b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3667.582 ; gain = 32.016 ; free physical = 1430 ; free virtual = 9299
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             295  |                                             20  |
|  Constant propagation         |               3  |               8  |                                             20  |
|  Sweep                        |               0  |             175  |                                             26  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             20  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 250b173b0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3667.582 ; gain = 32.016 ; free physical = 1430 ; free virtual = 9299

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 250b173b0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3667.582 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 250b173b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3667.582 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3667.582 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299
Ending Netlist Obfuscation Task | Checksum: 250b173b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3667.582 ; gain = 0.000 ; free physical = 1430 ; free virtual = 9299
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 2 Warnings, 7 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3667.582 ; gain = 387.879 ; free physical = 1430 ; free virtual = 9299
INFO: [Vivado 12-24828] Executing command : report_drc -file TopLevelModule_drc_opted.rpt -pb TopLevelModule_drc_opted.pb -rpx TopLevelModule_drc_opted.rpx
Command: report_drc -file TopLevelModule_drc_opted.rpt -pb TopLevelModule_drc_opted.pb -rpx TopLevelModule_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.runs/impl_1/TopLevelModule_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4540.160 ; gain = 872.578 ; free physical = 388 ; free virtual = 8261
generate_parallel_reports: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4540.160 ; gain = 872.578 ; free physical = 388 ; free virtual = 8261
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4540.160 ; gain = 0.000 ; free physical = 387 ; free virtual = 8260
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4540.160 ; gain = 0.000 ; free physical = 387 ; free virtual = 8260
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4540.160 ; gain = 0.000 ; free physical = 387 ; free virtual = 8260
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4540.160 ; gain = 0.000 ; free physical = 387 ; free virtual = 8260
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4540.160 ; gain = 0.000 ; free physical = 387 ; free virtual = 8260
Wrote Device Cache: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4540.160 ; gain = 0.000 ; free physical = 387 ; free virtual = 8263
Write Physdb Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4540.160 ; gain = 0.000 ; free physical = 387 ; free virtual = 8263
INFO: [Common 17-1381] The checkpoint '/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.runs/impl_1/TopLevelModule_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4540.160 ; gain = 0.000 ; free physical = 392 ; free virtual = 8268
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 234f42143

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4540.160 ; gain = 0.000 ; free physical = 392 ; free virtual = 8268
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4540.160 ; gain = 0.000 ; free physical = 392 ; free virtual = 8268

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 23d762b48

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4540.160 ; gain = 0.000 ; free physical = 392 ; free virtual = 8268

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26939e78c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4579.203 ; gain = 39.043 ; free physical = 394 ; free virtual = 8270

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26939e78c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4579.203 ; gain = 39.043 ; free physical = 394 ; free virtual = 8270
Phase 1 Placer Initialization | Checksum: 26939e78c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4579.203 ; gain = 39.043 ; free physical = 394 ; free virtual = 8270

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 24c5b73cd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4579.203 ; gain = 39.043 ; free physical = 417 ; free virtual = 8293

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 24c5b73cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4579.203 ; gain = 39.043 ; free physical = 417 ; free virtual = 8293

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 24c5b73cd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4751.188 ; gain = 211.027 ; free physical = 184 ; free virtual = 8060

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2c4f124d1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4783.203 ; gain = 243.043 ; free physical = 184 ; free virtual = 8060

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2c4f124d1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4783.203 ; gain = 243.043 ; free physical = 184 ; free virtual = 8060
Phase 2.1.1 Partition Driven Placement | Checksum: 2c4f124d1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4783.203 ; gain = 243.043 ; free physical = 184 ; free virtual = 8060
Phase 2.1 Floorplanning | Checksum: 2737f5024

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4783.203 ; gain = 243.043 ; free physical = 184 ; free virtual = 8060

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2737f5024

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4783.203 ; gain = 243.043 ; free physical = 184 ; free virtual = 8060

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2737f5024

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4783.203 ; gain = 243.043 ; free physical = 184 ; free virtual = 8060

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2d7bfe409

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 4815.203 ; gain = 275.043 ; free physical = 233 ; free virtual = 8059

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2d7bfe409

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 233 ; free virtual = 8059

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 58 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 21 nets or LUTs. Breaked 0 LUT, combined 21 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-670] No setup violation found.  Equivalent Driver Rewiring was not performed.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 233 ; free virtual = 8059

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             21  |                    21  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             21  |                    21  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1f42b3f89

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 233 ; free virtual = 8059
Phase 2.5 Global Place Phase2 | Checksum: 246ebff59

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 238 ; free virtual = 8064
Phase 2 Global Placement | Checksum: 246ebff59

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 238 ; free virtual = 8064

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c3c6735e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 316 ; free virtual = 8139

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1662ed539

Time (s): cpu = 00:01:02 ; elapsed = 00:00:20 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 316 ; free virtual = 8139

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1b72968da

Time (s): cpu = 00:01:16 ; elapsed = 00:00:24 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 329 ; free virtual = 8152

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1e92a5fd8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:24 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 329 ; free virtual = 8152
Phase 3.3.2 Slice Area Swap | Checksum: 1e92a5fd8

Time (s): cpu = 00:01:17 ; elapsed = 00:00:24 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 329 ; free virtual = 8152
Phase 3.3 Small Shape DP | Checksum: 23f1a43e9

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 329 ; free virtual = 8152

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 245126901

Time (s): cpu = 00:01:18 ; elapsed = 00:00:25 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 329 ; free virtual = 8152

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 23224a2a2

Time (s): cpu = 00:01:18 ; elapsed = 00:00:25 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 329 ; free virtual = 8152
Phase 3 Detail Placement | Checksum: 23224a2a2

Time (s): cpu = 00:01:18 ; elapsed = 00:00:25 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 329 ; free virtual = 8152

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2a462390b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.623 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 109a16a27

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 329 ; free virtual = 8152
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 28fac115c

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 329 ; free virtual = 8152
Phase 4.1.1.1 BUFG Insertion | Checksum: 2a462390b

Time (s): cpu = 00:01:34 ; elapsed = 00:00:29 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 329 ; free virtual = 8152

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.623. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2d0c8fcb3

Time (s): cpu = 00:01:34 ; elapsed = 00:00:29 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 329 ; free virtual = 8152

Time (s): cpu = 00:01:34 ; elapsed = 00:00:29 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 329 ; free virtual = 8152
Phase 4.1 Post Commit Optimization | Checksum: 2d0c8fcb3

Time (s): cpu = 00:01:34 ; elapsed = 00:00:29 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 329 ; free virtual = 8152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 308 ; free virtual = 8130

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2c21209b3

Time (s): cpu = 00:01:54 ; elapsed = 00:00:40 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 308 ; free virtual = 8130

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2c21209b3

Time (s): cpu = 00:01:54 ; elapsed = 00:00:40 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 308 ; free virtual = 8130
Phase 4.3 Placer Reporting | Checksum: 2c21209b3

Time (s): cpu = 00:01:54 ; elapsed = 00:00:40 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 308 ; free virtual = 8130

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 308 ; free virtual = 8130

Time (s): cpu = 00:01:54 ; elapsed = 00:00:40 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 308 ; free virtual = 8130
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24c5d2bc2

Time (s): cpu = 00:01:54 ; elapsed = 00:00:40 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 308 ; free virtual = 8130
Ending Placer Task | Checksum: 1ef82edfe

Time (s): cpu = 00:01:54 ; elapsed = 00:00:40 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 308 ; free virtual = 8130
79 Infos, 2 Warnings, 7 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:02 ; elapsed = 00:00:42 . Memory (MB): peak = 4822.203 ; gain = 282.043 ; free physical = 308 ; free virtual = 8130
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file TopLevelModule_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 257 ; free virtual = 8079
INFO: [Vivado 12-24828] Executing command : report_utilization -file TopLevelModule_utilization_placed.rpt -pb TopLevelModule_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file TopLevelModule_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.68 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 254 ; free virtual = 8076
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 255 ; free virtual = 8078
Wrote PlaceDB: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 255 ; free virtual = 8079
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 255 ; free virtual = 8079
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 254 ; free virtual = 8079
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 254 ; free virtual = 8079
Wrote Device Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 248 ; free virtual = 8076
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 248 ; free virtual = 8076
INFO: [Common 17-1381] The checkpoint '/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.runs/impl_1/TopLevelModule_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 233 ; free virtual = 8058
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 6.629 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 2 Warnings, 7 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 233 ; free virtual = 8058
Wrote PlaceDB: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 232 ; free virtual = 8059
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 232 ; free virtual = 8059
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 232 ; free virtual = 8059
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 232 ; free virtual = 8059
Wrote Device Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 232 ; free virtual = 8063
Write Physdb Complete: Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 232 ; free virtual = 8063
INFO: [Common 17-1381] The checkpoint '/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.runs/impl_1/TopLevelModule_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f0669b05 ConstDB: 0 ShapeSum: 47bbbfad RouteDB: b760934c
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 226 ; free virtual = 8054
Post Restoration Checksum: NetGraph: d66069e2 | NumContArr: a4e4617d | Constraints: a7a2efee | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e590b5ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 173 ; free virtual = 7934

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e590b5ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 173 ; free virtual = 7934

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e590b5ea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 172 ; free virtual = 7933

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 29dfc44f4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20e90d4f4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.733  | TNS=0.000  | WHS=0.045  | THS=0.000  |


Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 208bf5fc6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1732
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1494
  Number of Partially Routed Nets     = 238
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29336f7f3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29336f7f3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 19aa060b2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937
Phase 4 Initial Routing | Checksum: 23b2442fb

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 256
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.092  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 1cf567355

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1cda781ca

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937
Phase 5 Rip-up And Reroute | Checksum: 1cda781ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1f763253f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f763253f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937
Phase 6 Delay and Skew Optimization | Checksum: 1f763253f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.092  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1f763253f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937
Phase 7 Post Hold Fix | Checksum: 1f763253f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 176 ; free virtual = 7937

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.104402 %
  Global Horizontal Routing Utilization  = 0.104497 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1f763253f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 180 ; free virtual = 7941

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f763253f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 180 ; free virtual = 7941

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f763253f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 180 ; free virtual = 7941

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 1f763253f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 180 ; free virtual = 7941

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 1f763253f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 180 ; free virtual = 7941

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.092  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 1f763253f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 180 ; free virtual = 7941
Total Elapsed time in route_design: 11.26 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: 155408488

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 180 ; free virtual = 7941
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 155408488

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 180 ; free virtual = 7941

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 2 Warnings, 7 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 4822.203 ; gain = 0.000 ; free physical = 180 ; free virtual = 7941
INFO: [Vivado 12-24828] Executing command : report_drc -file TopLevelModule_drc_routed.rpt -pb TopLevelModule_drc_routed.pb -rpx TopLevelModule_drc_routed.rpx
Command: report_drc -file TopLevelModule_drc_routed.rpt -pb TopLevelModule_drc_routed.pb -rpx TopLevelModule_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.runs/impl_1/TopLevelModule_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file TopLevelModule_methodology_drc_routed.rpt -pb TopLevelModule_methodology_drc_routed.pb -rpx TopLevelModule_methodology_drc_routed.rpx
Command: report_methodology -file TopLevelModule_methodology_drc_routed.rpt -pb TopLevelModule_methodology_drc_routed.pb -rpx TopLevelModule_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.runs/impl_1/TopLevelModule_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file TopLevelModule_timing_summary_routed.rpt -pb TopLevelModule_timing_summary_routed.pb -rpx TopLevelModule_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file TopLevelModule_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file TopLevelModule_route_status.rpt -pb TopLevelModule_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file TopLevelModule_bus_skew_routed.rpt -pb TopLevelModule_bus_skew_routed.pb -rpx TopLevelModule_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file TopLevelModule_power_routed.rpt -pb TopLevelModule_power_summary_routed.pb -rpx TopLevelModule_power_routed.rpx
Command: report_power -file TopLevelModule_power_routed.rpt -pb TopLevelModule_power_summary_routed.pb -rpx TopLevelModule_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
121 Infos, 2 Warnings, 7 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file TopLevelModule_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4875.215 ; gain = 0.000 ; free physical = 195 ; free virtual = 7957
generate_parallel_reports: Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 4875.215 ; gain = 53.012 ; free physical = 195 ; free virtual = 7957
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4875.215 ; gain = 0.000 ; free physical = 198 ; free virtual = 7961
Wrote PlaceDB: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4875.215 ; gain = 0.000 ; free physical = 196 ; free virtual = 7961
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4875.215 ; gain = 0.000 ; free physical = 196 ; free virtual = 7961
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4875.215 ; gain = 0.000 ; free physical = 196 ; free virtual = 7962
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4875.215 ; gain = 0.000 ; free physical = 196 ; free virtual = 7962
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4875.215 ; gain = 0.000 ; free physical = 196 ; free virtual = 7965
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4875.215 ; gain = 0.000 ; free physical = 196 ; free virtual = 7965
INFO: [Common 17-1381] The checkpoint '/home/stealthadmin/ECEN5713/Repo_FinalProject/final-project-DonavonFaceyCU/vivado/Example_Project/Example_Project.runs/impl_1/TopLevelModule_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Dec  2 22:34:40 2025...

*** Running vivado
    with args -log TopLevelModule.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source TopLevelModule.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Tue Dec  2 22:42:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source TopLevelModule.tcl -notrace
Command: open_checkpoint TopLevelModule_routed.dcp
WARNING: [Project 1-153] The current project device 'xc7z010iclg225-1l' does not match with the device on the 'XILINX.COM:KV260_SOM_SOM240_1_CONNECTOR_KV260_CARRIER_SOM240_1_CONNECTOR:1.4' board part. A device change to match the device on 'XILINX.COM:KV260_SOM_SOM240_1_CONNECTOR_KV260_CARRIER_SOM240_1_CONNECTOR:1.4' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynquplus (xck26-sfvc784-2lv-c)
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2484.156 ; gain = 0.000 ; free physical = 1488 ; free virtual = 9373
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2484.156 ; gain = 0.000 ; free physical = 1491 ; free virtual = 9377
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2701.508 ; gain = 0.000 ; free physical = 1425 ; free virtual = 9311
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2701.508 ; gain = 0.000 ; free physical = 1417 ; free virtual = 9303
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2701.508 ; gain = 0.000 ; free physical = 1417 ; free virtual = 9303
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2701.508 ; gain = 0.000 ; free physical = 1417 ; free virtual = 9303
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3131.695 ; gain = 430.188 ; free physical = 1105 ; free virtual = 8987
Read Physdb Files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3131.695 ; gain = 430.188 ; free physical = 1105 ; free virtual = 8987
Restored from archive | CPU: 10.120000 secs | Memory: 412.302620 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3131.695 ; gain = 430.188 ; free physical = 1105 ; free virtual = 8987
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3131.695 ; gain = 0.000 ; free physical = 1105 ; free virtual = 8988
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2025.1 (64-bit) build 6140274
open_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 3131.730 ; gain = 1718.254 ; free physical = 1104 ; free virtual = 8987

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^


WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^


WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

Command: write_bitstream -force TopLevelModule.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TopLevelModule.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3504.906 ; gain = 373.176 ; free physical = 691 ; free virtual = 8581
INFO: [Common 17-206] Exiting Vivado at Tue Dec  2 22:43:13 2025...
