INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HANIO/Trafik/Trafik.sim/sim_1/synth/timing/Trafik1_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Trafik1
INFO: [VRFC 10-311] analyzing module glbl
