
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "edge_detect:core" "orig"
load port {clk} input -attr xrf 18619 -attr oid 1 -attr vt d -attr @path {/edge_detect/edge_detect:core/clk}
load port {en} input -attr xrf 18620 -attr oid 2 -attr vt d -attr @path {/edge_detect/edge_detect:core/en}
load port {arst_n} input -attr xrf 18621 -attr oid 3 -attr vt d -attr @path {/edge_detect/edge_detect:core/arst_n}
load portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} -attr xrf 18622 -attr oid 4 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} -attr xrf 18623 -attr oid 5 -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load symbol "mgc_Altera-Cyclone-III-6_beh_psr.mgc_shift_r(90,0,7,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {a(89:0)} input 90 {a(89)} {a(88)} {a(87)} {a(86)} {a(85)} {a(84)} {a(83)} {a(82)} {a(81)} {a(80)} {a(79)} {a(78)} {a(77)} {a(76)} {a(75)} {a(74)} {a(73)} {a(72)} {a(71)} {a(70)} {a(69)} {a(68)} {a(67)} {a(66)} {a(65)} {a(64)} {a(63)} {a(62)} {a(61)} {a(60)} {a(59)} {a(58)} {a(57)} {a(56)} {a(55)} {a(54)} {a(53)} {a(52)} {a(51)} {a(50)} {a(49)} {a(48)} {a(47)} {a(46)} {a(45)} {a(44)} {a(43)} {a(42)} {a(41)} {a(40)} {a(39)} {a(38)} {a(37)} {a(36)} {a(35)} {a(34)} {a(33)} {a(32)} {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus {s(6:0)} input 7 {s(6)} {s(5)} {s(4)} {s(3)} {s(2)} {s(1)} {s(0)} \
     portBus {z(9:0)} output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "or(2,10)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(2,6)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(5:0)} input 6 {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(5:0)} input 6 {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,30)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(29:0)} input 30 {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(29:0)} input 30 {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(30,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(29:0)} input 30 {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(29:0)} input 30 {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(29:0)} output 30 {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(15,0,14,0,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(14:0)} input 15 {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(13:0)} input 14 {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(16,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(15:0)} input 16 {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(15:0)} input 16 {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(1,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(0:0)} input 1 {D(0)} \
     portBus {DRa(0:0)} input 1 {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(5,0,4,0,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,0,6,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(5:0)} input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,-1,7,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(7,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(6:0)} input 7 {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(6:0)} input 7 {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(3,-1,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,3,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,5,-1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,0,5,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,0,8,1,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(9,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(8:0)} input 9 {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(8:0)} input 9 {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(9:0)} input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(9:0)} input 10 {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(15)" "INTERFACE" INV boxcolor 0 \
     portBus {A(14:0)} input 15 {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(15,0,1,0,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(14:0)} input 15 {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(8,0,7,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,-1,9,0,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,3,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(3,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(2:0)} input 3 {D(2)} {D(1)} {D(0)} \
     portBus {DRa(2:0)} input 3 {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(4,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(3:0)} input 4 {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(3:0)} input 4 {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(4,16)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(15:0)} input 16 {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(15:0)} input 16 {A3(15)} {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {S(1:0)} input.top 2 {S(1)} {S(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,2,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(4,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,2)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(1:0)} input 2 {A0(1)} {A0(0)} \
     portBus {A1(1:0)} input 2 {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "nor(2,2)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(1:0)} input 2 {A0(1)} {A0(0)} \
     portBus {A1(1:0)} input 2 {A1(1)} {A1(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "reg(2,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(1:0)} input 2 {D(1)} {D(0)} \
     portBus {DRa(1:0)} input 2 {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "nor(4,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,16)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "mux(2,90)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(89:0)} input 90 {A0(89)} {A0(88)} {A0(87)} {A0(86)} {A0(85)} {A0(84)} {A0(83)} {A0(82)} {A0(81)} {A0(80)} {A0(79)} {A0(78)} {A0(77)} {A0(76)} {A0(75)} {A0(74)} {A0(73)} {A0(72)} {A0(71)} {A0(70)} {A0(69)} {A0(68)} {A0(67)} {A0(66)} {A0(65)} {A0(64)} {A0(63)} {A0(62)} {A0(61)} {A0(60)} {A0(59)} {A0(58)} {A0(57)} {A0(56)} {A0(55)} {A0(54)} {A0(53)} {A0(52)} {A0(51)} {A0(50)} {A0(49)} {A0(48)} {A0(47)} {A0(46)} {A0(45)} {A0(44)} {A0(43)} {A0(42)} {A0(41)} {A0(40)} {A0(39)} {A0(38)} {A0(37)} {A0(36)} {A0(35)} {A0(34)} {A0(33)} {A0(32)} {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(89:0)} input 90 {A1(89)} {A1(88)} {A1(87)} {A1(86)} {A1(85)} {A1(84)} {A1(83)} {A1(82)} {A1(81)} {A1(80)} {A1(79)} {A1(78)} {A1(77)} {A1(76)} {A1(75)} {A1(74)} {A1(73)} {A1(72)} {A1(71)} {A1(70)} {A1(69)} {A1(68)} {A1(67)} {A1(66)} {A1(65)} {A1(64)} {A1(63)} {A1(62)} {A1(61)} {A1(60)} {A1(59)} {A1(58)} {A1(57)} {A1(56)} {A1(55)} {A1(54)} {A1(53)} {A1(52)} {A1(51)} {A1(50)} {A1(49)} {A1(48)} {A1(47)} {A1(46)} {A1(45)} {A1(44)} {A1(43)} {A1(42)} {A1(41)} {A1(40)} {A1(39)} {A1(38)} {A1(37)} {A1(36)} {A1(35)} {A1(34)} {A1(33)} {A1(32)} {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(89:0)} output 90 {Z(89)} {Z(88)} {Z(87)} {Z(86)} {Z(85)} {Z(84)} {Z(83)} {Z(82)} {Z(81)} {Z(80)} {Z(79)} {Z(78)} {Z(77)} {Z(76)} {Z(75)} {Z(74)} {Z(73)} {Z(72)} {Z(71)} {Z(70)} {Z(69)} {Z(68)} {Z(67)} {Z(66)} {Z(65)} {Z(64)} {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(90,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(89:0)} input 90 {D(89)} {D(88)} {D(87)} {D(86)} {D(85)} {D(84)} {D(83)} {D(82)} {D(81)} {D(80)} {D(79)} {D(78)} {D(77)} {D(76)} {D(75)} {D(74)} {D(73)} {D(72)} {D(71)} {D(70)} {D(69)} {D(68)} {D(67)} {D(66)} {D(65)} {D(64)} {D(63)} {D(62)} {D(61)} {D(60)} {D(59)} {D(58)} {D(57)} {D(56)} {D(55)} {D(54)} {D(53)} {D(52)} {D(51)} {D(50)} {D(49)} {D(48)} {D(47)} {D(46)} {D(45)} {D(44)} {D(43)} {D(42)} {D(41)} {D(40)} {D(39)} {D(38)} {D(37)} {D(36)} {D(35)} {D(34)} {D(33)} {D(32)} {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(89:0)} input 90 {DRa(89)} {DRa(88)} {DRa(87)} {DRa(86)} {DRa(85)} {DRa(84)} {DRa(83)} {DRa(82)} {DRa(81)} {DRa(80)} {DRa(79)} {DRa(78)} {DRa(77)} {DRa(76)} {DRa(75)} {DRa(74)} {DRa(73)} {DRa(72)} {DRa(71)} {DRa(70)} {DRa(69)} {DRa(68)} {DRa(67)} {DRa(66)} {DRa(65)} {DRa(64)} {DRa(63)} {DRa(62)} {DRa(61)} {DRa(60)} {DRa(59)} {DRa(58)} {DRa(57)} {DRa(56)} {DRa(55)} {DRa(54)} {DRa(53)} {DRa(52)} {DRa(51)} {DRa(50)} {DRa(49)} {DRa(48)} {DRa(47)} {DRa(46)} {DRa(45)} {DRa(44)} {DRa(43)} {DRa(42)} {DRa(41)} {DRa(40)} {DRa(39)} {DRa(38)} {DRa(37)} {DRa(36)} {DRa(35)} {DRa(34)} {DRa(33)} {DRa(32)} {DRa(31)} {DRa(30)} {DRa(29)} {DRa(28)} {DRa(27)} {DRa(26)} {DRa(25)} {DRa(24)} {DRa(23)} {DRa(22)} {DRa(21)} {DRa(20)} {DRa(19)} {DRa(18)} {DRa(17)} {DRa(16)} {DRa(15)} {DRa(14)} {DRa(13)} {DRa(12)} {DRa(11)} {DRa(10)} {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(89:0)} output 90 {Z(89)} {Z(88)} {Z(87)} {Z(86)} {Z(85)} {Z(84)} {Z(83)} {Z(82)} {Z(81)} {Z(80)} {Z(79)} {Z(78)} {Z(77)} {Z(76)} {Z(75)} {Z(74)} {Z(73)} {Z(72)} {Z(71)} {Z(70)} {Z(69)} {Z(68)} {Z(67)} {Z(66)} {Z(65)} {Z(64)} {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,8,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,0,9,0,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,0,11,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,9,1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,0,11,1,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,0,13,1,15)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(12:0)} input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(14:0)} output 15 {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(16,-1,15,1,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(14:0)} input 15 {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,4,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,0,5,0,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,0,5,1,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,10,1,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,1,11,0,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,-1,13,-1,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(12:0)} input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,1,16,-1,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(15:0)} input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,16)" "INTERFACE" GEN boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(15:0)} input 16 {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(16,-1,16,-1,16)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(15:0)} input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(6)" "INTERFACE" INV boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(6,1,1,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(5:0)} input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,-1,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "add(3,-1,3,-1,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,16)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(15:0)} input 16 {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(15:0)} input 16 {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(15:0)} output 16 {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(16,0,16,0,17)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(15:0)} input 16 {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(15:0)} input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(16:0)} output 17 {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(17,-1,16,0,17)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(16:0)} input 17 {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(15:0)} input 16 {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(16:0)} output 17 {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,0,5,1,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,3,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(32,10)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(9:0)} input 10 {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(9:0)} input 10 {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {A4(9:0)} input 10 {A4(9)} {A4(8)} {A4(7)} {A4(6)} {A4(5)} {A4(4)} {A4(3)} {A4(2)} {A4(1)} {A4(0)} \
     portBus {A5(9:0)} input 10 {A5(9)} {A5(8)} {A5(7)} {A5(6)} {A5(5)} {A5(4)} {A5(3)} {A5(2)} {A5(1)} {A5(0)} \
     portBus {A6(9:0)} input 10 {A6(9)} {A6(8)} {A6(7)} {A6(6)} {A6(5)} {A6(4)} {A6(3)} {A6(2)} {A6(1)} {A6(0)} \
     portBus {A7(9:0)} input 10 {A7(9)} {A7(8)} {A7(7)} {A7(6)} {A7(5)} {A7(4)} {A7(3)} {A7(2)} {A7(1)} {A7(0)} \
     portBus {A8(9:0)} input 10 {A8(9)} {A8(8)} {A8(7)} {A8(6)} {A8(5)} {A8(4)} {A8(3)} {A8(2)} {A8(1)} {A8(0)} \
     portBus {A9(9:0)} input 10 {A9(9)} {A9(8)} {A9(7)} {A9(6)} {A9(5)} {A9(4)} {A9(3)} {A9(2)} {A9(1)} {A9(0)} \
     portBus {A10(9:0)} input 10 {A10(9)} {A10(8)} {A10(7)} {A10(6)} {A10(5)} {A10(4)} {A10(3)} {A10(2)} {A10(1)} {A10(0)} \
     portBus {A11(9:0)} input 10 {A11(9)} {A11(8)} {A11(7)} {A11(6)} {A11(5)} {A11(4)} {A11(3)} {A11(2)} {A11(1)} {A11(0)} \
     portBus {A12(9:0)} input 10 {A12(9)} {A12(8)} {A12(7)} {A12(6)} {A12(5)} {A12(4)} {A12(3)} {A12(2)} {A12(1)} {A12(0)} \
     portBus {A13(9:0)} input 10 {A13(9)} {A13(8)} {A13(7)} {A13(6)} {A13(5)} {A13(4)} {A13(3)} {A13(2)} {A13(1)} {A13(0)} \
     portBus {A14(9:0)} input 10 {A14(9)} {A14(8)} {A14(7)} {A14(6)} {A14(5)} {A14(4)} {A14(3)} {A14(2)} {A14(1)} {A14(0)} \
     portBus {A15(9:0)} input 10 {A15(9)} {A15(8)} {A15(7)} {A15(6)} {A15(5)} {A15(4)} {A15(3)} {A15(2)} {A15(1)} {A15(0)} \
     portBus {A16(9:0)} input 10 {A16(9)} {A16(8)} {A16(7)} {A16(6)} {A16(5)} {A16(4)} {A16(3)} {A16(2)} {A16(1)} {A16(0)} \
     portBus {A17(9:0)} input 10 {A17(9)} {A17(8)} {A17(7)} {A17(6)} {A17(5)} {A17(4)} {A17(3)} {A17(2)} {A17(1)} {A17(0)} \
     portBus {A18(9:0)} input 10 {A18(9)} {A18(8)} {A18(7)} {A18(6)} {A18(5)} {A18(4)} {A18(3)} {A18(2)} {A18(1)} {A18(0)} \
     portBus {A19(9:0)} input 10 {A19(9)} {A19(8)} {A19(7)} {A19(6)} {A19(5)} {A19(4)} {A19(3)} {A19(2)} {A19(1)} {A19(0)} \
     portBus {A20(9:0)} input 10 {A20(9)} {A20(8)} {A20(7)} {A20(6)} {A20(5)} {A20(4)} {A20(3)} {A20(2)} {A20(1)} {A20(0)} \
     portBus {A21(9:0)} input 10 {A21(9)} {A21(8)} {A21(7)} {A21(6)} {A21(5)} {A21(4)} {A21(3)} {A21(2)} {A21(1)} {A21(0)} \
     portBus {A22(9:0)} input 10 {A22(9)} {A22(8)} {A22(7)} {A22(6)} {A22(5)} {A22(4)} {A22(3)} {A22(2)} {A22(1)} {A22(0)} \
     portBus {A23(9:0)} input 10 {A23(9)} {A23(8)} {A23(7)} {A23(6)} {A23(5)} {A23(4)} {A23(3)} {A23(2)} {A23(1)} {A23(0)} \
     portBus {A24(9:0)} input 10 {A24(9)} {A24(8)} {A24(7)} {A24(6)} {A24(5)} {A24(4)} {A24(3)} {A24(2)} {A24(1)} {A24(0)} \
     portBus {A25(9:0)} input 10 {A25(9)} {A25(8)} {A25(7)} {A25(6)} {A25(5)} {A25(4)} {A25(3)} {A25(2)} {A25(1)} {A25(0)} \
     portBus {A26(9:0)} input 10 {A26(9)} {A26(8)} {A26(7)} {A26(6)} {A26(5)} {A26(4)} {A26(3)} {A26(2)} {A26(1)} {A26(0)} \
     portBus {A27(9:0)} input 10 {A27(9)} {A27(8)} {A27(7)} {A27(6)} {A27(5)} {A27(4)} {A27(3)} {A27(2)} {A27(1)} {A27(0)} \
     portBus {A28(9:0)} input 10 {A28(9)} {A28(8)} {A28(7)} {A28(6)} {A28(5)} {A28(4)} {A28(3)} {A28(2)} {A28(1)} {A28(0)} \
     portBus {A29(9:0)} input 10 {A29(9)} {A29(8)} {A29(7)} {A29(6)} {A29(5)} {A29(4)} {A29(3)} {A29(2)} {A29(1)} {A29(0)} \
     portBus {A30(9:0)} input 10 {A30(9)} {A30(8)} {A30(7)} {A30(6)} {A30(5)} {A30(4)} {A30(3)} {A30(2)} {A30(1)} {A30(0)} \
     portBus {A31(9:0)} input 10 {A31(9)} {A31(8)} {A31(7)} {A31(6)} {A31(5)} {A31(4)} {A31(3)} {A31(2)} {A31(1)} {A31(0)} \
     portBus {S(4:0)} input.top 5 {S(4)} {S(3)} {S(2)} {S(1)} {S(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mul(3,1,10,0,12)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,1,12,1,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(11:0)} input 12 {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(12:0)} output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(13,1,12,1,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(12:0)} input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(11:0)} input 12 {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(13:0)} output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,4,1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(16,3)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(2:0)} input 3 {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(2:0)} input 3 {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(2:0)} input 3 {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(2:0)} input 3 {A3(2)} {A3(1)} {A3(0)} \
     portBus {A4(2:0)} input 3 {A4(2)} {A4(1)} {A4(0)} \
     portBus {A5(2:0)} input 3 {A5(2)} {A5(1)} {A5(0)} \
     portBus {A6(2:0)} input 3 {A6(2)} {A6(1)} {A6(0)} \
     portBus {A7(2:0)} input 3 {A7(2)} {A7(1)} {A7(0)} \
     portBus {A8(2:0)} input 3 {A8(2)} {A8(1)} {A8(0)} \
     portBus {A9(2:0)} input 3 {A9(2)} {A9(1)} {A9(0)} \
     portBus {A10(2:0)} input 3 {A10(2)} {A10(1)} {A10(0)} \
     portBus {A11(2:0)} input 3 {A11(2)} {A11(1)} {A11(0)} \
     portBus {A12(2:0)} input 3 {A12(2)} {A12(1)} {A12(0)} \
     portBus {A13(2:0)} input 3 {A13(2)} {A13(1)} {A13(0)} \
     portBus {A14(2:0)} input 3 {A14(2)} {A14(1)} {A14(0)} \
     portBus {A15(2:0)} input 3 {A15(2)} {A15(1)} {A15(0)} \
     portBus {S(3:0)} input.top 4 {S(3)} {S(2)} {S(1)} {S(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(4,90)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(89:0)} input 90 {A0(89)} {A0(88)} {A0(87)} {A0(86)} {A0(85)} {A0(84)} {A0(83)} {A0(82)} {A0(81)} {A0(80)} {A0(79)} {A0(78)} {A0(77)} {A0(76)} {A0(75)} {A0(74)} {A0(73)} {A0(72)} {A0(71)} {A0(70)} {A0(69)} {A0(68)} {A0(67)} {A0(66)} {A0(65)} {A0(64)} {A0(63)} {A0(62)} {A0(61)} {A0(60)} {A0(59)} {A0(58)} {A0(57)} {A0(56)} {A0(55)} {A0(54)} {A0(53)} {A0(52)} {A0(51)} {A0(50)} {A0(49)} {A0(48)} {A0(47)} {A0(46)} {A0(45)} {A0(44)} {A0(43)} {A0(42)} {A0(41)} {A0(40)} {A0(39)} {A0(38)} {A0(37)} {A0(36)} {A0(35)} {A0(34)} {A0(33)} {A0(32)} {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(89:0)} input 90 {A1(89)} {A1(88)} {A1(87)} {A1(86)} {A1(85)} {A1(84)} {A1(83)} {A1(82)} {A1(81)} {A1(80)} {A1(79)} {A1(78)} {A1(77)} {A1(76)} {A1(75)} {A1(74)} {A1(73)} {A1(72)} {A1(71)} {A1(70)} {A1(69)} {A1(68)} {A1(67)} {A1(66)} {A1(65)} {A1(64)} {A1(63)} {A1(62)} {A1(61)} {A1(60)} {A1(59)} {A1(58)} {A1(57)} {A1(56)} {A1(55)} {A1(54)} {A1(53)} {A1(52)} {A1(51)} {A1(50)} {A1(49)} {A1(48)} {A1(47)} {A1(46)} {A1(45)} {A1(44)} {A1(43)} {A1(42)} {A1(41)} {A1(40)} {A1(39)} {A1(38)} {A1(37)} {A1(36)} {A1(35)} {A1(34)} {A1(33)} {A1(32)} {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {A2(89:0)} input 90 {A2(89)} {A2(88)} {A2(87)} {A2(86)} {A2(85)} {A2(84)} {A2(83)} {A2(82)} {A2(81)} {A2(80)} {A2(79)} {A2(78)} {A2(77)} {A2(76)} {A2(75)} {A2(74)} {A2(73)} {A2(72)} {A2(71)} {A2(70)} {A2(69)} {A2(68)} {A2(67)} {A2(66)} {A2(65)} {A2(64)} {A2(63)} {A2(62)} {A2(61)} {A2(60)} {A2(59)} {A2(58)} {A2(57)} {A2(56)} {A2(55)} {A2(54)} {A2(53)} {A2(52)} {A2(51)} {A2(50)} {A2(49)} {A2(48)} {A2(47)} {A2(46)} {A2(45)} {A2(44)} {A2(43)} {A2(42)} {A2(41)} {A2(40)} {A2(39)} {A2(38)} {A2(37)} {A2(36)} {A2(35)} {A2(34)} {A2(33)} {A2(32)} {A2(31)} {A2(30)} {A2(29)} {A2(28)} {A2(27)} {A2(26)} {A2(25)} {A2(24)} {A2(23)} {A2(22)} {A2(21)} {A2(20)} {A2(19)} {A2(18)} {A2(17)} {A2(16)} {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus {A3(89:0)} input 90 {A3(89)} {A3(88)} {A3(87)} {A3(86)} {A3(85)} {A3(84)} {A3(83)} {A3(82)} {A3(81)} {A3(80)} {A3(79)} {A3(78)} {A3(77)} {A3(76)} {A3(75)} {A3(74)} {A3(73)} {A3(72)} {A3(71)} {A3(70)} {A3(69)} {A3(68)} {A3(67)} {A3(66)} {A3(65)} {A3(64)} {A3(63)} {A3(62)} {A3(61)} {A3(60)} {A3(59)} {A3(58)} {A3(57)} {A3(56)} {A3(55)} {A3(54)} {A3(53)} {A3(52)} {A3(51)} {A3(50)} {A3(49)} {A3(48)} {A3(47)} {A3(46)} {A3(45)} {A3(44)} {A3(43)} {A3(42)} {A3(41)} {A3(40)} {A3(39)} {A3(38)} {A3(37)} {A3(36)} {A3(35)} {A3(34)} {A3(33)} {A3(32)} {A3(31)} {A3(30)} {A3(29)} {A3(28)} {A3(27)} {A3(26)} {A3(25)} {A3(24)} {A3(23)} {A3(22)} {A3(21)} {A3(20)} {A3(19)} {A3(18)} {A3(17)} {A3(16)} {A3(15)} {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     portBus {S(1:0)} input.top 2 {S(1)} {S(0)} \
     portBus {Z(89:0)} output 90 {Z(89)} {Z(88)} {Z(87)} {Z(86)} {Z(85)} {Z(84)} {Z(83)} {Z(82)} {Z(81)} {Z(80)} {Z(79)} {Z(78)} {Z(77)} {Z(76)} {Z(75)} {Z(74)} {Z(73)} {Z(72)} {Z(71)} {Z(70)} {Z(69)} {Z(68)} {Z(67)} {Z(66)} {Z(65)} {Z(64)} {Z(63)} {Z(62)} {Z(61)} {Z(60)} {Z(59)} {Z(58)} {Z(57)} {Z(56)} {Z(55)} {Z(54)} {Z(53)} {Z(52)} {Z(51)} {Z(50)} {Z(49)} {Z(48)} {Z(47)} {Z(46)} {Z(45)} {Z(44)} {Z(43)} {Z(42)} {Z(41)} {Z(40)} {Z(39)} {Z(38)} {Z(37)} {Z(36)} {Z(35)} {Z(34)} {Z(33)} {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(2)" "INTERFACE" INV boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "add(3,1,5,-1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,-1,1,1,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load net {ACC3:acc#6.tmp(0)} -attr vt d
load net {ACC3:acc#6.tmp(1)} -attr vt d
load net {ACC3:acc#6.tmp(2)} -attr vt d
load net {ACC3:acc#6.tmp(3)} -attr vt d
load net {ACC3:acc#6.tmp(4)} -attr vt d
load net {ACC3:acc#6.tmp(5)} -attr vt d
load net {ACC3:acc#6.tmp(6)} -attr vt d
load net {ACC3:acc#6.tmp(7)} -attr vt d
load net {ACC3:acc#6.tmp(8)} -attr vt d
load net {ACC3:acc#6.tmp(9)} -attr vt d
load net {ACC3:acc#6.tmp(10)} -attr vt d
load net {ACC3:acc#6.tmp(11)} -attr vt d
load net {ACC3:acc#6.tmp(12)} -attr vt d
load net {ACC3:acc#6.tmp(13)} -attr vt d
load net {ACC3:acc#6.tmp(14)} -attr vt d
load net {ACC3:acc#6.tmp(15)} -attr vt d
load netBundle {ACC3:acc#6.tmp} 16 {ACC3:acc#6.tmp(0)} {ACC3:acc#6.tmp(1)} {ACC3:acc#6.tmp(2)} {ACC3:acc#6.tmp(3)} {ACC3:acc#6.tmp(4)} {ACC3:acc#6.tmp(5)} {ACC3:acc#6.tmp(6)} {ACC3:acc#6.tmp(7)} {ACC3:acc#6.tmp(8)} {ACC3:acc#6.tmp(9)} {ACC3:acc#6.tmp(10)} {ACC3:acc#6.tmp(11)} {ACC3:acc#6.tmp(12)} {ACC3:acc#6.tmp(13)} {ACC3:acc#6.tmp(14)} {ACC3:acc#6.tmp(15)} -attr xrf 18624 -attr oid 6 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#5.tmp(0)} -attr vt d
load net {ACC3:acc#5.tmp(1)} -attr vt d
load net {ACC3:acc#5.tmp(2)} -attr vt d
load net {ACC3:acc#5.tmp(3)} -attr vt d
load net {ACC3:acc#5.tmp(4)} -attr vt d
load net {ACC3:acc#5.tmp(5)} -attr vt d
load net {ACC3:acc#5.tmp(6)} -attr vt d
load net {ACC3:acc#5.tmp(7)} -attr vt d
load net {ACC3:acc#5.tmp(8)} -attr vt d
load net {ACC3:acc#5.tmp(9)} -attr vt d
load net {ACC3:acc#5.tmp(10)} -attr vt d
load net {ACC3:acc#5.tmp(11)} -attr vt d
load net {ACC3:acc#5.tmp(12)} -attr vt d
load net {ACC3:acc#5.tmp(13)} -attr vt d
load net {ACC3:acc#5.tmp(14)} -attr vt d
load net {ACC3:acc#5.tmp(15)} -attr vt d
load netBundle {ACC3:acc#5.tmp} 16 {ACC3:acc#5.tmp(0)} {ACC3:acc#5.tmp(1)} {ACC3:acc#5.tmp(2)} {ACC3:acc#5.tmp(3)} {ACC3:acc#5.tmp(4)} {ACC3:acc#5.tmp(5)} {ACC3:acc#5.tmp(6)} {ACC3:acc#5.tmp(7)} {ACC3:acc#5.tmp(8)} {ACC3:acc#5.tmp(9)} {ACC3:acc#5.tmp(10)} {ACC3:acc#5.tmp(11)} {ACC3:acc#5.tmp(12)} {ACC3:acc#5.tmp(13)} {ACC3:acc#5.tmp(14)} {ACC3:acc#5.tmp(15)} -attr xrf 18625 -attr oid 7 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#4.tmp(0)} -attr vt d
load net {ACC3:acc#4.tmp(1)} -attr vt d
load net {ACC3:acc#4.tmp(2)} -attr vt d
load net {ACC3:acc#4.tmp(3)} -attr vt d
load net {ACC3:acc#4.tmp(4)} -attr vt d
load net {ACC3:acc#4.tmp(5)} -attr vt d
load net {ACC3:acc#4.tmp(6)} -attr vt d
load net {ACC3:acc#4.tmp(7)} -attr vt d
load net {ACC3:acc#4.tmp(8)} -attr vt d
load net {ACC3:acc#4.tmp(9)} -attr vt d
load net {ACC3:acc#4.tmp(10)} -attr vt d
load net {ACC3:acc#4.tmp(11)} -attr vt d
load net {ACC3:acc#4.tmp(12)} -attr vt d
load net {ACC3:acc#4.tmp(13)} -attr vt d
load net {ACC3:acc#4.tmp(14)} -attr vt d
load net {ACC3:acc#4.tmp(15)} -attr vt d
load netBundle {ACC3:acc#4.tmp} 16 {ACC3:acc#4.tmp(0)} {ACC3:acc#4.tmp(1)} {ACC3:acc#4.tmp(2)} {ACC3:acc#4.tmp(3)} {ACC3:acc#4.tmp(4)} {ACC3:acc#4.tmp(5)} {ACC3:acc#4.tmp(6)} {ACC3:acc#4.tmp(7)} {ACC3:acc#4.tmp(8)} {ACC3:acc#4.tmp(9)} {ACC3:acc#4.tmp(10)} {ACC3:acc#4.tmp(11)} {ACC3:acc#4.tmp(12)} {ACC3:acc#4.tmp(13)} {ACC3:acc#4.tmp(14)} {ACC3:acc#4.tmp(15)} -attr xrf 18626 -attr oid 8 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#3.tmp(0)} -attr vt d
load net {ACC3:acc#3.tmp(1)} -attr vt d
load net {ACC3:acc#3.tmp(2)} -attr vt d
load net {ACC3:acc#3.tmp(3)} -attr vt d
load net {ACC3:acc#3.tmp(4)} -attr vt d
load net {ACC3:acc#3.tmp(5)} -attr vt d
load net {ACC3:acc#3.tmp(6)} -attr vt d
load net {ACC3:acc#3.tmp(7)} -attr vt d
load net {ACC3:acc#3.tmp(8)} -attr vt d
load net {ACC3:acc#3.tmp(9)} -attr vt d
load net {ACC3:acc#3.tmp(10)} -attr vt d
load net {ACC3:acc#3.tmp(11)} -attr vt d
load net {ACC3:acc#3.tmp(12)} -attr vt d
load net {ACC3:acc#3.tmp(13)} -attr vt d
load net {ACC3:acc#3.tmp(14)} -attr vt d
load net {ACC3:acc#3.tmp(15)} -attr vt d
load netBundle {ACC3:acc#3.tmp} 16 {ACC3:acc#3.tmp(0)} {ACC3:acc#3.tmp(1)} {ACC3:acc#3.tmp(2)} {ACC3:acc#3.tmp(3)} {ACC3:acc#3.tmp(4)} {ACC3:acc#3.tmp(5)} {ACC3:acc#3.tmp(6)} {ACC3:acc#3.tmp(7)} {ACC3:acc#3.tmp(8)} {ACC3:acc#3.tmp(9)} {ACC3:acc#3.tmp(10)} {ACC3:acc#3.tmp(11)} {ACC3:acc#3.tmp(12)} {ACC3:acc#3.tmp(13)} {ACC3:acc#3.tmp(14)} {ACC3:acc#3.tmp(15)} -attr xrf 18627 -attr oid 9 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#2.tmp(0)} -attr vt d
load net {ACC3:acc#2.tmp(1)} -attr vt d
load net {ACC3:acc#2.tmp(2)} -attr vt d
load net {ACC3:acc#2.tmp(3)} -attr vt d
load net {ACC3:acc#2.tmp(4)} -attr vt d
load net {ACC3:acc#2.tmp(5)} -attr vt d
load net {ACC3:acc#2.tmp(6)} -attr vt d
load net {ACC3:acc#2.tmp(7)} -attr vt d
load net {ACC3:acc#2.tmp(8)} -attr vt d
load net {ACC3:acc#2.tmp(9)} -attr vt d
load net {ACC3:acc#2.tmp(10)} -attr vt d
load net {ACC3:acc#2.tmp(11)} -attr vt d
load net {ACC3:acc#2.tmp(12)} -attr vt d
load net {ACC3:acc#2.tmp(13)} -attr vt d
load net {ACC3:acc#2.tmp(14)} -attr vt d
load net {ACC3:acc#2.tmp(15)} -attr vt d
load netBundle {ACC3:acc#2.tmp} 16 {ACC3:acc#2.tmp(0)} {ACC3:acc#2.tmp(1)} {ACC3:acc#2.tmp(2)} {ACC3:acc#2.tmp(3)} {ACC3:acc#2.tmp(4)} {ACC3:acc#2.tmp(5)} {ACC3:acc#2.tmp(6)} {ACC3:acc#2.tmp(7)} {ACC3:acc#2.tmp(8)} {ACC3:acc#2.tmp(9)} {ACC3:acc#2.tmp(10)} {ACC3:acc#2.tmp(11)} {ACC3:acc#2.tmp(12)} {ACC3:acc#2.tmp(13)} {ACC3:acc#2.tmp(14)} {ACC3:acc#2.tmp(15)} -attr xrf 18628 -attr oid 10 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#1.tmp(0)} -attr vt d
load net {ACC3:acc#1.tmp(1)} -attr vt d
load net {ACC3:acc#1.tmp(2)} -attr vt d
load net {ACC3:acc#1.tmp(3)} -attr vt d
load net {ACC3:acc#1.tmp(4)} -attr vt d
load net {ACC3:acc#1.tmp(5)} -attr vt d
load net {ACC3:acc#1.tmp(6)} -attr vt d
load net {ACC3:acc#1.tmp(7)} -attr vt d
load net {ACC3:acc#1.tmp(8)} -attr vt d
load net {ACC3:acc#1.tmp(9)} -attr vt d
load net {ACC3:acc#1.tmp(10)} -attr vt d
load net {ACC3:acc#1.tmp(11)} -attr vt d
load net {ACC3:acc#1.tmp(12)} -attr vt d
load net {ACC3:acc#1.tmp(13)} -attr vt d
load net {ACC3:acc#1.tmp(14)} -attr vt d
load net {ACC3:acc#1.tmp(15)} -attr vt d
load netBundle {ACC3:acc#1.tmp} 16 {ACC3:acc#1.tmp(0)} {ACC3:acc#1.tmp(1)} {ACC3:acc#1.tmp(2)} {ACC3:acc#1.tmp(3)} {ACC3:acc#1.tmp(4)} {ACC3:acc#1.tmp(5)} {ACC3:acc#1.tmp(6)} {ACC3:acc#1.tmp(7)} {ACC3:acc#1.tmp(8)} {ACC3:acc#1.tmp(9)} {ACC3:acc#1.tmp(10)} {ACC3:acc#1.tmp(11)} {ACC3:acc#1.tmp(12)} {ACC3:acc#1.tmp(13)} {ACC3:acc#1.tmp(14)} {ACC3:acc#1.tmp(15)} -attr xrf 18629 -attr oid 11 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {redx.lpi#1(0)} -attr vt d
load net {redx.lpi#1(1)} -attr vt d
load net {redx.lpi#1(2)} -attr vt d
load net {redx.lpi#1(3)} -attr vt d
load net {redx.lpi#1(4)} -attr vt d
load net {redx.lpi#1(5)} -attr vt d
load net {redx.lpi#1(6)} -attr vt d
load net {redx.lpi#1(7)} -attr vt d
load net {redx.lpi#1(8)} -attr vt d
load net {redx.lpi#1(9)} -attr vt d
load net {redx.lpi#1(10)} -attr vt d
load net {redx.lpi#1(11)} -attr vt d
load net {redx.lpi#1(12)} -attr vt d
load net {redx.lpi#1(13)} -attr vt d
load net {redx.lpi#1(14)} -attr vt d
load net {redx.lpi#1(15)} -attr vt d
load netBundle {redx.lpi#1} 16 {redx.lpi#1(0)} {redx.lpi#1(1)} {redx.lpi#1(2)} {redx.lpi#1(3)} {redx.lpi#1(4)} {redx.lpi#1(5)} {redx.lpi#1(6)} {redx.lpi#1(7)} {redx.lpi#1(8)} {redx.lpi#1(9)} {redx.lpi#1(10)} {redx.lpi#1(11)} {redx.lpi#1(12)} {redx.lpi#1(13)} {redx.lpi#1(14)} {redx.lpi#1(15)} -attr xrf 18630 -attr oid 12 -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redy.lpi#1(0)} -attr vt d
load net {redy.lpi#1(1)} -attr vt d
load net {redy.lpi#1(2)} -attr vt d
load net {redy.lpi#1(3)} -attr vt d
load net {redy.lpi#1(4)} -attr vt d
load net {redy.lpi#1(5)} -attr vt d
load net {redy.lpi#1(6)} -attr vt d
load net {redy.lpi#1(7)} -attr vt d
load net {redy.lpi#1(8)} -attr vt d
load net {redy.lpi#1(9)} -attr vt d
load net {redy.lpi#1(10)} -attr vt d
load net {redy.lpi#1(11)} -attr vt d
load net {redy.lpi#1(12)} -attr vt d
load net {redy.lpi#1(13)} -attr vt d
load net {redy.lpi#1(14)} -attr vt d
load net {redy.lpi#1(15)} -attr vt d
load netBundle {redy.lpi#1} 16 {redy.lpi#1(0)} {redy.lpi#1(1)} {redy.lpi#1(2)} {redy.lpi#1(3)} {redy.lpi#1(4)} {redy.lpi#1(5)} {redy.lpi#1(6)} {redy.lpi#1(7)} {redy.lpi#1(8)} {redy.lpi#1(9)} {redy.lpi#1(10)} {redy.lpi#1(11)} {redy.lpi#1(12)} {redy.lpi#1(13)} {redy.lpi#1(14)} {redy.lpi#1(15)} -attr xrf 18631 -attr oid 13 -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {greenx.lpi#1(0)} -attr vt d
load net {greenx.lpi#1(1)} -attr vt d
load net {greenx.lpi#1(2)} -attr vt d
load net {greenx.lpi#1(3)} -attr vt d
load net {greenx.lpi#1(4)} -attr vt d
load net {greenx.lpi#1(5)} -attr vt d
load net {greenx.lpi#1(6)} -attr vt d
load net {greenx.lpi#1(7)} -attr vt d
load net {greenx.lpi#1(8)} -attr vt d
load net {greenx.lpi#1(9)} -attr vt d
load net {greenx.lpi#1(10)} -attr vt d
load net {greenx.lpi#1(11)} -attr vt d
load net {greenx.lpi#1(12)} -attr vt d
load net {greenx.lpi#1(13)} -attr vt d
load net {greenx.lpi#1(14)} -attr vt d
load net {greenx.lpi#1(15)} -attr vt d
load netBundle {greenx.lpi#1} 16 {greenx.lpi#1(0)} {greenx.lpi#1(1)} {greenx.lpi#1(2)} {greenx.lpi#1(3)} {greenx.lpi#1(4)} {greenx.lpi#1(5)} {greenx.lpi#1(6)} {greenx.lpi#1(7)} {greenx.lpi#1(8)} {greenx.lpi#1(9)} {greenx.lpi#1(10)} {greenx.lpi#1(11)} {greenx.lpi#1(12)} {greenx.lpi#1(13)} {greenx.lpi#1(14)} {greenx.lpi#1(15)} -attr xrf 18632 -attr oid 14 -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greeny.lpi#1(0)} -attr vt d
load net {greeny.lpi#1(1)} -attr vt d
load net {greeny.lpi#1(2)} -attr vt d
load net {greeny.lpi#1(3)} -attr vt d
load net {greeny.lpi#1(4)} -attr vt d
load net {greeny.lpi#1(5)} -attr vt d
load net {greeny.lpi#1(6)} -attr vt d
load net {greeny.lpi#1(7)} -attr vt d
load net {greeny.lpi#1(8)} -attr vt d
load net {greeny.lpi#1(9)} -attr vt d
load net {greeny.lpi#1(10)} -attr vt d
load net {greeny.lpi#1(11)} -attr vt d
load net {greeny.lpi#1(12)} -attr vt d
load net {greeny.lpi#1(13)} -attr vt d
load net {greeny.lpi#1(14)} -attr vt d
load net {greeny.lpi#1(15)} -attr vt d
load netBundle {greeny.lpi#1} 16 {greeny.lpi#1(0)} {greeny.lpi#1(1)} {greeny.lpi#1(2)} {greeny.lpi#1(3)} {greeny.lpi#1(4)} {greeny.lpi#1(5)} {greeny.lpi#1(6)} {greeny.lpi#1(7)} {greeny.lpi#1(8)} {greeny.lpi#1(9)} {greeny.lpi#1(10)} {greeny.lpi#1(11)} {greeny.lpi#1(12)} {greeny.lpi#1(13)} {greeny.lpi#1(14)} {greeny.lpi#1(15)} -attr xrf 18633 -attr oid 15 -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {bluex.lpi#1(0)} -attr vt d
load net {bluex.lpi#1(1)} -attr vt d
load net {bluex.lpi#1(2)} -attr vt d
load net {bluex.lpi#1(3)} -attr vt d
load net {bluex.lpi#1(4)} -attr vt d
load net {bluex.lpi#1(5)} -attr vt d
load net {bluex.lpi#1(6)} -attr vt d
load net {bluex.lpi#1(7)} -attr vt d
load net {bluex.lpi#1(8)} -attr vt d
load net {bluex.lpi#1(9)} -attr vt d
load net {bluex.lpi#1(10)} -attr vt d
load net {bluex.lpi#1(11)} -attr vt d
load net {bluex.lpi#1(12)} -attr vt d
load net {bluex.lpi#1(13)} -attr vt d
load net {bluex.lpi#1(14)} -attr vt d
load net {bluex.lpi#1(15)} -attr vt d
load netBundle {bluex.lpi#1} 16 {bluex.lpi#1(0)} {bluex.lpi#1(1)} {bluex.lpi#1(2)} {bluex.lpi#1(3)} {bluex.lpi#1(4)} {bluex.lpi#1(5)} {bluex.lpi#1(6)} {bluex.lpi#1(7)} {bluex.lpi#1(8)} {bluex.lpi#1(9)} {bluex.lpi#1(10)} {bluex.lpi#1(11)} {bluex.lpi#1(12)} {bluex.lpi#1(13)} {bluex.lpi#1(14)} {bluex.lpi#1(15)} -attr xrf 18634 -attr oid 16 -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluey.lpi#1(0)} -attr vt d
load net {bluey.lpi#1(1)} -attr vt d
load net {bluey.lpi#1(2)} -attr vt d
load net {bluey.lpi#1(3)} -attr vt d
load net {bluey.lpi#1(4)} -attr vt d
load net {bluey.lpi#1(5)} -attr vt d
load net {bluey.lpi#1(6)} -attr vt d
load net {bluey.lpi#1(7)} -attr vt d
load net {bluey.lpi#1(8)} -attr vt d
load net {bluey.lpi#1(9)} -attr vt d
load net {bluey.lpi#1(10)} -attr vt d
load net {bluey.lpi#1(11)} -attr vt d
load net {bluey.lpi#1(12)} -attr vt d
load net {bluey.lpi#1(13)} -attr vt d
load net {bluey.lpi#1(14)} -attr vt d
load net {bluey.lpi#1(15)} -attr vt d
load netBundle {bluey.lpi#1} 16 {bluey.lpi#1(0)} {bluey.lpi#1(1)} {bluey.lpi#1(2)} {bluey.lpi#1(3)} {bluey.lpi#1(4)} {bluey.lpi#1(5)} {bluey.lpi#1(6)} {bluey.lpi#1(7)} {bluey.lpi#1(8)} {bluey.lpi#1(9)} {bluey.lpi#1(10)} {bluey.lpi#1(11)} {bluey.lpi#1(12)} {bluey.lpi#1(13)} {bluey.lpi#1(14)} {bluey.lpi#1(15)} -attr xrf 18635 -attr oid 17 -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {FRAME:a#4.lpi#1(0)} -attr vt d
load net {FRAME:a#4.lpi#1(1)} -attr vt d
load netBundle {FRAME:a#4.lpi#1} 2 {FRAME:a#4.lpi#1(0)} {FRAME:a#4.lpi#1(1)} -attr xrf 18636 -attr oid 18 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#5.lpi#1(0)} -attr vt d
load net {FRAME:a#5.lpi#1(1)} -attr vt d
load netBundle {FRAME:a#5.lpi#1} 2 {FRAME:a#5.lpi#1(0)} {FRAME:a#5.lpi#1(1)} -attr xrf 18637 -attr oid 19 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#6.lpi#1(0)} -attr vt d
load net {FRAME:a#6.lpi#1(1)} -attr vt d
load netBundle {FRAME:a#6.lpi#1} 2 {FRAME:a#6.lpi#1(0)} {FRAME:a#6.lpi#1(1)} -attr xrf 18638 -attr oid 20 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:i#3.lpi#1(0)} -attr vt d
load net {FRAME:i#3.lpi#1(1)} -attr vt d
load netBundle {FRAME:i#3.lpi#1} 2 {FRAME:i#3.lpi#1(0)} {FRAME:i#3.lpi#1(1)} -attr xrf 18639 -attr oid 21 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {FRAME:i#2.lpi#1(0)} -attr vt d
load net {FRAME:i#2.lpi#1(1)} -attr vt d
load netBundle {FRAME:i#2.lpi#1} 2 {FRAME:i#2.lpi#1(0)} {FRAME:i#2.lpi#1(1)} -attr xrf 18640 -attr oid 22 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {regs.regs(1).sva(0)} -attr vt d
load net {regs.regs(1).sva(1)} -attr vt d
load net {regs.regs(1).sva(2)} -attr vt d
load net {regs.regs(1).sva(3)} -attr vt d
load net {regs.regs(1).sva(4)} -attr vt d
load net {regs.regs(1).sva(5)} -attr vt d
load net {regs.regs(1).sva(6)} -attr vt d
load net {regs.regs(1).sva(7)} -attr vt d
load net {regs.regs(1).sva(8)} -attr vt d
load net {regs.regs(1).sva(9)} -attr vt d
load net {regs.regs(1).sva(10)} -attr vt d
load net {regs.regs(1).sva(11)} -attr vt d
load net {regs.regs(1).sva(12)} -attr vt d
load net {regs.regs(1).sva(13)} -attr vt d
load net {regs.regs(1).sva(14)} -attr vt d
load net {regs.regs(1).sva(15)} -attr vt d
load net {regs.regs(1).sva(16)} -attr vt d
load net {regs.regs(1).sva(17)} -attr vt d
load net {regs.regs(1).sva(18)} -attr vt d
load net {regs.regs(1).sva(19)} -attr vt d
load net {regs.regs(1).sva(20)} -attr vt d
load net {regs.regs(1).sva(21)} -attr vt d
load net {regs.regs(1).sva(22)} -attr vt d
load net {regs.regs(1).sva(23)} -attr vt d
load net {regs.regs(1).sva(24)} -attr vt d
load net {regs.regs(1).sva(25)} -attr vt d
load net {regs.regs(1).sva(26)} -attr vt d
load net {regs.regs(1).sva(27)} -attr vt d
load net {regs.regs(1).sva(28)} -attr vt d
load net {regs.regs(1).sva(29)} -attr vt d
load net {regs.regs(1).sva(30)} -attr vt d
load net {regs.regs(1).sva(31)} -attr vt d
load net {regs.regs(1).sva(32)} -attr vt d
load net {regs.regs(1).sva(33)} -attr vt d
load net {regs.regs(1).sva(34)} -attr vt d
load net {regs.regs(1).sva(35)} -attr vt d
load net {regs.regs(1).sva(36)} -attr vt d
load net {regs.regs(1).sva(37)} -attr vt d
load net {regs.regs(1).sva(38)} -attr vt d
load net {regs.regs(1).sva(39)} -attr vt d
load net {regs.regs(1).sva(40)} -attr vt d
load net {regs.regs(1).sva(41)} -attr vt d
load net {regs.regs(1).sva(42)} -attr vt d
load net {regs.regs(1).sva(43)} -attr vt d
load net {regs.regs(1).sva(44)} -attr vt d
load net {regs.regs(1).sva(45)} -attr vt d
load net {regs.regs(1).sva(46)} -attr vt d
load net {regs.regs(1).sva(47)} -attr vt d
load net {regs.regs(1).sva(48)} -attr vt d
load net {regs.regs(1).sva(49)} -attr vt d
load net {regs.regs(1).sva(50)} -attr vt d
load net {regs.regs(1).sva(51)} -attr vt d
load net {regs.regs(1).sva(52)} -attr vt d
load net {regs.regs(1).sva(53)} -attr vt d
load net {regs.regs(1).sva(54)} -attr vt d
load net {regs.regs(1).sva(55)} -attr vt d
load net {regs.regs(1).sva(56)} -attr vt d
load net {regs.regs(1).sva(57)} -attr vt d
load net {regs.regs(1).sva(58)} -attr vt d
load net {regs.regs(1).sva(59)} -attr vt d
load net {regs.regs(1).sva(60)} -attr vt d
load net {regs.regs(1).sva(61)} -attr vt d
load net {regs.regs(1).sva(62)} -attr vt d
load net {regs.regs(1).sva(63)} -attr vt d
load net {regs.regs(1).sva(64)} -attr vt d
load net {regs.regs(1).sva(65)} -attr vt d
load net {regs.regs(1).sva(66)} -attr vt d
load net {regs.regs(1).sva(67)} -attr vt d
load net {regs.regs(1).sva(68)} -attr vt d
load net {regs.regs(1).sva(69)} -attr vt d
load net {regs.regs(1).sva(70)} -attr vt d
load net {regs.regs(1).sva(71)} -attr vt d
load net {regs.regs(1).sva(72)} -attr vt d
load net {regs.regs(1).sva(73)} -attr vt d
load net {regs.regs(1).sva(74)} -attr vt d
load net {regs.regs(1).sva(75)} -attr vt d
load net {regs.regs(1).sva(76)} -attr vt d
load net {regs.regs(1).sva(77)} -attr vt d
load net {regs.regs(1).sva(78)} -attr vt d
load net {regs.regs(1).sva(79)} -attr vt d
load net {regs.regs(1).sva(80)} -attr vt d
load net {regs.regs(1).sva(81)} -attr vt d
load net {regs.regs(1).sva(82)} -attr vt d
load net {regs.regs(1).sva(83)} -attr vt d
load net {regs.regs(1).sva(84)} -attr vt d
load net {regs.regs(1).sva(85)} -attr vt d
load net {regs.regs(1).sva(86)} -attr vt d
load net {regs.regs(1).sva(87)} -attr vt d
load net {regs.regs(1).sva(88)} -attr vt d
load net {regs.regs(1).sva(89)} -attr vt d
load netBundle {regs.regs(1).sva} 90 {regs.regs(1).sva(0)} {regs.regs(1).sva(1)} {regs.regs(1).sva(2)} {regs.regs(1).sva(3)} {regs.regs(1).sva(4)} {regs.regs(1).sva(5)} {regs.regs(1).sva(6)} {regs.regs(1).sva(7)} {regs.regs(1).sva(8)} {regs.regs(1).sva(9)} {regs.regs(1).sva(10)} {regs.regs(1).sva(11)} {regs.regs(1).sva(12)} {regs.regs(1).sva(13)} {regs.regs(1).sva(14)} {regs.regs(1).sva(15)} {regs.regs(1).sva(16)} {regs.regs(1).sva(17)} {regs.regs(1).sva(18)} {regs.regs(1).sva(19)} {regs.regs(1).sva(20)} {regs.regs(1).sva(21)} {regs.regs(1).sva(22)} {regs.regs(1).sva(23)} {regs.regs(1).sva(24)} {regs.regs(1).sva(25)} {regs.regs(1).sva(26)} {regs.regs(1).sva(27)} {regs.regs(1).sva(28)} {regs.regs(1).sva(29)} {regs.regs(1).sva(30)} {regs.regs(1).sva(31)} {regs.regs(1).sva(32)} {regs.regs(1).sva(33)} {regs.regs(1).sva(34)} {regs.regs(1).sva(35)} {regs.regs(1).sva(36)} {regs.regs(1).sva(37)} {regs.regs(1).sva(38)} {regs.regs(1).sva(39)} {regs.regs(1).sva(40)} {regs.regs(1).sva(41)} {regs.regs(1).sva(42)} {regs.regs(1).sva(43)} {regs.regs(1).sva(44)} {regs.regs(1).sva(45)} {regs.regs(1).sva(46)} {regs.regs(1).sva(47)} {regs.regs(1).sva(48)} {regs.regs(1).sva(49)} {regs.regs(1).sva(50)} {regs.regs(1).sva(51)} {regs.regs(1).sva(52)} {regs.regs(1).sva(53)} {regs.regs(1).sva(54)} {regs.regs(1).sva(55)} {regs.regs(1).sva(56)} {regs.regs(1).sva(57)} {regs.regs(1).sva(58)} {regs.regs(1).sva(59)} {regs.regs(1).sva(60)} {regs.regs(1).sva(61)} {regs.regs(1).sva(62)} {regs.regs(1).sva(63)} {regs.regs(1).sva(64)} {regs.regs(1).sva(65)} {regs.regs(1).sva(66)} {regs.regs(1).sva(67)} {regs.regs(1).sva(68)} {regs.regs(1).sva(69)} {regs.regs(1).sva(70)} {regs.regs(1).sva(71)} {regs.regs(1).sva(72)} {regs.regs(1).sva(73)} {regs.regs(1).sva(74)} {regs.regs(1).sva(75)} {regs.regs(1).sva(76)} {regs.regs(1).sva(77)} {regs.regs(1).sva(78)} {regs.regs(1).sva(79)} {regs.regs(1).sva(80)} {regs.regs(1).sva(81)} {regs.regs(1).sva(82)} {regs.regs(1).sva(83)} {regs.regs(1).sva(84)} {regs.regs(1).sva(85)} {regs.regs(1).sva(86)} {regs.regs(1).sva(87)} {regs.regs(1).sva(88)} {regs.regs(1).sva(89)} -attr xrf 18641 -attr oid 23 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(0).sva(0)} -attr vt d
load net {regs.regs(0).sva(1)} -attr vt d
load net {regs.regs(0).sva(2)} -attr vt d
load net {regs.regs(0).sva(3)} -attr vt d
load net {regs.regs(0).sva(4)} -attr vt d
load net {regs.regs(0).sva(5)} -attr vt d
load net {regs.regs(0).sva(6)} -attr vt d
load net {regs.regs(0).sva(7)} -attr vt d
load net {regs.regs(0).sva(8)} -attr vt d
load net {regs.regs(0).sva(9)} -attr vt d
load net {regs.regs(0).sva(10)} -attr vt d
load net {regs.regs(0).sva(11)} -attr vt d
load net {regs.regs(0).sva(12)} -attr vt d
load net {regs.regs(0).sva(13)} -attr vt d
load net {regs.regs(0).sva(14)} -attr vt d
load net {regs.regs(0).sva(15)} -attr vt d
load net {regs.regs(0).sva(16)} -attr vt d
load net {regs.regs(0).sva(17)} -attr vt d
load net {regs.regs(0).sva(18)} -attr vt d
load net {regs.regs(0).sva(19)} -attr vt d
load net {regs.regs(0).sva(20)} -attr vt d
load net {regs.regs(0).sva(21)} -attr vt d
load net {regs.regs(0).sva(22)} -attr vt d
load net {regs.regs(0).sva(23)} -attr vt d
load net {regs.regs(0).sva(24)} -attr vt d
load net {regs.regs(0).sva(25)} -attr vt d
load net {regs.regs(0).sva(26)} -attr vt d
load net {regs.regs(0).sva(27)} -attr vt d
load net {regs.regs(0).sva(28)} -attr vt d
load net {regs.regs(0).sva(29)} -attr vt d
load net {regs.regs(0).sva(30)} -attr vt d
load net {regs.regs(0).sva(31)} -attr vt d
load net {regs.regs(0).sva(32)} -attr vt d
load net {regs.regs(0).sva(33)} -attr vt d
load net {regs.regs(0).sva(34)} -attr vt d
load net {regs.regs(0).sva(35)} -attr vt d
load net {regs.regs(0).sva(36)} -attr vt d
load net {regs.regs(0).sva(37)} -attr vt d
load net {regs.regs(0).sva(38)} -attr vt d
load net {regs.regs(0).sva(39)} -attr vt d
load net {regs.regs(0).sva(40)} -attr vt d
load net {regs.regs(0).sva(41)} -attr vt d
load net {regs.regs(0).sva(42)} -attr vt d
load net {regs.regs(0).sva(43)} -attr vt d
load net {regs.regs(0).sva(44)} -attr vt d
load net {regs.regs(0).sva(45)} -attr vt d
load net {regs.regs(0).sva(46)} -attr vt d
load net {regs.regs(0).sva(47)} -attr vt d
load net {regs.regs(0).sva(48)} -attr vt d
load net {regs.regs(0).sva(49)} -attr vt d
load net {regs.regs(0).sva(50)} -attr vt d
load net {regs.regs(0).sva(51)} -attr vt d
load net {regs.regs(0).sva(52)} -attr vt d
load net {regs.regs(0).sva(53)} -attr vt d
load net {regs.regs(0).sva(54)} -attr vt d
load net {regs.regs(0).sva(55)} -attr vt d
load net {regs.regs(0).sva(56)} -attr vt d
load net {regs.regs(0).sva(57)} -attr vt d
load net {regs.regs(0).sva(58)} -attr vt d
load net {regs.regs(0).sva(59)} -attr vt d
load net {regs.regs(0).sva(60)} -attr vt d
load net {regs.regs(0).sva(61)} -attr vt d
load net {regs.regs(0).sva(62)} -attr vt d
load net {regs.regs(0).sva(63)} -attr vt d
load net {regs.regs(0).sva(64)} -attr vt d
load net {regs.regs(0).sva(65)} -attr vt d
load net {regs.regs(0).sva(66)} -attr vt d
load net {regs.regs(0).sva(67)} -attr vt d
load net {regs.regs(0).sva(68)} -attr vt d
load net {regs.regs(0).sva(69)} -attr vt d
load net {regs.regs(0).sva(70)} -attr vt d
load net {regs.regs(0).sva(71)} -attr vt d
load net {regs.regs(0).sva(72)} -attr vt d
load net {regs.regs(0).sva(73)} -attr vt d
load net {regs.regs(0).sva(74)} -attr vt d
load net {regs.regs(0).sva(75)} -attr vt d
load net {regs.regs(0).sva(76)} -attr vt d
load net {regs.regs(0).sva(77)} -attr vt d
load net {regs.regs(0).sva(78)} -attr vt d
load net {regs.regs(0).sva(79)} -attr vt d
load net {regs.regs(0).sva(80)} -attr vt d
load net {regs.regs(0).sva(81)} -attr vt d
load net {regs.regs(0).sva(82)} -attr vt d
load net {regs.regs(0).sva(83)} -attr vt d
load net {regs.regs(0).sva(84)} -attr vt d
load net {regs.regs(0).sva(85)} -attr vt d
load net {regs.regs(0).sva(86)} -attr vt d
load net {regs.regs(0).sva(87)} -attr vt d
load net {regs.regs(0).sva(88)} -attr vt d
load net {regs.regs(0).sva(89)} -attr vt d
load netBundle {regs.regs(0).sva} 90 {regs.regs(0).sva(0)} {regs.regs(0).sva(1)} {regs.regs(0).sva(2)} {regs.regs(0).sva(3)} {regs.regs(0).sva(4)} {regs.regs(0).sva(5)} {regs.regs(0).sva(6)} {regs.regs(0).sva(7)} {regs.regs(0).sva(8)} {regs.regs(0).sva(9)} {regs.regs(0).sva(10)} {regs.regs(0).sva(11)} {regs.regs(0).sva(12)} {regs.regs(0).sva(13)} {regs.regs(0).sva(14)} {regs.regs(0).sva(15)} {regs.regs(0).sva(16)} {regs.regs(0).sva(17)} {regs.regs(0).sva(18)} {regs.regs(0).sva(19)} {regs.regs(0).sva(20)} {regs.regs(0).sva(21)} {regs.regs(0).sva(22)} {regs.regs(0).sva(23)} {regs.regs(0).sva(24)} {regs.regs(0).sva(25)} {regs.regs(0).sva(26)} {regs.regs(0).sva(27)} {regs.regs(0).sva(28)} {regs.regs(0).sva(29)} {regs.regs(0).sva(30)} {regs.regs(0).sva(31)} {regs.regs(0).sva(32)} {regs.regs(0).sva(33)} {regs.regs(0).sva(34)} {regs.regs(0).sva(35)} {regs.regs(0).sva(36)} {regs.regs(0).sva(37)} {regs.regs(0).sva(38)} {regs.regs(0).sva(39)} {regs.regs(0).sva(40)} {regs.regs(0).sva(41)} {regs.regs(0).sva(42)} {regs.regs(0).sva(43)} {regs.regs(0).sva(44)} {regs.regs(0).sva(45)} {regs.regs(0).sva(46)} {regs.regs(0).sva(47)} {regs.regs(0).sva(48)} {regs.regs(0).sva(49)} {regs.regs(0).sva(50)} {regs.regs(0).sva(51)} {regs.regs(0).sva(52)} {regs.regs(0).sva(53)} {regs.regs(0).sva(54)} {regs.regs(0).sva(55)} {regs.regs(0).sva(56)} {regs.regs(0).sva(57)} {regs.regs(0).sva(58)} {regs.regs(0).sva(59)} {regs.regs(0).sva(60)} {regs.regs(0).sva(61)} {regs.regs(0).sva(62)} {regs.regs(0).sva(63)} {regs.regs(0).sva(64)} {regs.regs(0).sva(65)} {regs.regs(0).sva(66)} {regs.regs(0).sva(67)} {regs.regs(0).sva(68)} {regs.regs(0).sva(69)} {regs.regs(0).sva(70)} {regs.regs(0).sva(71)} {regs.regs(0).sva(72)} {regs.regs(0).sva(73)} {regs.regs(0).sva(74)} {regs.regs(0).sva(75)} {regs.regs(0).sva(76)} {regs.regs(0).sva(77)} {regs.regs(0).sva(78)} {regs.regs(0).sva(79)} {regs.regs(0).sva(80)} {regs.regs(0).sva(81)} {regs.regs(0).sva(82)} {regs.regs(0).sva(83)} {regs.regs(0).sva(84)} {regs.regs(0).sva(85)} {regs.regs(0).sva(86)} {regs.regs(0).sva(87)} {regs.regs(0).sva(88)} {regs.regs(0).sva(89)} -attr xrf 18642 -attr oid 24 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(2).sva(0)} -attr vt d
load net {regs.regs(2).sva(1)} -attr vt d
load net {regs.regs(2).sva(2)} -attr vt d
load net {regs.regs(2).sva(3)} -attr vt d
load net {regs.regs(2).sva(4)} -attr vt d
load net {regs.regs(2).sva(5)} -attr vt d
load net {regs.regs(2).sva(6)} -attr vt d
load net {regs.regs(2).sva(7)} -attr vt d
load net {regs.regs(2).sva(8)} -attr vt d
load net {regs.regs(2).sva(9)} -attr vt d
load net {regs.regs(2).sva(10)} -attr vt d
load net {regs.regs(2).sva(11)} -attr vt d
load net {regs.regs(2).sva(12)} -attr vt d
load net {regs.regs(2).sva(13)} -attr vt d
load net {regs.regs(2).sva(14)} -attr vt d
load net {regs.regs(2).sva(15)} -attr vt d
load net {regs.regs(2).sva(16)} -attr vt d
load net {regs.regs(2).sva(17)} -attr vt d
load net {regs.regs(2).sva(18)} -attr vt d
load net {regs.regs(2).sva(19)} -attr vt d
load net {regs.regs(2).sva(20)} -attr vt d
load net {regs.regs(2).sva(21)} -attr vt d
load net {regs.regs(2).sva(22)} -attr vt d
load net {regs.regs(2).sva(23)} -attr vt d
load net {regs.regs(2).sva(24)} -attr vt d
load net {regs.regs(2).sva(25)} -attr vt d
load net {regs.regs(2).sva(26)} -attr vt d
load net {regs.regs(2).sva(27)} -attr vt d
load net {regs.regs(2).sva(28)} -attr vt d
load net {regs.regs(2).sva(29)} -attr vt d
load net {regs.regs(2).sva(30)} -attr vt d
load net {regs.regs(2).sva(31)} -attr vt d
load net {regs.regs(2).sva(32)} -attr vt d
load net {regs.regs(2).sva(33)} -attr vt d
load net {regs.regs(2).sva(34)} -attr vt d
load net {regs.regs(2).sva(35)} -attr vt d
load net {regs.regs(2).sva(36)} -attr vt d
load net {regs.regs(2).sva(37)} -attr vt d
load net {regs.regs(2).sva(38)} -attr vt d
load net {regs.regs(2).sva(39)} -attr vt d
load net {regs.regs(2).sva(40)} -attr vt d
load net {regs.regs(2).sva(41)} -attr vt d
load net {regs.regs(2).sva(42)} -attr vt d
load net {regs.regs(2).sva(43)} -attr vt d
load net {regs.regs(2).sva(44)} -attr vt d
load net {regs.regs(2).sva(45)} -attr vt d
load net {regs.regs(2).sva(46)} -attr vt d
load net {regs.regs(2).sva(47)} -attr vt d
load net {regs.regs(2).sva(48)} -attr vt d
load net {regs.regs(2).sva(49)} -attr vt d
load net {regs.regs(2).sva(50)} -attr vt d
load net {regs.regs(2).sva(51)} -attr vt d
load net {regs.regs(2).sva(52)} -attr vt d
load net {regs.regs(2).sva(53)} -attr vt d
load net {regs.regs(2).sva(54)} -attr vt d
load net {regs.regs(2).sva(55)} -attr vt d
load net {regs.regs(2).sva(56)} -attr vt d
load net {regs.regs(2).sva(57)} -attr vt d
load net {regs.regs(2).sva(58)} -attr vt d
load net {regs.regs(2).sva(59)} -attr vt d
load net {regs.regs(2).sva(60)} -attr vt d
load net {regs.regs(2).sva(61)} -attr vt d
load net {regs.regs(2).sva(62)} -attr vt d
load net {regs.regs(2).sva(63)} -attr vt d
load net {regs.regs(2).sva(64)} -attr vt d
load net {regs.regs(2).sva(65)} -attr vt d
load net {regs.regs(2).sva(66)} -attr vt d
load net {regs.regs(2).sva(67)} -attr vt d
load net {regs.regs(2).sva(68)} -attr vt d
load net {regs.regs(2).sva(69)} -attr vt d
load net {regs.regs(2).sva(70)} -attr vt d
load net {regs.regs(2).sva(71)} -attr vt d
load net {regs.regs(2).sva(72)} -attr vt d
load net {regs.regs(2).sva(73)} -attr vt d
load net {regs.regs(2).sva(74)} -attr vt d
load net {regs.regs(2).sva(75)} -attr vt d
load net {regs.regs(2).sva(76)} -attr vt d
load net {regs.regs(2).sva(77)} -attr vt d
load net {regs.regs(2).sva(78)} -attr vt d
load net {regs.regs(2).sva(79)} -attr vt d
load net {regs.regs(2).sva(80)} -attr vt d
load net {regs.regs(2).sva(81)} -attr vt d
load net {regs.regs(2).sva(82)} -attr vt d
load net {regs.regs(2).sva(83)} -attr vt d
load net {regs.regs(2).sva(84)} -attr vt d
load net {regs.regs(2).sva(85)} -attr vt d
load net {regs.regs(2).sva(86)} -attr vt d
load net {regs.regs(2).sva(87)} -attr vt d
load net {regs.regs(2).sva(88)} -attr vt d
load net {regs.regs(2).sva(89)} -attr vt d
load netBundle {regs.regs(2).sva} 90 {regs.regs(2).sva(0)} {regs.regs(2).sva(1)} {regs.regs(2).sva(2)} {regs.regs(2).sva(3)} {regs.regs(2).sva(4)} {regs.regs(2).sva(5)} {regs.regs(2).sva(6)} {regs.regs(2).sva(7)} {regs.regs(2).sva(8)} {regs.regs(2).sva(9)} {regs.regs(2).sva(10)} {regs.regs(2).sva(11)} {regs.regs(2).sva(12)} {regs.regs(2).sva(13)} {regs.regs(2).sva(14)} {regs.regs(2).sva(15)} {regs.regs(2).sva(16)} {regs.regs(2).sva(17)} {regs.regs(2).sva(18)} {regs.regs(2).sva(19)} {regs.regs(2).sva(20)} {regs.regs(2).sva(21)} {regs.regs(2).sva(22)} {regs.regs(2).sva(23)} {regs.regs(2).sva(24)} {regs.regs(2).sva(25)} {regs.regs(2).sva(26)} {regs.regs(2).sva(27)} {regs.regs(2).sva(28)} {regs.regs(2).sva(29)} {regs.regs(2).sva(30)} {regs.regs(2).sva(31)} {regs.regs(2).sva(32)} {regs.regs(2).sva(33)} {regs.regs(2).sva(34)} {regs.regs(2).sva(35)} {regs.regs(2).sva(36)} {regs.regs(2).sva(37)} {regs.regs(2).sva(38)} {regs.regs(2).sva(39)} {regs.regs(2).sva(40)} {regs.regs(2).sva(41)} {regs.regs(2).sva(42)} {regs.regs(2).sva(43)} {regs.regs(2).sva(44)} {regs.regs(2).sva(45)} {regs.regs(2).sva(46)} {regs.regs(2).sva(47)} {regs.regs(2).sva(48)} {regs.regs(2).sva(49)} {regs.regs(2).sva(50)} {regs.regs(2).sva(51)} {regs.regs(2).sva(52)} {regs.regs(2).sva(53)} {regs.regs(2).sva(54)} {regs.regs(2).sva(55)} {regs.regs(2).sva(56)} {regs.regs(2).sva(57)} {regs.regs(2).sva(58)} {regs.regs(2).sva(59)} {regs.regs(2).sva(60)} {regs.regs(2).sva(61)} {regs.regs(2).sva(62)} {regs.regs(2).sva(63)} {regs.regs(2).sva(64)} {regs.regs(2).sva(65)} {regs.regs(2).sva(66)} {regs.regs(2).sva(67)} {regs.regs(2).sva(68)} {regs.regs(2).sva(69)} {regs.regs(2).sva(70)} {regs.regs(2).sva(71)} {regs.regs(2).sva(72)} {regs.regs(2).sva(73)} {regs.regs(2).sva(74)} {regs.regs(2).sva(75)} {regs.regs(2).sva(76)} {regs.regs(2).sva(77)} {regs.regs(2).sva(78)} {regs.regs(2).sva(79)} {regs.regs(2).sva(80)} {regs.regs(2).sva(81)} {regs.regs(2).sva(82)} {regs.regs(2).sva(83)} {regs.regs(2).sva(84)} {regs.regs(2).sva(85)} {regs.regs(2).sva(86)} {regs.regs(2).sva(87)} {regs.regs(2).sva(88)} {regs.regs(2).sva(89)} -attr xrf 18643 -attr oid 25 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.operator<<:din.lpi#1.dfm(0)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(1)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(2)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(3)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(4)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(5)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(6)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(7)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(8)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(9)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(10)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(11)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(12)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(13)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(14)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(15)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(16)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(17)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(18)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(19)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(20)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(21)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(22)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(23)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(24)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(25)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(26)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(27)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(28)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(29)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(30)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(31)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(32)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(33)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(34)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(35)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(36)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(37)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(38)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(39)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(40)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(41)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(42)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(43)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(44)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(45)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(46)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(47)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(48)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(49)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(50)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(51)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(52)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(53)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(54)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(55)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(56)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(57)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(58)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(59)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(60)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(61)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(62)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(63)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(64)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(65)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(66)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(67)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(68)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(69)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(70)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(71)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(72)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(73)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(74)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(75)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(76)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(77)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(78)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(79)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(80)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(81)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(82)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(83)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(84)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(85)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(86)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(87)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(88)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm(89)} -attr vt d
load netBundle {regs.operator<<:din.lpi#1.dfm} 90 {regs.operator<<:din.lpi#1.dfm(0)} {regs.operator<<:din.lpi#1.dfm(1)} {regs.operator<<:din.lpi#1.dfm(2)} {regs.operator<<:din.lpi#1.dfm(3)} {regs.operator<<:din.lpi#1.dfm(4)} {regs.operator<<:din.lpi#1.dfm(5)} {regs.operator<<:din.lpi#1.dfm(6)} {regs.operator<<:din.lpi#1.dfm(7)} {regs.operator<<:din.lpi#1.dfm(8)} {regs.operator<<:din.lpi#1.dfm(9)} {regs.operator<<:din.lpi#1.dfm(10)} {regs.operator<<:din.lpi#1.dfm(11)} {regs.operator<<:din.lpi#1.dfm(12)} {regs.operator<<:din.lpi#1.dfm(13)} {regs.operator<<:din.lpi#1.dfm(14)} {regs.operator<<:din.lpi#1.dfm(15)} {regs.operator<<:din.lpi#1.dfm(16)} {regs.operator<<:din.lpi#1.dfm(17)} {regs.operator<<:din.lpi#1.dfm(18)} {regs.operator<<:din.lpi#1.dfm(19)} {regs.operator<<:din.lpi#1.dfm(20)} {regs.operator<<:din.lpi#1.dfm(21)} {regs.operator<<:din.lpi#1.dfm(22)} {regs.operator<<:din.lpi#1.dfm(23)} {regs.operator<<:din.lpi#1.dfm(24)} {regs.operator<<:din.lpi#1.dfm(25)} {regs.operator<<:din.lpi#1.dfm(26)} {regs.operator<<:din.lpi#1.dfm(27)} {regs.operator<<:din.lpi#1.dfm(28)} {regs.operator<<:din.lpi#1.dfm(29)} {regs.operator<<:din.lpi#1.dfm(30)} {regs.operator<<:din.lpi#1.dfm(31)} {regs.operator<<:din.lpi#1.dfm(32)} {regs.operator<<:din.lpi#1.dfm(33)} {regs.operator<<:din.lpi#1.dfm(34)} {regs.operator<<:din.lpi#1.dfm(35)} {regs.operator<<:din.lpi#1.dfm(36)} {regs.operator<<:din.lpi#1.dfm(37)} {regs.operator<<:din.lpi#1.dfm(38)} {regs.operator<<:din.lpi#1.dfm(39)} {regs.operator<<:din.lpi#1.dfm(40)} {regs.operator<<:din.lpi#1.dfm(41)} {regs.operator<<:din.lpi#1.dfm(42)} {regs.operator<<:din.lpi#1.dfm(43)} {regs.operator<<:din.lpi#1.dfm(44)} {regs.operator<<:din.lpi#1.dfm(45)} {regs.operator<<:din.lpi#1.dfm(46)} {regs.operator<<:din.lpi#1.dfm(47)} {regs.operator<<:din.lpi#1.dfm(48)} {regs.operator<<:din.lpi#1.dfm(49)} {regs.operator<<:din.lpi#1.dfm(50)} {regs.operator<<:din.lpi#1.dfm(51)} {regs.operator<<:din.lpi#1.dfm(52)} {regs.operator<<:din.lpi#1.dfm(53)} {regs.operator<<:din.lpi#1.dfm(54)} {regs.operator<<:din.lpi#1.dfm(55)} {regs.operator<<:din.lpi#1.dfm(56)} {regs.operator<<:din.lpi#1.dfm(57)} {regs.operator<<:din.lpi#1.dfm(58)} {regs.operator<<:din.lpi#1.dfm(59)} {regs.operator<<:din.lpi#1.dfm(60)} {regs.operator<<:din.lpi#1.dfm(61)} {regs.operator<<:din.lpi#1.dfm(62)} {regs.operator<<:din.lpi#1.dfm(63)} {regs.operator<<:din.lpi#1.dfm(64)} {regs.operator<<:din.lpi#1.dfm(65)} {regs.operator<<:din.lpi#1.dfm(66)} {regs.operator<<:din.lpi#1.dfm(67)} {regs.operator<<:din.lpi#1.dfm(68)} {regs.operator<<:din.lpi#1.dfm(69)} {regs.operator<<:din.lpi#1.dfm(70)} {regs.operator<<:din.lpi#1.dfm(71)} {regs.operator<<:din.lpi#1.dfm(72)} {regs.operator<<:din.lpi#1.dfm(73)} {regs.operator<<:din.lpi#1.dfm(74)} {regs.operator<<:din.lpi#1.dfm(75)} {regs.operator<<:din.lpi#1.dfm(76)} {regs.operator<<:din.lpi#1.dfm(77)} {regs.operator<<:din.lpi#1.dfm(78)} {regs.operator<<:din.lpi#1.dfm(79)} {regs.operator<<:din.lpi#1.dfm(80)} {regs.operator<<:din.lpi#1.dfm(81)} {regs.operator<<:din.lpi#1.dfm(82)} {regs.operator<<:din.lpi#1.dfm(83)} {regs.operator<<:din.lpi#1.dfm(84)} {regs.operator<<:din.lpi#1.dfm(85)} {regs.operator<<:din.lpi#1.dfm(86)} {regs.operator<<:din.lpi#1.dfm(87)} {regs.operator<<:din.lpi#1.dfm(88)} {regs.operator<<:din.lpi#1.dfm(89)} -attr xrf 18644 -attr oid 26 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(0)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(1)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(2)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(3)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(4)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(5)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(6)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(7)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(8)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(9)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(10)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(11)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(12)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(13)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(14)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#5.sva#3(15)} -attr vt d
load netBundle {AbsAndMax:AbsAndMax:return#5.sva#3} 16 {AbsAndMax:AbsAndMax:return#5.sva#3(0)} {AbsAndMax:AbsAndMax:return#5.sva#3(1)} {AbsAndMax:AbsAndMax:return#5.sva#3(2)} {AbsAndMax:AbsAndMax:return#5.sva#3(3)} {AbsAndMax:AbsAndMax:return#5.sva#3(4)} {AbsAndMax:AbsAndMax:return#5.sva#3(5)} {AbsAndMax:AbsAndMax:return#5.sva#3(6)} {AbsAndMax:AbsAndMax:return#5.sva#3(7)} {AbsAndMax:AbsAndMax:return#5.sva#3(8)} {AbsAndMax:AbsAndMax:return#5.sva#3(9)} {AbsAndMax:AbsAndMax:return#5.sva#3(10)} {AbsAndMax:AbsAndMax:return#5.sva#3(11)} {AbsAndMax:AbsAndMax:return#5.sva#3(12)} {AbsAndMax:AbsAndMax:return#5.sva#3(13)} {AbsAndMax:AbsAndMax:return#5.sva#3(14)} {AbsAndMax:AbsAndMax:return#5.sva#3(15)} -attr xrf 18645 -attr oid 27 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(0)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(1)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(2)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(3)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(4)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(5)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(6)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(7)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(8)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(9)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(10)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(11)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(12)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(13)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(14)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#4.sva#3(15)} -attr vt d
load netBundle {AbsAndMax:AbsAndMax:return#4.sva#3} 16 {AbsAndMax:AbsAndMax:return#4.sva#3(0)} {AbsAndMax:AbsAndMax:return#4.sva#3(1)} {AbsAndMax:AbsAndMax:return#4.sva#3(2)} {AbsAndMax:AbsAndMax:return#4.sva#3(3)} {AbsAndMax:AbsAndMax:return#4.sva#3(4)} {AbsAndMax:AbsAndMax:return#4.sva#3(5)} {AbsAndMax:AbsAndMax:return#4.sva#3(6)} {AbsAndMax:AbsAndMax:return#4.sva#3(7)} {AbsAndMax:AbsAndMax:return#4.sva#3(8)} {AbsAndMax:AbsAndMax:return#4.sva#3(9)} {AbsAndMax:AbsAndMax:return#4.sva#3(10)} {AbsAndMax:AbsAndMax:return#4.sva#3(11)} {AbsAndMax:AbsAndMax:return#4.sva#3(12)} {AbsAndMax:AbsAndMax:return#4.sva#3(13)} {AbsAndMax:AbsAndMax:return#4.sva#3(14)} {AbsAndMax:AbsAndMax:return#4.sva#3(15)} -attr xrf 18646 -attr oid 28 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(0)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(1)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(2)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(3)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(4)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(5)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(6)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(7)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(8)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(9)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(10)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(11)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(12)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(13)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(14)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#3.sva#3(15)} -attr vt d
load netBundle {AbsAndMax:AbsAndMax:return#3.sva#3} 16 {AbsAndMax:AbsAndMax:return#3.sva#3(0)} {AbsAndMax:AbsAndMax:return#3.sva#3(1)} {AbsAndMax:AbsAndMax:return#3.sva#3(2)} {AbsAndMax:AbsAndMax:return#3.sva#3(3)} {AbsAndMax:AbsAndMax:return#3.sva#3(4)} {AbsAndMax:AbsAndMax:return#3.sva#3(5)} {AbsAndMax:AbsAndMax:return#3.sva#3(6)} {AbsAndMax:AbsAndMax:return#3.sva#3(7)} {AbsAndMax:AbsAndMax:return#3.sva#3(8)} {AbsAndMax:AbsAndMax:return#3.sva#3(9)} {AbsAndMax:AbsAndMax:return#3.sva#3(10)} {AbsAndMax:AbsAndMax:return#3.sva#3(11)} {AbsAndMax:AbsAndMax:return#3.sva#3(12)} {AbsAndMax:AbsAndMax:return#3.sva#3(13)} {AbsAndMax:AbsAndMax:return#3.sva#3(14)} {AbsAndMax:AbsAndMax:return#3.sva#3(15)} -attr xrf 18647 -attr oid 29 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(0)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(1)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(2)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(3)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(4)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(5)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(6)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(7)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(8)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(9)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(10)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(11)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(12)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(13)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(14)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#2.sva#3(15)} -attr vt d
load netBundle {AbsAndMax:AbsAndMax:return#2.sva#3} 16 {AbsAndMax:AbsAndMax:return#2.sva#3(0)} {AbsAndMax:AbsAndMax:return#2.sva#3(1)} {AbsAndMax:AbsAndMax:return#2.sva#3(2)} {AbsAndMax:AbsAndMax:return#2.sva#3(3)} {AbsAndMax:AbsAndMax:return#2.sva#3(4)} {AbsAndMax:AbsAndMax:return#2.sva#3(5)} {AbsAndMax:AbsAndMax:return#2.sva#3(6)} {AbsAndMax:AbsAndMax:return#2.sva#3(7)} {AbsAndMax:AbsAndMax:return#2.sva#3(8)} {AbsAndMax:AbsAndMax:return#2.sva#3(9)} {AbsAndMax:AbsAndMax:return#2.sva#3(10)} {AbsAndMax:AbsAndMax:return#2.sva#3(11)} {AbsAndMax:AbsAndMax:return#2.sva#3(12)} {AbsAndMax:AbsAndMax:return#2.sva#3(13)} {AbsAndMax:AbsAndMax:return#2.sva#3(14)} {AbsAndMax:AbsAndMax:return#2.sva#3(15)} -attr xrf 18648 -attr oid 30 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(0)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(1)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(2)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(3)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(4)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(5)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(6)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(7)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(8)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(9)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(10)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(11)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(12)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(13)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(14)} -attr vt d
load net {AbsAndMax:AbsAndMax:return#1.sva#3(15)} -attr vt d
load netBundle {AbsAndMax:AbsAndMax:return#1.sva#3} 16 {AbsAndMax:AbsAndMax:return#1.sva#3(0)} {AbsAndMax:AbsAndMax:return#1.sva#3(1)} {AbsAndMax:AbsAndMax:return#1.sva#3(2)} {AbsAndMax:AbsAndMax:return#1.sva#3(3)} {AbsAndMax:AbsAndMax:return#1.sva#3(4)} {AbsAndMax:AbsAndMax:return#1.sva#3(5)} {AbsAndMax:AbsAndMax:return#1.sva#3(6)} {AbsAndMax:AbsAndMax:return#1.sva#3(7)} {AbsAndMax:AbsAndMax:return#1.sva#3(8)} {AbsAndMax:AbsAndMax:return#1.sva#3(9)} {AbsAndMax:AbsAndMax:return#1.sva#3(10)} {AbsAndMax:AbsAndMax:return#1.sva#3(11)} {AbsAndMax:AbsAndMax:return#1.sva#3(12)} {AbsAndMax:AbsAndMax:return#1.sva#3(13)} {AbsAndMax:AbsAndMax:return#1.sva#3(14)} {AbsAndMax:AbsAndMax:return#1.sva#3(15)} -attr xrf 18649 -attr oid 31 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(0)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(1)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(2)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(3)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(4)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(5)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(6)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(7)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(8)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(9)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(10)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(11)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(12)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(13)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(14)} -attr vt d
load net {AbsAndMax:AbsAndMax:return.sva#3(15)} -attr vt d
load netBundle {AbsAndMax:AbsAndMax:return.sva#3} 16 {AbsAndMax:AbsAndMax:return.sva#3(0)} {AbsAndMax:AbsAndMax:return.sva#3(1)} {AbsAndMax:AbsAndMax:return.sva#3(2)} {AbsAndMax:AbsAndMax:return.sva#3(3)} {AbsAndMax:AbsAndMax:return.sva#3(4)} {AbsAndMax:AbsAndMax:return.sva#3(5)} {AbsAndMax:AbsAndMax:return.sva#3(6)} {AbsAndMax:AbsAndMax:return.sva#3(7)} {AbsAndMax:AbsAndMax:return.sva#3(8)} {AbsAndMax:AbsAndMax:return.sva#3(9)} {AbsAndMax:AbsAndMax:return.sva#3(10)} {AbsAndMax:AbsAndMax:return.sva#3(11)} {AbsAndMax:AbsAndMax:return.sva#3(12)} {AbsAndMax:AbsAndMax:return.sva#3(13)} {AbsAndMax:AbsAndMax:return.sva#3(14)} {AbsAndMax:AbsAndMax:return.sva#3(15)} -attr xrf 18650 -attr oid 32 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {avg_x(0).lpi#1.dfm#3(0)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(1)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(2)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(3)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(4)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(5)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(6)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(7)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(8)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(9)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(10)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(11)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(12)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(13)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(14)} -attr vt d
load net {avg_x(0).lpi#1.dfm#3(15)} -attr vt d
load netBundle {avg_x(0).lpi#1.dfm#3} 16 {avg_x(0).lpi#1.dfm#3(0)} {avg_x(0).lpi#1.dfm#3(1)} {avg_x(0).lpi#1.dfm#3(2)} {avg_x(0).lpi#1.dfm#3(3)} {avg_x(0).lpi#1.dfm#3(4)} {avg_x(0).lpi#1.dfm#3(5)} {avg_x(0).lpi#1.dfm#3(6)} {avg_x(0).lpi#1.dfm#3(7)} {avg_x(0).lpi#1.dfm#3(8)} {avg_x(0).lpi#1.dfm#3(9)} {avg_x(0).lpi#1.dfm#3(10)} {avg_x(0).lpi#1.dfm#3(11)} {avg_x(0).lpi#1.dfm#3(12)} {avg_x(0).lpi#1.dfm#3(13)} {avg_x(0).lpi#1.dfm#3(14)} {avg_x(0).lpi#1.dfm#3(15)} -attr xrf 18651 -attr oid 33 -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(0)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(1)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(2)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(3)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(4)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(5)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(6)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(7)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(8)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(9)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(10)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(11)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(12)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(13)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(14)} -attr vt d
load net {avg_x(1).lpi#1.dfm#3(15)} -attr vt d
load netBundle {avg_x(1).lpi#1.dfm#3} 16 {avg_x(1).lpi#1.dfm#3(0)} {avg_x(1).lpi#1.dfm#3(1)} {avg_x(1).lpi#1.dfm#3(2)} {avg_x(1).lpi#1.dfm#3(3)} {avg_x(1).lpi#1.dfm#3(4)} {avg_x(1).lpi#1.dfm#3(5)} {avg_x(1).lpi#1.dfm#3(6)} {avg_x(1).lpi#1.dfm#3(7)} {avg_x(1).lpi#1.dfm#3(8)} {avg_x(1).lpi#1.dfm#3(9)} {avg_x(1).lpi#1.dfm#3(10)} {avg_x(1).lpi#1.dfm#3(11)} {avg_x(1).lpi#1.dfm#3(12)} {avg_x(1).lpi#1.dfm#3(13)} {avg_x(1).lpi#1.dfm#3(14)} {avg_x(1).lpi#1.dfm#3(15)} -attr xrf 18652 -attr oid 34 -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(0)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(1)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(2)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(3)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(4)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(5)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(6)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(7)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(8)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(9)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(10)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(11)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(12)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(13)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(14)} -attr vt d
load net {avg_x(2).lpi#1.dfm#3(15)} -attr vt d
load netBundle {avg_x(2).lpi#1.dfm#3} 16 {avg_x(2).lpi#1.dfm#3(0)} {avg_x(2).lpi#1.dfm#3(1)} {avg_x(2).lpi#1.dfm#3(2)} {avg_x(2).lpi#1.dfm#3(3)} {avg_x(2).lpi#1.dfm#3(4)} {avg_x(2).lpi#1.dfm#3(5)} {avg_x(2).lpi#1.dfm#3(6)} {avg_x(2).lpi#1.dfm#3(7)} {avg_x(2).lpi#1.dfm#3(8)} {avg_x(2).lpi#1.dfm#3(9)} {avg_x(2).lpi#1.dfm#3(10)} {avg_x(2).lpi#1.dfm#3(11)} {avg_x(2).lpi#1.dfm#3(12)} {avg_x(2).lpi#1.dfm#3(13)} {avg_x(2).lpi#1.dfm#3(14)} {avg_x(2).lpi#1.dfm#3(15)} -attr xrf 18653 -attr oid 35 -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(0)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(1)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(2)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(3)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(4)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(5)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(6)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(7)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(8)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(9)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(10)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(11)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(12)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(13)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(14)} -attr vt d
load net {avg_y(0).lpi#1.dfm#3(15)} -attr vt d
load netBundle {avg_y(0).lpi#1.dfm#3} 16 {avg_y(0).lpi#1.dfm#3(0)} {avg_y(0).lpi#1.dfm#3(1)} {avg_y(0).lpi#1.dfm#3(2)} {avg_y(0).lpi#1.dfm#3(3)} {avg_y(0).lpi#1.dfm#3(4)} {avg_y(0).lpi#1.dfm#3(5)} {avg_y(0).lpi#1.dfm#3(6)} {avg_y(0).lpi#1.dfm#3(7)} {avg_y(0).lpi#1.dfm#3(8)} {avg_y(0).lpi#1.dfm#3(9)} {avg_y(0).lpi#1.dfm#3(10)} {avg_y(0).lpi#1.dfm#3(11)} {avg_y(0).lpi#1.dfm#3(12)} {avg_y(0).lpi#1.dfm#3(13)} {avg_y(0).lpi#1.dfm#3(14)} {avg_y(0).lpi#1.dfm#3(15)} -attr xrf 18654 -attr oid 36 -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(0)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(1)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(2)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(3)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(4)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(5)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(6)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(7)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(8)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(9)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(10)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(11)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(12)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(13)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(14)} -attr vt d
load net {avg_y(1).lpi#1.dfm#3(15)} -attr vt d
load netBundle {avg_y(1).lpi#1.dfm#3} 16 {avg_y(1).lpi#1.dfm#3(0)} {avg_y(1).lpi#1.dfm#3(1)} {avg_y(1).lpi#1.dfm#3(2)} {avg_y(1).lpi#1.dfm#3(3)} {avg_y(1).lpi#1.dfm#3(4)} {avg_y(1).lpi#1.dfm#3(5)} {avg_y(1).lpi#1.dfm#3(6)} {avg_y(1).lpi#1.dfm#3(7)} {avg_y(1).lpi#1.dfm#3(8)} {avg_y(1).lpi#1.dfm#3(9)} {avg_y(1).lpi#1.dfm#3(10)} {avg_y(1).lpi#1.dfm#3(11)} {avg_y(1).lpi#1.dfm#3(12)} {avg_y(1).lpi#1.dfm#3(13)} {avg_y(1).lpi#1.dfm#3(14)} {avg_y(1).lpi#1.dfm#3(15)} -attr xrf 18655 -attr oid 37 -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(0)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(1)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(2)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(3)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(4)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(5)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(6)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(7)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(8)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(9)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(10)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(11)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(12)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(13)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(14)} -attr vt d
load net {avg_y(2).lpi#1.dfm#3(15)} -attr vt d
load netBundle {avg_y(2).lpi#1.dfm#3} 16 {avg_y(2).lpi#1.dfm#3(0)} {avg_y(2).lpi#1.dfm#3(1)} {avg_y(2).lpi#1.dfm#3(2)} {avg_y(2).lpi#1.dfm#3(3)} {avg_y(2).lpi#1.dfm#3(4)} {avg_y(2).lpi#1.dfm#3(5)} {avg_y(2).lpi#1.dfm#3(6)} {avg_y(2).lpi#1.dfm#3(7)} {avg_y(2).lpi#1.dfm#3(8)} {avg_y(2).lpi#1.dfm#3(9)} {avg_y(2).lpi#1.dfm#3(10)} {avg_y(2).lpi#1.dfm#3(11)} {avg_y(2).lpi#1.dfm#3(12)} {avg_y(2).lpi#1.dfm#3(13)} {avg_y(2).lpi#1.dfm#3(14)} {avg_y(2).lpi#1.dfm#3(15)} -attr xrf 18656 -attr oid 38 -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {AbsAndMax:else:else:slc(redx).itm#1(0)} -attr vt d
load net {AbsAndMax:else:else:slc(redx).itm#1(1)} -attr vt d
load net {AbsAndMax:else:else:slc(redx).itm#1(2)} -attr vt d
load net {AbsAndMax:else:else:slc(redx).itm#1(3)} -attr vt d
load net {AbsAndMax:else:else:slc(redx).itm#1(4)} -attr vt d
load net {AbsAndMax:else:else:slc(redx).itm#1(5)} -attr vt d
load net {AbsAndMax:else:else:slc(redx).itm#1(6)} -attr vt d
load net {AbsAndMax:else:else:slc(redx).itm#1(7)} -attr vt d
load net {AbsAndMax:else:else:slc(redx).itm#1(8)} -attr vt d
load net {AbsAndMax:else:else:slc(redx).itm#1(9)} -attr vt d
load netBundle {AbsAndMax:else:else:slc(redx).itm#1} 10 {AbsAndMax:else:else:slc(redx).itm#1(0)} {AbsAndMax:else:else:slc(redx).itm#1(1)} {AbsAndMax:else:else:slc(redx).itm#1(2)} {AbsAndMax:else:else:slc(redx).itm#1(3)} {AbsAndMax:else:else:slc(redx).itm#1(4)} {AbsAndMax:else:else:slc(redx).itm#1(5)} {AbsAndMax:else:else:slc(redx).itm#1(6)} {AbsAndMax:else:else:slc(redx).itm#1(7)} {AbsAndMax:else:else:slc(redx).itm#1(8)} {AbsAndMax:else:else:slc(redx).itm#1(9)} -attr xrf 18657 -attr oid 39 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:else:slc(redx).itm#1}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(0)} -attr vt d
load net {AbsAndMax#1:else:else:slc(redy).itm#1(1)} -attr vt d
load net {AbsAndMax#1:else:else:slc(redy).itm#1(2)} -attr vt d
load net {AbsAndMax#1:else:else:slc(redy).itm#1(3)} -attr vt d
load net {AbsAndMax#1:else:else:slc(redy).itm#1(4)} -attr vt d
load net {AbsAndMax#1:else:else:slc(redy).itm#1(5)} -attr vt d
load net {AbsAndMax#1:else:else:slc(redy).itm#1(6)} -attr vt d
load net {AbsAndMax#1:else:else:slc(redy).itm#1(7)} -attr vt d
load net {AbsAndMax#1:else:else:slc(redy).itm#1(8)} -attr vt d
load net {AbsAndMax#1:else:else:slc(redy).itm#1(9)} -attr vt d
load netBundle {AbsAndMax#1:else:else:slc(redy).itm#1} 10 {AbsAndMax#1:else:else:slc(redy).itm#1(0)} {AbsAndMax#1:else:else:slc(redy).itm#1(1)} {AbsAndMax#1:else:else:slc(redy).itm#1(2)} {AbsAndMax#1:else:else:slc(redy).itm#1(3)} {AbsAndMax#1:else:else:slc(redy).itm#1(4)} {AbsAndMax#1:else:else:slc(redy).itm#1(5)} {AbsAndMax#1:else:else:slc(redy).itm#1(6)} {AbsAndMax#1:else:else:slc(redy).itm#1(7)} {AbsAndMax#1:else:else:slc(redy).itm#1(8)} {AbsAndMax#1:else:else:slc(redy).itm#1(9)} -attr xrf 18658 -attr oid 40 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:else:slc(redy).itm#1}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(0)} -attr vt d
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(1)} -attr vt d
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(2)} -attr vt d
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(3)} -attr vt d
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(4)} -attr vt d
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(5)} -attr vt d
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(6)} -attr vt d
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(7)} -attr vt d
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(8)} -attr vt d
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(9)} -attr vt d
load netBundle {AbsAndMax#4:else:else:slc(bluex).itm#1} 10 {AbsAndMax#4:else:else:slc(bluex).itm#1(0)} {AbsAndMax#4:else:else:slc(bluex).itm#1(1)} {AbsAndMax#4:else:else:slc(bluex).itm#1(2)} {AbsAndMax#4:else:else:slc(bluex).itm#1(3)} {AbsAndMax#4:else:else:slc(bluex).itm#1(4)} {AbsAndMax#4:else:else:slc(bluex).itm#1(5)} {AbsAndMax#4:else:else:slc(bluex).itm#1(6)} {AbsAndMax#4:else:else:slc(bluex).itm#1(7)} {AbsAndMax#4:else:else:slc(bluex).itm#1(8)} {AbsAndMax#4:else:else:slc(bluex).itm#1(9)} -attr xrf 18659 -attr oid 41 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:else:slc(bluex).itm#1}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(0)} -attr vt d
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(1)} -attr vt d
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(2)} -attr vt d
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(3)} -attr vt d
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(4)} -attr vt d
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(5)} -attr vt d
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(6)} -attr vt d
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(7)} -attr vt d
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(8)} -attr vt d
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(9)} -attr vt d
load netBundle {AbsAndMax#5:else:else:slc(bluey).itm#1} 10 {AbsAndMax#5:else:else:slc(bluey).itm#1(0)} {AbsAndMax#5:else:else:slc(bluey).itm#1(1)} {AbsAndMax#5:else:else:slc(bluey).itm#1(2)} {AbsAndMax#5:else:else:slc(bluey).itm#1(3)} {AbsAndMax#5:else:else:slc(bluey).itm#1(4)} {AbsAndMax#5:else:else:slc(bluey).itm#1(5)} {AbsAndMax#5:else:else:slc(bluey).itm#1(6)} {AbsAndMax#5:else:else:slc(bluey).itm#1(7)} {AbsAndMax#5:else:else:slc(bluey).itm#1(8)} {AbsAndMax#5:else:else:slc(bluey).itm#1(9)} -attr xrf 18660 -attr oid 42 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:else:slc(bluey).itm#1}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(0)} -attr vt d
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(1)} -attr vt d
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(2)} -attr vt d
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(3)} -attr vt d
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(4)} -attr vt d
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(5)} -attr vt d
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(6)} -attr vt d
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(7)} -attr vt d
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(8)} -attr vt d
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(9)} -attr vt d
load netBundle {AbsAndMax#2:else:else:slc(greenx).itm#1} 10 {AbsAndMax#2:else:else:slc(greenx).itm#1(0)} {AbsAndMax#2:else:else:slc(greenx).itm#1(1)} {AbsAndMax#2:else:else:slc(greenx).itm#1(2)} {AbsAndMax#2:else:else:slc(greenx).itm#1(3)} {AbsAndMax#2:else:else:slc(greenx).itm#1(4)} {AbsAndMax#2:else:else:slc(greenx).itm#1(5)} {AbsAndMax#2:else:else:slc(greenx).itm#1(6)} {AbsAndMax#2:else:else:slc(greenx).itm#1(7)} {AbsAndMax#2:else:else:slc(greenx).itm#1(8)} {AbsAndMax#2:else:else:slc(greenx).itm#1(9)} -attr xrf 18661 -attr oid 43 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:else:slc(greenx).itm#1}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(0)} -attr vt d
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(1)} -attr vt d
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(2)} -attr vt d
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(3)} -attr vt d
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(4)} -attr vt d
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(5)} -attr vt d
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(6)} -attr vt d
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(7)} -attr vt d
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(8)} -attr vt d
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(9)} -attr vt d
load netBundle {AbsAndMax#3:else:else:slc(greeny).itm#1} 10 {AbsAndMax#3:else:else:slc(greeny).itm#1(0)} {AbsAndMax#3:else:else:slc(greeny).itm#1(1)} {AbsAndMax#3:else:else:slc(greeny).itm#1(2)} {AbsAndMax#3:else:else:slc(greeny).itm#1(3)} {AbsAndMax#3:else:else:slc(greeny).itm#1(4)} {AbsAndMax#3:else:else:slc(greeny).itm#1(5)} {AbsAndMax#3:else:else:slc(greeny).itm#1(6)} {AbsAndMax#3:else:else:slc(greeny).itm#1(7)} {AbsAndMax#3:else:else:slc(greeny).itm#1(8)} {AbsAndMax#3:else:else:slc(greeny).itm#1(9)} -attr xrf 18662 -attr oid 44 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:else:slc(greeny).itm#1}
load net {FRAME:acc#32.itm#1(0)} -attr vt d
load net {FRAME:acc#32.itm#1(1)} -attr vt d
load net {FRAME:acc#32.itm#1(2)} -attr vt d
load net {FRAME:acc#32.itm#1(3)} -attr vt d
load net {FRAME:acc#32.itm#1(4)} -attr vt d
load net {FRAME:acc#32.itm#1(5)} -attr vt d
load net {FRAME:acc#32.itm#1(6)} -attr vt d
load net {FRAME:acc#32.itm#1(7)} -attr vt d
load net {FRAME:acc#32.itm#1(8)} -attr vt d
load net {FRAME:acc#32.itm#1(9)} -attr vt d
load net {FRAME:acc#32.itm#1(10)} -attr vt d
load net {FRAME:acc#32.itm#1(11)} -attr vt d
load net {FRAME:acc#32.itm#1(12)} -attr vt d
load net {FRAME:acc#32.itm#1(13)} -attr vt d
load net {FRAME:acc#32.itm#1(14)} -attr vt d
load net {FRAME:acc#32.itm#1(15)} -attr vt d
load netBundle {FRAME:acc#32.itm#1} 16 {FRAME:acc#32.itm#1(0)} {FRAME:acc#32.itm#1(1)} {FRAME:acc#32.itm#1(2)} {FRAME:acc#32.itm#1(3)} {FRAME:acc#32.itm#1(4)} {FRAME:acc#32.itm#1(5)} {FRAME:acc#32.itm#1(6)} {FRAME:acc#32.itm#1(7)} {FRAME:acc#32.itm#1(8)} {FRAME:acc#32.itm#1(9)} {FRAME:acc#32.itm#1(10)} {FRAME:acc#32.itm#1(11)} {FRAME:acc#32.itm#1(12)} {FRAME:acc#32.itm#1(13)} {FRAME:acc#32.itm#1(14)} {FRAME:acc#32.itm#1(15)} -attr xrf 18663 -attr oid 45 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:slc#19.itm#1(0)} -attr vt d
load net {FRAME:slc#19.itm#1(1)} -attr vt d
load net {FRAME:slc#19.itm#1(2)} -attr vt d
load net {FRAME:slc#19.itm#1(3)} -attr vt d
load net {FRAME:slc#19.itm#1(4)} -attr vt d
load net {FRAME:slc#19.itm#1(5)} -attr vt d
load net {FRAME:slc#19.itm#1(6)} -attr vt d
load net {FRAME:slc#19.itm#1(7)} -attr vt d
load net {FRAME:slc#19.itm#1(8)} -attr vt d
load netBundle {FRAME:slc#19.itm#1} 9 {FRAME:slc#19.itm#1(0)} {FRAME:slc#19.itm#1(1)} {FRAME:slc#19.itm#1(2)} {FRAME:slc#19.itm#1(3)} {FRAME:slc#19.itm#1(4)} {FRAME:slc#19.itm#1(5)} {FRAME:slc#19.itm#1(6)} {FRAME:slc#19.itm#1(7)} {FRAME:slc#19.itm#1(8)} -attr xrf 18664 -attr oid 46 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {ACC_GX:for:slc#15.itm#1(0)} -attr vt d
load net {ACC_GX:for:slc#15.itm#1(1)} -attr vt d
load net {ACC_GX:for:slc#15.itm#1(2)} -attr vt d
load netBundle {ACC_GX:for:slc#15.itm#1} 3 {ACC_GX:for:slc#15.itm#1(0)} {ACC_GX:for:slc#15.itm#1(1)} {ACC_GX:for:slc#15.itm#1(2)} -attr xrf 18665 -attr oid 47 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#15.itm#1}
load net {ACC_GX:for:acc#50.itm#1(0)} -attr vt d
load net {ACC_GX:for:acc#50.itm#1(1)} -attr vt d
load net {ACC_GX:for:acc#50.itm#1(2)} -attr vt d
load net {ACC_GX:for:acc#50.itm#1(3)} -attr vt d
load net {ACC_GX:for:acc#50.itm#1(4)} -attr vt d
load net {ACC_GX:for:acc#50.itm#1(5)} -attr vt d
load net {ACC_GX:for:acc#50.itm#1(6)} -attr vt d
load net {ACC_GX:for:acc#50.itm#1(7)} -attr vt d
load net {ACC_GX:for:acc#50.itm#1(8)} -attr vt d
load net {ACC_GX:for:acc#50.itm#1(9)} -attr vt d
load netBundle {ACC_GX:for:acc#50.itm#1} 10 {ACC_GX:for:acc#50.itm#1(0)} {ACC_GX:for:acc#50.itm#1(1)} {ACC_GX:for:acc#50.itm#1(2)} {ACC_GX:for:acc#50.itm#1(3)} {ACC_GX:for:acc#50.itm#1(4)} {ACC_GX:for:acc#50.itm#1(5)} {ACC_GX:for:acc#50.itm#1(6)} {ACC_GX:for:acc#50.itm#1(7)} {ACC_GX:for:acc#50.itm#1(8)} {ACC_GX:for:acc#50.itm#1(9)} -attr xrf 18666 -attr oid 48 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:slc#20.itm#1(0)} -attr vt d
load net {ACC_GX:for:slc#20.itm#1(1)} -attr vt d
load net {ACC_GX:for:slc#20.itm#1(2)} -attr vt d
load netBundle {ACC_GX:for:slc#20.itm#1} 3 {ACC_GX:for:slc#20.itm#1(0)} {ACC_GX:for:slc#20.itm#1(1)} {ACC_GX:for:slc#20.itm#1(2)} -attr xrf 18667 -attr oid 49 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#20.itm#1}
load net {ACC_GX:for:slc#19.itm#1(0)} -attr vt d
load net {ACC_GX:for:slc#19.itm#1(1)} -attr vt d
load net {ACC_GX:for:slc#19.itm#1(2)} -attr vt d
load netBundle {ACC_GX:for:slc#19.itm#1} 3 {ACC_GX:for:slc#19.itm#1(0)} {ACC_GX:for:slc#19.itm#1(1)} {ACC_GX:for:slc#19.itm#1(2)} -attr xrf 18668 -attr oid 50 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#19.itm#1}
load net {ACC_GX:for:slc#18.itm#1(0)} -attr vt d
load net {ACC_GX:for:slc#18.itm#1(1)} -attr vt d
load net {ACC_GX:for:slc#18.itm#1(2)} -attr vt d
load netBundle {ACC_GX:for:slc#18.itm#1} 3 {ACC_GX:for:slc#18.itm#1(0)} {ACC_GX:for:slc#18.itm#1(1)} {ACC_GX:for:slc#18.itm#1(2)} -attr xrf 18669 -attr oid 51 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#18.itm#1}
load net {ACC_GX:for:slc#17.itm#1(0)} -attr vt d
load net {ACC_GX:for:slc#17.itm#1(1)} -attr vt d
load net {ACC_GX:for:slc#17.itm#1(2)} -attr vt d
load netBundle {ACC_GX:for:slc#17.itm#1} 3 {ACC_GX:for:slc#17.itm#1(0)} {ACC_GX:for:slc#17.itm#1(1)} {ACC_GX:for:slc#17.itm#1(2)} -attr xrf 18670 -attr oid 52 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#17.itm#1}
load net {ACC_GX:for:slc#21.itm#1(0)} -attr vt d
load net {ACC_GX:for:slc#21.itm#1(1)} -attr vt d
load net {ACC_GX:for:slc#21.itm#1(2)} -attr vt d
load net {ACC_GX:for:slc#21.itm#1(3)} -attr vt d
load netBundle {ACC_GX:for:slc#21.itm#1} 4 {ACC_GX:for:slc#21.itm#1(0)} {ACC_GX:for:slc#21.itm#1(1)} {ACC_GX:for:slc#21.itm#1(2)} {ACC_GX:for:slc#21.itm#1(3)} -attr xrf 18671 -attr oid 53 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#21.itm#1}
load net {ACC_GX:for:mux#11.itm#1(0)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(1)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(2)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(3)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(4)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(5)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(6)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(7)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(8)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(9)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(10)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(11)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(12)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(13)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(14)} -attr vt d
load net {ACC_GX:for:mux#11.itm#1(15)} -attr vt d
load netBundle {ACC_GX:for:mux#11.itm#1} 16 {ACC_GX:for:mux#11.itm#1(0)} {ACC_GX:for:mux#11.itm#1(1)} {ACC_GX:for:mux#11.itm#1(2)} {ACC_GX:for:mux#11.itm#1(3)} {ACC_GX:for:mux#11.itm#1(4)} {ACC_GX:for:mux#11.itm#1(5)} {ACC_GX:for:mux#11.itm#1(6)} {ACC_GX:for:mux#11.itm#1(7)} {ACC_GX:for:mux#11.itm#1(8)} {ACC_GX:for:mux#11.itm#1(9)} {ACC_GX:for:mux#11.itm#1(10)} {ACC_GX:for:mux#11.itm#1(11)} {ACC_GX:for:mux#11.itm#1(12)} {ACC_GX:for:mux#11.itm#1(13)} {ACC_GX:for:mux#11.itm#1(14)} {ACC_GX:for:mux#11.itm#1(15)} -attr xrf 18672 -attr oid 54 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GY:for:slc#15.itm#1(0)} -attr vt d
load net {ACC_GY:for:slc#15.itm#1(1)} -attr vt d
load net {ACC_GY:for:slc#15.itm#1(2)} -attr vt d
load netBundle {ACC_GY:for:slc#15.itm#1} 3 {ACC_GY:for:slc#15.itm#1(0)} {ACC_GY:for:slc#15.itm#1(1)} {ACC_GY:for:slc#15.itm#1(2)} -attr xrf 18673 -attr oid 55 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#15.itm#1}
load net {ACC_GY:for:acc#50.itm#1(0)} -attr vt d
load net {ACC_GY:for:acc#50.itm#1(1)} -attr vt d
load net {ACC_GY:for:acc#50.itm#1(2)} -attr vt d
load net {ACC_GY:for:acc#50.itm#1(3)} -attr vt d
load net {ACC_GY:for:acc#50.itm#1(4)} -attr vt d
load net {ACC_GY:for:acc#50.itm#1(5)} -attr vt d
load net {ACC_GY:for:acc#50.itm#1(6)} -attr vt d
load net {ACC_GY:for:acc#50.itm#1(7)} -attr vt d
load net {ACC_GY:for:acc#50.itm#1(8)} -attr vt d
load net {ACC_GY:for:acc#50.itm#1(9)} -attr vt d
load netBundle {ACC_GY:for:acc#50.itm#1} 10 {ACC_GY:for:acc#50.itm#1(0)} {ACC_GY:for:acc#50.itm#1(1)} {ACC_GY:for:acc#50.itm#1(2)} {ACC_GY:for:acc#50.itm#1(3)} {ACC_GY:for:acc#50.itm#1(4)} {ACC_GY:for:acc#50.itm#1(5)} {ACC_GY:for:acc#50.itm#1(6)} {ACC_GY:for:acc#50.itm#1(7)} {ACC_GY:for:acc#50.itm#1(8)} {ACC_GY:for:acc#50.itm#1(9)} -attr xrf 18674 -attr oid 56 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:slc#20.itm#1(0)} -attr vt d
load net {ACC_GY:for:slc#20.itm#1(1)} -attr vt d
load net {ACC_GY:for:slc#20.itm#1(2)} -attr vt d
load netBundle {ACC_GY:for:slc#20.itm#1} 3 {ACC_GY:for:slc#20.itm#1(0)} {ACC_GY:for:slc#20.itm#1(1)} {ACC_GY:for:slc#20.itm#1(2)} -attr xrf 18675 -attr oid 57 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#20.itm#1}
load net {ACC_GY:for:slc#19.itm#1(0)} -attr vt d
load net {ACC_GY:for:slc#19.itm#1(1)} -attr vt d
load net {ACC_GY:for:slc#19.itm#1(2)} -attr vt d
load netBundle {ACC_GY:for:slc#19.itm#1} 3 {ACC_GY:for:slc#19.itm#1(0)} {ACC_GY:for:slc#19.itm#1(1)} {ACC_GY:for:slc#19.itm#1(2)} -attr xrf 18676 -attr oid 58 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#19.itm#1}
load net {ACC_GY:for:slc#18.itm#1(0)} -attr vt d
load net {ACC_GY:for:slc#18.itm#1(1)} -attr vt d
load net {ACC_GY:for:slc#18.itm#1(2)} -attr vt d
load netBundle {ACC_GY:for:slc#18.itm#1} 3 {ACC_GY:for:slc#18.itm#1(0)} {ACC_GY:for:slc#18.itm#1(1)} {ACC_GY:for:slc#18.itm#1(2)} -attr xrf 18677 -attr oid 59 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#18.itm#1}
load net {ACC_GY:for:slc#17.itm#1(0)} -attr vt d
load net {ACC_GY:for:slc#17.itm#1(1)} -attr vt d
load net {ACC_GY:for:slc#17.itm#1(2)} -attr vt d
load netBundle {ACC_GY:for:slc#17.itm#1} 3 {ACC_GY:for:slc#17.itm#1(0)} {ACC_GY:for:slc#17.itm#1(1)} {ACC_GY:for:slc#17.itm#1(2)} -attr xrf 18678 -attr oid 60 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#17.itm#1}
load net {ACC_GY:for:slc#21.itm#1(0)} -attr vt d
load net {ACC_GY:for:slc#21.itm#1(1)} -attr vt d
load net {ACC_GY:for:slc#21.itm#1(2)} -attr vt d
load net {ACC_GY:for:slc#21.itm#1(3)} -attr vt d
load netBundle {ACC_GY:for:slc#21.itm#1} 4 {ACC_GY:for:slc#21.itm#1(0)} {ACC_GY:for:slc#21.itm#1(1)} {ACC_GY:for:slc#21.itm#1(2)} {ACC_GY:for:slc#21.itm#1(3)} -attr xrf 18679 -attr oid 61 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#21.itm#1}
load net {ACC_GY:for:mux#5.itm#1(0)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(1)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(2)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(3)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(4)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(5)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(6)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(7)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(8)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(9)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(10)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(11)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(12)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(13)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(14)} -attr vt d
load net {ACC_GY:for:mux#5.itm#1(15)} -attr vt d
load netBundle {ACC_GY:for:mux#5.itm#1} 16 {ACC_GY:for:mux#5.itm#1(0)} {ACC_GY:for:mux#5.itm#1(1)} {ACC_GY:for:mux#5.itm#1(2)} {ACC_GY:for:mux#5.itm#1(3)} {ACC_GY:for:mux#5.itm#1(4)} {ACC_GY:for:mux#5.itm#1(5)} {ACC_GY:for:mux#5.itm#1(6)} {ACC_GY:for:mux#5.itm#1(7)} {ACC_GY:for:mux#5.itm#1(8)} {ACC_GY:for:mux#5.itm#1(9)} {ACC_GY:for:mux#5.itm#1(10)} {ACC_GY:for:mux#5.itm#1(11)} {ACC_GY:for:mux#5.itm#1(12)} {ACC_GY:for:mux#5.itm#1(13)} {ACC_GY:for:mux#5.itm#1(14)} {ACC_GY:for:mux#5.itm#1(15)} -attr xrf 18680 -attr oid 62 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {SHIFT:i#1.lpi#3(0)} -attr vt d
load net {SHIFT:i#1.lpi#3(1)} -attr vt d
load netBundle {SHIFT:i#1.lpi#3} 2 {SHIFT:i#1.lpi#3(0)} {SHIFT:i#1.lpi#3(1)} -attr xrf 18681 -attr oid 63 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {FRAME:slc#18.itm#3(0)} -attr vt d
load net {FRAME:slc#18.itm#3(1)} -attr vt d
load net {FRAME:slc#18.itm#3(2)} -attr vt d
load net {FRAME:slc#18.itm#3(3)} -attr vt d
load net {FRAME:slc#18.itm#3(4)} -attr vt d
load net {FRAME:slc#18.itm#3(5)} -attr vt d
load net {FRAME:slc#18.itm#3(6)} -attr vt d
load netBundle {FRAME:slc#18.itm#3} 7 {FRAME:slc#18.itm#3(0)} {FRAME:slc#18.itm#3(1)} {FRAME:slc#18.itm#3(2)} {FRAME:slc#18.itm#3(3)} {FRAME:slc#18.itm#3(4)} {FRAME:slc#18.itm#3(5)} {FRAME:slc#18.itm#3(6)} -attr xrf 18682 -attr oid 64 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#18.itm#3}
load net {ACC_GX:for:acc#45.itm#3(0)} -attr vt d
load net {ACC_GX:for:acc#45.itm#3(1)} -attr vt d
load net {ACC_GX:for:acc#45.itm#3(2)} -attr vt d
load net {ACC_GX:for:acc#45.itm#3(3)} -attr vt d
load netBundle {ACC_GX:for:acc#45.itm#3} 4 {ACC_GX:for:acc#45.itm#3(0)} {ACC_GX:for:acc#45.itm#3(1)} {ACC_GX:for:acc#45.itm#3(2)} {ACC_GX:for:acc#45.itm#3(3)} -attr xrf 18683 -attr oid 65 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#45.itm#3}
load net {ACC_GY:for:acc#45.itm#3(0)} -attr vt d
load net {ACC_GY:for:acc#45.itm#3(1)} -attr vt d
load net {ACC_GY:for:acc#45.itm#3(2)} -attr vt d
load net {ACC_GY:for:acc#45.itm#3(3)} -attr vt d
load netBundle {ACC_GY:for:acc#45.itm#3} 4 {ACC_GY:for:acc#45.itm#3(0)} {ACC_GY:for:acc#45.itm#3(1)} {ACC_GY:for:acc#45.itm#3(2)} {ACC_GY:for:acc#45.itm#3(3)} -attr xrf 18684 -attr oid 66 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#45.itm#3}
load net {FRAME:a#5.sva(0)} -attr vt d
load net {FRAME:a#5.sva(1)} -attr vt d
load netBundle {FRAME:a#5.sva} 2 {FRAME:a#5.sva(0)} {FRAME:a#5.sva(1)} -attr xrf 18685 -attr oid 67 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load net {FRAME:a#6.sva(0)} -attr vt d
load net {FRAME:a#6.sva(1)} -attr vt d
load netBundle {FRAME:a#6.sva} 2 {FRAME:a#6.sva(0)} {FRAME:a#6.sva(1)} -attr xrf 18686 -attr oid 68 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load net {AbsAndMax:x#8.sva(0)} -attr vt d
load net {AbsAndMax:x#8.sva(1)} -attr vt d
load net {AbsAndMax:x#8.sva(2)} -attr vt d
load net {AbsAndMax:x#8.sva(3)} -attr vt d
load net {AbsAndMax:x#8.sva(4)} -attr vt d
load net {AbsAndMax:x#8.sva(5)} -attr vt d
load net {AbsAndMax:x#8.sva(6)} -attr vt d
load net {AbsAndMax:x#8.sva(7)} -attr vt d
load net {AbsAndMax:x#8.sva(8)} -attr vt d
load net {AbsAndMax:x#8.sva(9)} -attr vt d
load net {AbsAndMax:x#8.sva(10)} -attr vt d
load net {AbsAndMax:x#8.sva(11)} -attr vt d
load net {AbsAndMax:x#8.sva(12)} -attr vt d
load net {AbsAndMax:x#8.sva(13)} -attr vt d
load net {AbsAndMax:x#8.sva(14)} -attr vt d
load net {AbsAndMax:x#8.sva(15)} -attr vt d
load netBundle {AbsAndMax:x#8.sva} 16 {AbsAndMax:x#8.sva(0)} {AbsAndMax:x#8.sva(1)} {AbsAndMax:x#8.sva(2)} {AbsAndMax:x#8.sva(3)} {AbsAndMax:x#8.sva(4)} {AbsAndMax:x#8.sva(5)} {AbsAndMax:x#8.sva(6)} {AbsAndMax:x#8.sva(7)} {AbsAndMax:x#8.sva(8)} {AbsAndMax:x#8.sva(9)} {AbsAndMax:x#8.sva(10)} {AbsAndMax:x#8.sva(11)} {AbsAndMax:x#8.sva(12)} {AbsAndMax:x#8.sva(13)} {AbsAndMax:x#8.sva(14)} {AbsAndMax:x#8.sva(15)} -attr xrf 18687 -attr oid 69 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#7.sva(0)} -attr vt d
load net {AbsAndMax:x#7.sva(1)} -attr vt d
load net {AbsAndMax:x#7.sva(2)} -attr vt d
load net {AbsAndMax:x#7.sva(3)} -attr vt d
load net {AbsAndMax:x#7.sva(4)} -attr vt d
load net {AbsAndMax:x#7.sva(5)} -attr vt d
load net {AbsAndMax:x#7.sva(6)} -attr vt d
load net {AbsAndMax:x#7.sva(7)} -attr vt d
load net {AbsAndMax:x#7.sva(8)} -attr vt d
load net {AbsAndMax:x#7.sva(9)} -attr vt d
load net {AbsAndMax:x#7.sva(10)} -attr vt d
load net {AbsAndMax:x#7.sva(11)} -attr vt d
load net {AbsAndMax:x#7.sva(12)} -attr vt d
load net {AbsAndMax:x#7.sva(13)} -attr vt d
load net {AbsAndMax:x#7.sva(14)} -attr vt d
load net {AbsAndMax:x#7.sva(15)} -attr vt d
load netBundle {AbsAndMax:x#7.sva} 16 {AbsAndMax:x#7.sva(0)} {AbsAndMax:x#7.sva(1)} {AbsAndMax:x#7.sva(2)} {AbsAndMax:x#7.sva(3)} {AbsAndMax:x#7.sva(4)} {AbsAndMax:x#7.sva(5)} {AbsAndMax:x#7.sva(6)} {AbsAndMax:x#7.sva(7)} {AbsAndMax:x#7.sva(8)} {AbsAndMax:x#7.sva(9)} {AbsAndMax:x#7.sva(10)} {AbsAndMax:x#7.sva(11)} {AbsAndMax:x#7.sva(12)} {AbsAndMax:x#7.sva(13)} {AbsAndMax:x#7.sva(14)} {AbsAndMax:x#7.sva(15)} -attr xrf 18688 -attr oid 70 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#6.sva(0)} -attr vt d
load net {AbsAndMax:x#6.sva(1)} -attr vt d
load net {AbsAndMax:x#6.sva(2)} -attr vt d
load net {AbsAndMax:x#6.sva(3)} -attr vt d
load net {AbsAndMax:x#6.sva(4)} -attr vt d
load net {AbsAndMax:x#6.sva(5)} -attr vt d
load net {AbsAndMax:x#6.sva(6)} -attr vt d
load net {AbsAndMax:x#6.sva(7)} -attr vt d
load net {AbsAndMax:x#6.sva(8)} -attr vt d
load net {AbsAndMax:x#6.sva(9)} -attr vt d
load net {AbsAndMax:x#6.sva(10)} -attr vt d
load net {AbsAndMax:x#6.sva(11)} -attr vt d
load net {AbsAndMax:x#6.sva(12)} -attr vt d
load net {AbsAndMax:x#6.sva(13)} -attr vt d
load net {AbsAndMax:x#6.sva(14)} -attr vt d
load net {AbsAndMax:x#6.sva(15)} -attr vt d
load netBundle {AbsAndMax:x#6.sva} 16 {AbsAndMax:x#6.sva(0)} {AbsAndMax:x#6.sva(1)} {AbsAndMax:x#6.sva(2)} {AbsAndMax:x#6.sva(3)} {AbsAndMax:x#6.sva(4)} {AbsAndMax:x#6.sva(5)} {AbsAndMax:x#6.sva(6)} {AbsAndMax:x#6.sva(7)} {AbsAndMax:x#6.sva(8)} {AbsAndMax:x#6.sva(9)} {AbsAndMax:x#6.sva(10)} {AbsAndMax:x#6.sva(11)} {AbsAndMax:x#6.sva(12)} {AbsAndMax:x#6.sva(13)} {AbsAndMax:x#6.sva(14)} {AbsAndMax:x#6.sva(15)} -attr xrf 18689 -attr oid 71 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {SHIFT:acc#1.psp(0)} -attr vt d
load net {SHIFT:acc#1.psp(1)} -attr vt d
load netBundle {SHIFT:acc#1.psp} 2 {SHIFT:acc#1.psp(0)} {SHIFT:acc#1.psp(1)} -attr xrf 18690 -attr oid 72 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {FRAME:a#4.sva(0)} -attr vt d
load net {FRAME:a#4.sva(1)} -attr vt d
load netBundle {FRAME:a#4.sva} 2 {FRAME:a#4.sva(0)} {FRAME:a#4.sva(1)} -attr xrf 18691 -attr oid 73 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load net {FRAME:i#2.sva(0)} -attr vt d
load net {FRAME:i#2.sva(1)} -attr vt d
load netBundle {FRAME:i#2.sva} 2 {FRAME:i#2.sva(0)} {FRAME:i#2.sva(1)} -attr xrf 18692 -attr oid 74 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load net {FRAME:i#3.sva(0)} -attr vt d
load net {FRAME:i#3.sva(1)} -attr vt d
load netBundle {FRAME:i#3.sva} 2 {FRAME:i#3.sva(0)} {FRAME:i#3.sva(1)} -attr xrf 18693 -attr oid 75 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load net {ACC_GY:for:rshift.itm(0)} -attr vt d
load net {ACC_GY:for:rshift.itm(1)} -attr vt d
load net {ACC_GY:for:rshift.itm(2)} -attr vt d
load net {ACC_GY:for:rshift.itm(3)} -attr vt d
load net {ACC_GY:for:rshift.itm(4)} -attr vt d
load net {ACC_GY:for:rshift.itm(5)} -attr vt d
load net {ACC_GY:for:rshift.itm(6)} -attr vt d
load net {ACC_GY:for:rshift.itm(7)} -attr vt d
load net {ACC_GY:for:rshift.itm(8)} -attr vt d
load net {ACC_GY:for:rshift.itm(9)} -attr vt d
load netBundle {ACC_GY:for:rshift.itm} 10 {ACC_GY:for:rshift.itm(0)} {ACC_GY:for:rshift.itm(1)} {ACC_GY:for:rshift.itm(2)} {ACC_GY:for:rshift.itm(3)} {ACC_GY:for:rshift.itm(4)} {ACC_GY:for:rshift.itm(5)} {ACC_GY:for:rshift.itm(6)} {ACC_GY:for:rshift.itm(7)} {ACC_GY:for:rshift.itm(8)} {ACC_GY:for:rshift.itm(9)} -attr xrf 18694 -attr oid 76 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(0)} -attr vt d
load net {ACC_GX:for:rshift.itm(1)} -attr vt d
load net {ACC_GX:for:rshift.itm(2)} -attr vt d
load net {ACC_GX:for:rshift.itm(3)} -attr vt d
load net {ACC_GX:for:rshift.itm(4)} -attr vt d
load net {ACC_GX:for:rshift.itm(5)} -attr vt d
load net {ACC_GX:for:rshift.itm(6)} -attr vt d
load net {ACC_GX:for:rshift.itm(7)} -attr vt d
load net {ACC_GX:for:rshift.itm(8)} -attr vt d
load net {ACC_GX:for:rshift.itm(9)} -attr vt d
load netBundle {ACC_GX:for:rshift.itm} 10 {ACC_GX:for:rshift.itm(0)} {ACC_GX:for:rshift.itm(1)} {ACC_GX:for:rshift.itm(2)} {ACC_GX:for:rshift.itm(3)} {ACC_GX:for:rshift.itm(4)} {ACC_GX:for:rshift.itm(5)} {ACC_GX:for:rshift.itm(6)} {ACC_GX:for:rshift.itm(7)} {ACC_GX:for:rshift.itm(8)} {ACC_GX:for:rshift.itm(9)} -attr xrf 18695 -attr oid 77 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {FRAME:ac_int:cctor#15.sva(0)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(1)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(2)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(3)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(4)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(5)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(6)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(7)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(8)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(9)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(10)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(11)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(12)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(13)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(14)} -attr vt d
load net {FRAME:ac_int:cctor#15.sva(15)} -attr vt d
load netBundle {FRAME:ac_int:cctor#15.sva} 16 {FRAME:ac_int:cctor#15.sva(0)} {FRAME:ac_int:cctor#15.sva(1)} {FRAME:ac_int:cctor#15.sva(2)} {FRAME:ac_int:cctor#15.sva(3)} {FRAME:ac_int:cctor#15.sva(4)} {FRAME:ac_int:cctor#15.sva(5)} {FRAME:ac_int:cctor#15.sva(6)} {FRAME:ac_int:cctor#15.sva(7)} {FRAME:ac_int:cctor#15.sva(8)} {FRAME:ac_int:cctor#15.sva(9)} {FRAME:ac_int:cctor#15.sva(10)} {FRAME:ac_int:cctor#15.sva(11)} {FRAME:ac_int:cctor#15.sva(12)} {FRAME:ac_int:cctor#15.sva(13)} {FRAME:ac_int:cctor#15.sva(14)} {FRAME:ac_int:cctor#15.sva(15)} -attr xrf 18696 -attr oid 78 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(0)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(1)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(2)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(3)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(4)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(5)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(6)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(7)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(8)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(9)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(10)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(11)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(12)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(13)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(14)} -attr vt d
load net {ACC_GY:for:acc#24.ctmp.sva(15)} -attr vt d
load netBundle {ACC_GY:for:acc#24.ctmp.sva} 16 {ACC_GY:for:acc#24.ctmp.sva(0)} {ACC_GY:for:acc#24.ctmp.sva(1)} {ACC_GY:for:acc#24.ctmp.sva(2)} {ACC_GY:for:acc#24.ctmp.sva(3)} {ACC_GY:for:acc#24.ctmp.sva(4)} {ACC_GY:for:acc#24.ctmp.sva(5)} {ACC_GY:for:acc#24.ctmp.sva(6)} {ACC_GY:for:acc#24.ctmp.sva(7)} {ACC_GY:for:acc#24.ctmp.sva(8)} {ACC_GY:for:acc#24.ctmp.sva(9)} {ACC_GY:for:acc#24.ctmp.sva(10)} {ACC_GY:for:acc#24.ctmp.sva(11)} {ACC_GY:for:acc#24.ctmp.sva(12)} {ACC_GY:for:acc#24.ctmp.sva(13)} {ACC_GY:for:acc#24.ctmp.sva(14)} {ACC_GY:for:acc#24.ctmp.sva(15)} -attr xrf 18697 -attr oid 79 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(0)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(1)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(2)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(3)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(4)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(5)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(6)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(7)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(8)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(9)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(10)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(11)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(12)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(13)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(14)} -attr vt d
load net {ACC_GX:for:acc#24.ctmp.sva(15)} -attr vt d
load netBundle {ACC_GX:for:acc#24.ctmp.sva} 16 {ACC_GX:for:acc#24.ctmp.sva(0)} {ACC_GX:for:acc#24.ctmp.sva(1)} {ACC_GX:for:acc#24.ctmp.sva(2)} {ACC_GX:for:acc#24.ctmp.sva(3)} {ACC_GX:for:acc#24.ctmp.sva(4)} {ACC_GX:for:acc#24.ctmp.sva(5)} {ACC_GX:for:acc#24.ctmp.sva(6)} {ACC_GX:for:acc#24.ctmp.sva(7)} {ACC_GX:for:acc#24.ctmp.sva(8)} {ACC_GX:for:acc#24.ctmp.sva(9)} {ACC_GX:for:acc#24.ctmp.sva(10)} {ACC_GX:for:acc#24.ctmp.sva(11)} {ACC_GX:for:acc#24.ctmp.sva(12)} {ACC_GX:for:acc#24.ctmp.sva(13)} {ACC_GX:for:acc#24.ctmp.sva(14)} {ACC_GX:for:acc#24.ctmp.sva(15)} -attr xrf 18698 -attr oid 80 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {avg_y(2).lpi#1.dfm(0)} -attr vt d
load net {avg_y(2).lpi#1.dfm(1)} -attr vt d
load net {avg_y(2).lpi#1.dfm(2)} -attr vt d
load net {avg_y(2).lpi#1.dfm(3)} -attr vt d
load net {avg_y(2).lpi#1.dfm(4)} -attr vt d
load net {avg_y(2).lpi#1.dfm(5)} -attr vt d
load net {avg_y(2).lpi#1.dfm(6)} -attr vt d
load net {avg_y(2).lpi#1.dfm(7)} -attr vt d
load net {avg_y(2).lpi#1.dfm(8)} -attr vt d
load net {avg_y(2).lpi#1.dfm(9)} -attr vt d
load net {avg_y(2).lpi#1.dfm(10)} -attr vt d
load net {avg_y(2).lpi#1.dfm(11)} -attr vt d
load net {avg_y(2).lpi#1.dfm(12)} -attr vt d
load net {avg_y(2).lpi#1.dfm(13)} -attr vt d
load net {avg_y(2).lpi#1.dfm(14)} -attr vt d
load net {avg_y(2).lpi#1.dfm(15)} -attr vt d
load netBundle {avg_y(2).lpi#1.dfm} 16 {avg_y(2).lpi#1.dfm(0)} {avg_y(2).lpi#1.dfm(1)} {avg_y(2).lpi#1.dfm(2)} {avg_y(2).lpi#1.dfm(3)} {avg_y(2).lpi#1.dfm(4)} {avg_y(2).lpi#1.dfm(5)} {avg_y(2).lpi#1.dfm(6)} {avg_y(2).lpi#1.dfm(7)} {avg_y(2).lpi#1.dfm(8)} {avg_y(2).lpi#1.dfm(9)} {avg_y(2).lpi#1.dfm(10)} {avg_y(2).lpi#1.dfm(11)} {avg_y(2).lpi#1.dfm(12)} {avg_y(2).lpi#1.dfm(13)} {avg_y(2).lpi#1.dfm(14)} {avg_y(2).lpi#1.dfm(15)} -attr xrf 18699 -attr oid 81 -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(0)} -attr vt d
load net {avg_y(1).lpi#1.dfm(1)} -attr vt d
load net {avg_y(1).lpi#1.dfm(2)} -attr vt d
load net {avg_y(1).lpi#1.dfm(3)} -attr vt d
load net {avg_y(1).lpi#1.dfm(4)} -attr vt d
load net {avg_y(1).lpi#1.dfm(5)} -attr vt d
load net {avg_y(1).lpi#1.dfm(6)} -attr vt d
load net {avg_y(1).lpi#1.dfm(7)} -attr vt d
load net {avg_y(1).lpi#1.dfm(8)} -attr vt d
load net {avg_y(1).lpi#1.dfm(9)} -attr vt d
load net {avg_y(1).lpi#1.dfm(10)} -attr vt d
load net {avg_y(1).lpi#1.dfm(11)} -attr vt d
load net {avg_y(1).lpi#1.dfm(12)} -attr vt d
load net {avg_y(1).lpi#1.dfm(13)} -attr vt d
load net {avg_y(1).lpi#1.dfm(14)} -attr vt d
load net {avg_y(1).lpi#1.dfm(15)} -attr vt d
load netBundle {avg_y(1).lpi#1.dfm} 16 {avg_y(1).lpi#1.dfm(0)} {avg_y(1).lpi#1.dfm(1)} {avg_y(1).lpi#1.dfm(2)} {avg_y(1).lpi#1.dfm(3)} {avg_y(1).lpi#1.dfm(4)} {avg_y(1).lpi#1.dfm(5)} {avg_y(1).lpi#1.dfm(6)} {avg_y(1).lpi#1.dfm(7)} {avg_y(1).lpi#1.dfm(8)} {avg_y(1).lpi#1.dfm(9)} {avg_y(1).lpi#1.dfm(10)} {avg_y(1).lpi#1.dfm(11)} {avg_y(1).lpi#1.dfm(12)} {avg_y(1).lpi#1.dfm(13)} {avg_y(1).lpi#1.dfm(14)} {avg_y(1).lpi#1.dfm(15)} -attr xrf 18700 -attr oid 82 -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(0)} -attr vt d
load net {avg_y(0).lpi#1.dfm(1)} -attr vt d
load net {avg_y(0).lpi#1.dfm(2)} -attr vt d
load net {avg_y(0).lpi#1.dfm(3)} -attr vt d
load net {avg_y(0).lpi#1.dfm(4)} -attr vt d
load net {avg_y(0).lpi#1.dfm(5)} -attr vt d
load net {avg_y(0).lpi#1.dfm(6)} -attr vt d
load net {avg_y(0).lpi#1.dfm(7)} -attr vt d
load net {avg_y(0).lpi#1.dfm(8)} -attr vt d
load net {avg_y(0).lpi#1.dfm(9)} -attr vt d
load net {avg_y(0).lpi#1.dfm(10)} -attr vt d
load net {avg_y(0).lpi#1.dfm(11)} -attr vt d
load net {avg_y(0).lpi#1.dfm(12)} -attr vt d
load net {avg_y(0).lpi#1.dfm(13)} -attr vt d
load net {avg_y(0).lpi#1.dfm(14)} -attr vt d
load net {avg_y(0).lpi#1.dfm(15)} -attr vt d
load netBundle {avg_y(0).lpi#1.dfm} 16 {avg_y(0).lpi#1.dfm(0)} {avg_y(0).lpi#1.dfm(1)} {avg_y(0).lpi#1.dfm(2)} {avg_y(0).lpi#1.dfm(3)} {avg_y(0).lpi#1.dfm(4)} {avg_y(0).lpi#1.dfm(5)} {avg_y(0).lpi#1.dfm(6)} {avg_y(0).lpi#1.dfm(7)} {avg_y(0).lpi#1.dfm(8)} {avg_y(0).lpi#1.dfm(9)} {avg_y(0).lpi#1.dfm(10)} {avg_y(0).lpi#1.dfm(11)} {avg_y(0).lpi#1.dfm(12)} {avg_y(0).lpi#1.dfm(13)} {avg_y(0).lpi#1.dfm(14)} {avg_y(0).lpi#1.dfm(15)} -attr xrf 18701 -attr oid 83 -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(0)} -attr vt d
load net {avg_x(2).lpi#1.dfm(1)} -attr vt d
load net {avg_x(2).lpi#1.dfm(2)} -attr vt d
load net {avg_x(2).lpi#1.dfm(3)} -attr vt d
load net {avg_x(2).lpi#1.dfm(4)} -attr vt d
load net {avg_x(2).lpi#1.dfm(5)} -attr vt d
load net {avg_x(2).lpi#1.dfm(6)} -attr vt d
load net {avg_x(2).lpi#1.dfm(7)} -attr vt d
load net {avg_x(2).lpi#1.dfm(8)} -attr vt d
load net {avg_x(2).lpi#1.dfm(9)} -attr vt d
load net {avg_x(2).lpi#1.dfm(10)} -attr vt d
load net {avg_x(2).lpi#1.dfm(11)} -attr vt d
load net {avg_x(2).lpi#1.dfm(12)} -attr vt d
load net {avg_x(2).lpi#1.dfm(13)} -attr vt d
load net {avg_x(2).lpi#1.dfm(14)} -attr vt d
load net {avg_x(2).lpi#1.dfm(15)} -attr vt d
load netBundle {avg_x(2).lpi#1.dfm} 16 {avg_x(2).lpi#1.dfm(0)} {avg_x(2).lpi#1.dfm(1)} {avg_x(2).lpi#1.dfm(2)} {avg_x(2).lpi#1.dfm(3)} {avg_x(2).lpi#1.dfm(4)} {avg_x(2).lpi#1.dfm(5)} {avg_x(2).lpi#1.dfm(6)} {avg_x(2).lpi#1.dfm(7)} {avg_x(2).lpi#1.dfm(8)} {avg_x(2).lpi#1.dfm(9)} {avg_x(2).lpi#1.dfm(10)} {avg_x(2).lpi#1.dfm(11)} {avg_x(2).lpi#1.dfm(12)} {avg_x(2).lpi#1.dfm(13)} {avg_x(2).lpi#1.dfm(14)} {avg_x(2).lpi#1.dfm(15)} -attr xrf 18702 -attr oid 84 -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(0)} -attr vt d
load net {avg_x(1).lpi#1.dfm(1)} -attr vt d
load net {avg_x(1).lpi#1.dfm(2)} -attr vt d
load net {avg_x(1).lpi#1.dfm(3)} -attr vt d
load net {avg_x(1).lpi#1.dfm(4)} -attr vt d
load net {avg_x(1).lpi#1.dfm(5)} -attr vt d
load net {avg_x(1).lpi#1.dfm(6)} -attr vt d
load net {avg_x(1).lpi#1.dfm(7)} -attr vt d
load net {avg_x(1).lpi#1.dfm(8)} -attr vt d
load net {avg_x(1).lpi#1.dfm(9)} -attr vt d
load net {avg_x(1).lpi#1.dfm(10)} -attr vt d
load net {avg_x(1).lpi#1.dfm(11)} -attr vt d
load net {avg_x(1).lpi#1.dfm(12)} -attr vt d
load net {avg_x(1).lpi#1.dfm(13)} -attr vt d
load net {avg_x(1).lpi#1.dfm(14)} -attr vt d
load net {avg_x(1).lpi#1.dfm(15)} -attr vt d
load netBundle {avg_x(1).lpi#1.dfm} 16 {avg_x(1).lpi#1.dfm(0)} {avg_x(1).lpi#1.dfm(1)} {avg_x(1).lpi#1.dfm(2)} {avg_x(1).lpi#1.dfm(3)} {avg_x(1).lpi#1.dfm(4)} {avg_x(1).lpi#1.dfm(5)} {avg_x(1).lpi#1.dfm(6)} {avg_x(1).lpi#1.dfm(7)} {avg_x(1).lpi#1.dfm(8)} {avg_x(1).lpi#1.dfm(9)} {avg_x(1).lpi#1.dfm(10)} {avg_x(1).lpi#1.dfm(11)} {avg_x(1).lpi#1.dfm(12)} {avg_x(1).lpi#1.dfm(13)} {avg_x(1).lpi#1.dfm(14)} {avg_x(1).lpi#1.dfm(15)} -attr xrf 18703 -attr oid 85 -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(0)} -attr vt d
load net {avg_x(0).lpi#1.dfm(1)} -attr vt d
load net {avg_x(0).lpi#1.dfm(2)} -attr vt d
load net {avg_x(0).lpi#1.dfm(3)} -attr vt d
load net {avg_x(0).lpi#1.dfm(4)} -attr vt d
load net {avg_x(0).lpi#1.dfm(5)} -attr vt d
load net {avg_x(0).lpi#1.dfm(6)} -attr vt d
load net {avg_x(0).lpi#1.dfm(7)} -attr vt d
load net {avg_x(0).lpi#1.dfm(8)} -attr vt d
load net {avg_x(0).lpi#1.dfm(9)} -attr vt d
load net {avg_x(0).lpi#1.dfm(10)} -attr vt d
load net {avg_x(0).lpi#1.dfm(11)} -attr vt d
load net {avg_x(0).lpi#1.dfm(12)} -attr vt d
load net {avg_x(0).lpi#1.dfm(13)} -attr vt d
load net {avg_x(0).lpi#1.dfm(14)} -attr vt d
load net {avg_x(0).lpi#1.dfm(15)} -attr vt d
load netBundle {avg_x(0).lpi#1.dfm} 16 {avg_x(0).lpi#1.dfm(0)} {avg_x(0).lpi#1.dfm(1)} {avg_x(0).lpi#1.dfm(2)} {avg_x(0).lpi#1.dfm(3)} {avg_x(0).lpi#1.dfm(4)} {avg_x(0).lpi#1.dfm(5)} {avg_x(0).lpi#1.dfm(6)} {avg_x(0).lpi#1.dfm(7)} {avg_x(0).lpi#1.dfm(8)} {avg_x(0).lpi#1.dfm(9)} {avg_x(0).lpi#1.dfm(10)} {avg_x(0).lpi#1.dfm(11)} {avg_x(0).lpi#1.dfm(12)} {avg_x(0).lpi#1.dfm(13)} {avg_x(0).lpi#1.dfm(14)} {avg_x(0).lpi#1.dfm(15)} -attr xrf 18704 -attr oid 86 -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {greeny.lpi#1.dfm(0)} -attr vt d
load net {greeny.lpi#1.dfm(1)} -attr vt d
load net {greeny.lpi#1.dfm(2)} -attr vt d
load net {greeny.lpi#1.dfm(3)} -attr vt d
load net {greeny.lpi#1.dfm(4)} -attr vt d
load net {greeny.lpi#1.dfm(5)} -attr vt d
load net {greeny.lpi#1.dfm(6)} -attr vt d
load net {greeny.lpi#1.dfm(7)} -attr vt d
load net {greeny.lpi#1.dfm(8)} -attr vt d
load net {greeny.lpi#1.dfm(9)} -attr vt d
load net {greeny.lpi#1.dfm(10)} -attr vt d
load net {greeny.lpi#1.dfm(11)} -attr vt d
load net {greeny.lpi#1.dfm(12)} -attr vt d
load net {greeny.lpi#1.dfm(13)} -attr vt d
load net {greeny.lpi#1.dfm(14)} -attr vt d
load net {greeny.lpi#1.dfm(15)} -attr vt d
load netBundle {greeny.lpi#1.dfm} 16 {greeny.lpi#1.dfm(0)} {greeny.lpi#1.dfm(1)} {greeny.lpi#1.dfm(2)} {greeny.lpi#1.dfm(3)} {greeny.lpi#1.dfm(4)} {greeny.lpi#1.dfm(5)} {greeny.lpi#1.dfm(6)} {greeny.lpi#1.dfm(7)} {greeny.lpi#1.dfm(8)} {greeny.lpi#1.dfm(9)} {greeny.lpi#1.dfm(10)} {greeny.lpi#1.dfm(11)} {greeny.lpi#1.dfm(12)} {greeny.lpi#1.dfm(13)} {greeny.lpi#1.dfm(14)} {greeny.lpi#1.dfm(15)} -attr xrf 18705 -attr oid 87 -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {ACC3:slc(avg_y).cse.sva(0)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(1)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(2)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(3)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(4)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(5)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(6)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(7)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(8)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(9)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(10)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(11)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(12)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(13)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(14)} -attr vt d
load net {ACC3:slc(avg_y).cse.sva(15)} -attr vt d
load netBundle {ACC3:slc(avg_y).cse.sva} 16 {ACC3:slc(avg_y).cse.sva(0)} {ACC3:slc(avg_y).cse.sva(1)} {ACC3:slc(avg_y).cse.sva(2)} {ACC3:slc(avg_y).cse.sva(3)} {ACC3:slc(avg_y).cse.sva(4)} {ACC3:slc(avg_y).cse.sva(5)} {ACC3:slc(avg_y).cse.sva(6)} {ACC3:slc(avg_y).cse.sva(7)} {ACC3:slc(avg_y).cse.sva(8)} {ACC3:slc(avg_y).cse.sva(9)} {ACC3:slc(avg_y).cse.sva(10)} {ACC3:slc(avg_y).cse.sva(11)} {ACC3:slc(avg_y).cse.sva(12)} {ACC3:slc(avg_y).cse.sva(13)} {ACC3:slc(avg_y).cse.sva(14)} {ACC3:slc(avg_y).cse.sva(15)} -attr xrf 18706 -attr oid 88 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {greenx.lpi#1.dfm(0)} -attr vt d
load net {greenx.lpi#1.dfm(1)} -attr vt d
load net {greenx.lpi#1.dfm(2)} -attr vt d
load net {greenx.lpi#1.dfm(3)} -attr vt d
load net {greenx.lpi#1.dfm(4)} -attr vt d
load net {greenx.lpi#1.dfm(5)} -attr vt d
load net {greenx.lpi#1.dfm(6)} -attr vt d
load net {greenx.lpi#1.dfm(7)} -attr vt d
load net {greenx.lpi#1.dfm(8)} -attr vt d
load net {greenx.lpi#1.dfm(9)} -attr vt d
load net {greenx.lpi#1.dfm(10)} -attr vt d
load net {greenx.lpi#1.dfm(11)} -attr vt d
load net {greenx.lpi#1.dfm(12)} -attr vt d
load net {greenx.lpi#1.dfm(13)} -attr vt d
load net {greenx.lpi#1.dfm(14)} -attr vt d
load net {greenx.lpi#1.dfm(15)} -attr vt d
load netBundle {greenx.lpi#1.dfm} 16 {greenx.lpi#1.dfm(0)} {greenx.lpi#1.dfm(1)} {greenx.lpi#1.dfm(2)} {greenx.lpi#1.dfm(3)} {greenx.lpi#1.dfm(4)} {greenx.lpi#1.dfm(5)} {greenx.lpi#1.dfm(6)} {greenx.lpi#1.dfm(7)} {greenx.lpi#1.dfm(8)} {greenx.lpi#1.dfm(9)} {greenx.lpi#1.dfm(10)} {greenx.lpi#1.dfm(11)} {greenx.lpi#1.dfm(12)} {greenx.lpi#1.dfm(13)} {greenx.lpi#1.dfm(14)} {greenx.lpi#1.dfm(15)} -attr xrf 18707 -attr oid 89 -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {ACC3:slc(avg_x).cse.sva(0)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(1)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(2)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(3)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(4)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(5)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(6)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(7)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(8)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(9)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(10)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(11)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(12)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(13)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(14)} -attr vt d
load net {ACC3:slc(avg_x).cse.sva(15)} -attr vt d
load netBundle {ACC3:slc(avg_x).cse.sva} 16 {ACC3:slc(avg_x).cse.sva(0)} {ACC3:slc(avg_x).cse.sva(1)} {ACC3:slc(avg_x).cse.sva(2)} {ACC3:slc(avg_x).cse.sva(3)} {ACC3:slc(avg_x).cse.sva(4)} {ACC3:slc(avg_x).cse.sva(5)} {ACC3:slc(avg_x).cse.sva(6)} {ACC3:slc(avg_x).cse.sva(7)} {ACC3:slc(avg_x).cse.sva(8)} {ACC3:slc(avg_x).cse.sva(9)} {ACC3:slc(avg_x).cse.sva(10)} {ACC3:slc(avg_x).cse.sva(11)} {ACC3:slc(avg_x).cse.sva(12)} {ACC3:slc(avg_x).cse.sva(13)} {ACC3:slc(avg_x).cse.sva(14)} {ACC3:slc(avg_x).cse.sva(15)} -attr xrf 18708 -attr oid 90 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {bluey.lpi#1.dfm(0)} -attr vt d
load net {bluey.lpi#1.dfm(1)} -attr vt d
load net {bluey.lpi#1.dfm(2)} -attr vt d
load net {bluey.lpi#1.dfm(3)} -attr vt d
load net {bluey.lpi#1.dfm(4)} -attr vt d
load net {bluey.lpi#1.dfm(5)} -attr vt d
load net {bluey.lpi#1.dfm(6)} -attr vt d
load net {bluey.lpi#1.dfm(7)} -attr vt d
load net {bluey.lpi#1.dfm(8)} -attr vt d
load net {bluey.lpi#1.dfm(9)} -attr vt d
load net {bluey.lpi#1.dfm(10)} -attr vt d
load net {bluey.lpi#1.dfm(11)} -attr vt d
load net {bluey.lpi#1.dfm(12)} -attr vt d
load net {bluey.lpi#1.dfm(13)} -attr vt d
load net {bluey.lpi#1.dfm(14)} -attr vt d
load net {bluey.lpi#1.dfm(15)} -attr vt d
load netBundle {bluey.lpi#1.dfm} 16 {bluey.lpi#1.dfm(0)} {bluey.lpi#1.dfm(1)} {bluey.lpi#1.dfm(2)} {bluey.lpi#1.dfm(3)} {bluey.lpi#1.dfm(4)} {bluey.lpi#1.dfm(5)} {bluey.lpi#1.dfm(6)} {bluey.lpi#1.dfm(7)} {bluey.lpi#1.dfm(8)} {bluey.lpi#1.dfm(9)} {bluey.lpi#1.dfm(10)} {bluey.lpi#1.dfm(11)} {bluey.lpi#1.dfm(12)} {bluey.lpi#1.dfm(13)} {bluey.lpi#1.dfm(14)} {bluey.lpi#1.dfm(15)} -attr xrf 18709 -attr oid 91 -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluex.lpi#1.dfm(0)} -attr vt d
load net {bluex.lpi#1.dfm(1)} -attr vt d
load net {bluex.lpi#1.dfm(2)} -attr vt d
load net {bluex.lpi#1.dfm(3)} -attr vt d
load net {bluex.lpi#1.dfm(4)} -attr vt d
load net {bluex.lpi#1.dfm(5)} -attr vt d
load net {bluex.lpi#1.dfm(6)} -attr vt d
load net {bluex.lpi#1.dfm(7)} -attr vt d
load net {bluex.lpi#1.dfm(8)} -attr vt d
load net {bluex.lpi#1.dfm(9)} -attr vt d
load net {bluex.lpi#1.dfm(10)} -attr vt d
load net {bluex.lpi#1.dfm(11)} -attr vt d
load net {bluex.lpi#1.dfm(12)} -attr vt d
load net {bluex.lpi#1.dfm(13)} -attr vt d
load net {bluex.lpi#1.dfm(14)} -attr vt d
load net {bluex.lpi#1.dfm(15)} -attr vt d
load netBundle {bluex.lpi#1.dfm} 16 {bluex.lpi#1.dfm(0)} {bluex.lpi#1.dfm(1)} {bluex.lpi#1.dfm(2)} {bluex.lpi#1.dfm(3)} {bluex.lpi#1.dfm(4)} {bluex.lpi#1.dfm(5)} {bluex.lpi#1.dfm(6)} {bluex.lpi#1.dfm(7)} {bluex.lpi#1.dfm(8)} {bluex.lpi#1.dfm(9)} {bluex.lpi#1.dfm(10)} {bluex.lpi#1.dfm(11)} {bluex.lpi#1.dfm(12)} {bluex.lpi#1.dfm(13)} {bluex.lpi#1.dfm(14)} {bluex.lpi#1.dfm(15)} -attr xrf 18710 -attr oid 92 -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {redy.lpi#1.dfm(0)} -attr vt d
load net {redy.lpi#1.dfm(1)} -attr vt d
load net {redy.lpi#1.dfm(2)} -attr vt d
load net {redy.lpi#1.dfm(3)} -attr vt d
load net {redy.lpi#1.dfm(4)} -attr vt d
load net {redy.lpi#1.dfm(5)} -attr vt d
load net {redy.lpi#1.dfm(6)} -attr vt d
load net {redy.lpi#1.dfm(7)} -attr vt d
load net {redy.lpi#1.dfm(8)} -attr vt d
load net {redy.lpi#1.dfm(9)} -attr vt d
load net {redy.lpi#1.dfm(10)} -attr vt d
load net {redy.lpi#1.dfm(11)} -attr vt d
load net {redy.lpi#1.dfm(12)} -attr vt d
load net {redy.lpi#1.dfm(13)} -attr vt d
load net {redy.lpi#1.dfm(14)} -attr vt d
load net {redy.lpi#1.dfm(15)} -attr vt d
load netBundle {redy.lpi#1.dfm} 16 {redy.lpi#1.dfm(0)} {redy.lpi#1.dfm(1)} {redy.lpi#1.dfm(2)} {redy.lpi#1.dfm(3)} {redy.lpi#1.dfm(4)} {redy.lpi#1.dfm(5)} {redy.lpi#1.dfm(6)} {redy.lpi#1.dfm(7)} {redy.lpi#1.dfm(8)} {redy.lpi#1.dfm(9)} {redy.lpi#1.dfm(10)} {redy.lpi#1.dfm(11)} {redy.lpi#1.dfm(12)} {redy.lpi#1.dfm(13)} {redy.lpi#1.dfm(14)} {redy.lpi#1.dfm(15)} -attr xrf 18711 -attr oid 93 -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redx.lpi#1.dfm(0)} -attr vt d
load net {redx.lpi#1.dfm(1)} -attr vt d
load net {redx.lpi#1.dfm(2)} -attr vt d
load net {redx.lpi#1.dfm(3)} -attr vt d
load net {redx.lpi#1.dfm(4)} -attr vt d
load net {redx.lpi#1.dfm(5)} -attr vt d
load net {redx.lpi#1.dfm(6)} -attr vt d
load net {redx.lpi#1.dfm(7)} -attr vt d
load net {redx.lpi#1.dfm(8)} -attr vt d
load net {redx.lpi#1.dfm(9)} -attr vt d
load net {redx.lpi#1.dfm(10)} -attr vt d
load net {redx.lpi#1.dfm(11)} -attr vt d
load net {redx.lpi#1.dfm(12)} -attr vt d
load net {redx.lpi#1.dfm(13)} -attr vt d
load net {redx.lpi#1.dfm(14)} -attr vt d
load net {redx.lpi#1.dfm(15)} -attr vt d
load netBundle {redx.lpi#1.dfm} 16 {redx.lpi#1.dfm(0)} {redx.lpi#1.dfm(1)} {redx.lpi#1.dfm(2)} {redx.lpi#1.dfm(3)} {redx.lpi#1.dfm(4)} {redx.lpi#1.dfm(5)} {redx.lpi#1.dfm(6)} {redx.lpi#1.dfm(7)} {redx.lpi#1.dfm(8)} {redx.lpi#1.dfm(9)} {redx.lpi#1.dfm(10)} {redx.lpi#1.dfm(11)} {redx.lpi#1.dfm(12)} {redx.lpi#1.dfm(13)} {redx.lpi#1.dfm(14)} {redx.lpi#1.dfm(15)} -attr xrf 18712 -attr oid 94 -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {acc#8.psp.sva(0)} -attr vt d
load net {acc#8.psp.sva(1)} -attr vt d
load net {acc#8.psp.sva(2)} -attr vt d
load net {acc#8.psp.sva(3)} -attr vt d
load net {acc#8.psp.sva(4)} -attr vt d
load net {acc#8.psp.sva(5)} -attr vt d
load net {acc#8.psp.sva(6)} -attr vt d
load net {acc#8.psp.sva(7)} -attr vt d
load net {acc#8.psp.sva(8)} -attr vt d
load net {acc#8.psp.sva(9)} -attr vt d
load net {acc#8.psp.sva(10)} -attr vt d
load net {acc#8.psp.sva(11)} -attr vt d
load net {acc#8.psp.sva(12)} -attr vt d
load net {acc#8.psp.sva(13)} -attr vt d
load net {acc#8.psp.sva(14)} -attr vt d
load net {acc#8.psp.sva(15)} -attr vt d
load net {acc#8.psp.sva(16)} -attr vt d
load netBundle {acc#8.psp.sva} 17 {acc#8.psp.sva(0)} {acc#8.psp.sva(1)} {acc#8.psp.sva(2)} {acc#8.psp.sva(3)} {acc#8.psp.sva(4)} {acc#8.psp.sva(5)} {acc#8.psp.sva(6)} {acc#8.psp.sva(7)} {acc#8.psp.sva(8)} {acc#8.psp.sva(9)} {acc#8.psp.sva(10)} {acc#8.psp.sva(11)} {acc#8.psp.sva(12)} {acc#8.psp.sva(13)} {acc#8.psp.sva(14)} {acc#8.psp.sva(15)} {acc#8.psp.sva(16)} -attr xrf 18713 -attr oid 95 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {ACC_GY:for:slc(gy).psp.sva(0)} -attr vt d
load net {ACC_GY:for:slc(gy).psp.sva(1)} -attr vt d
load net {ACC_GY:for:slc(gy).psp.sva(2)} -attr vt d
load netBundle {ACC_GY:for:slc(gy).psp.sva} 3 {ACC_GY:for:slc(gy).psp.sva(0)} {ACC_GY:for:slc(gy).psp.sva(1)} {ACC_GY:for:slc(gy).psp.sva(2)} -attr xrf 18714 -attr oid 96 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(0)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(1)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(2)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(3)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(4)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(5)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(6)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(7)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(8)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(9)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(70)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(71)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(72)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(73)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(74)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(75)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(76)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(77)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(78)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(79)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(80)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(81)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(82)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(83)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(84)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(85)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(86)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(87)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(88)} -attr vt d
load net {regs.operator[]#3:slc(regs.regs).cse.sva(89)} -attr vt d
load netBundle {regs.operator[]#3:slc(regs.regs).cse.sva} 90 {regs.operator[]#3:slc(regs.regs).cse.sva(0)} {regs.operator[]#3:slc(regs.regs).cse.sva(1)} {regs.operator[]#3:slc(regs.regs).cse.sva(2)} {regs.operator[]#3:slc(regs.regs).cse.sva(3)} {regs.operator[]#3:slc(regs.regs).cse.sva(4)} {regs.operator[]#3:slc(regs.regs).cse.sva(5)} {regs.operator[]#3:slc(regs.regs).cse.sva(6)} {regs.operator[]#3:slc(regs.regs).cse.sva(7)} {regs.operator[]#3:slc(regs.regs).cse.sva(8)} {regs.operator[]#3:slc(regs.regs).cse.sva(9)} {regs.operator[]#3:slc(regs.regs).cse.sva(10)} {regs.operator[]#3:slc(regs.regs).cse.sva(11)} {regs.operator[]#3:slc(regs.regs).cse.sva(12)} {regs.operator[]#3:slc(regs.regs).cse.sva(13)} {regs.operator[]#3:slc(regs.regs).cse.sva(14)} {regs.operator[]#3:slc(regs.regs).cse.sva(15)} {regs.operator[]#3:slc(regs.regs).cse.sva(16)} {regs.operator[]#3:slc(regs.regs).cse.sva(17)} {regs.operator[]#3:slc(regs.regs).cse.sva(18)} {regs.operator[]#3:slc(regs.regs).cse.sva(19)} {regs.operator[]#3:slc(regs.regs).cse.sva(20)} {regs.operator[]#3:slc(regs.regs).cse.sva(21)} {regs.operator[]#3:slc(regs.regs).cse.sva(22)} {regs.operator[]#3:slc(regs.regs).cse.sva(23)} {regs.operator[]#3:slc(regs.regs).cse.sva(24)} {regs.operator[]#3:slc(regs.regs).cse.sva(25)} {regs.operator[]#3:slc(regs.regs).cse.sva(26)} {regs.operator[]#3:slc(regs.regs).cse.sva(27)} {regs.operator[]#3:slc(regs.regs).cse.sva(28)} {regs.operator[]#3:slc(regs.regs).cse.sva(29)} {regs.operator[]#3:slc(regs.regs).cse.sva(30)} {regs.operator[]#3:slc(regs.regs).cse.sva(31)} {regs.operator[]#3:slc(regs.regs).cse.sva(32)} {regs.operator[]#3:slc(regs.regs).cse.sva(33)} {regs.operator[]#3:slc(regs.regs).cse.sva(34)} {regs.operator[]#3:slc(regs.regs).cse.sva(35)} {regs.operator[]#3:slc(regs.regs).cse.sva(36)} {regs.operator[]#3:slc(regs.regs).cse.sva(37)} {regs.operator[]#3:slc(regs.regs).cse.sva(38)} {regs.operator[]#3:slc(regs.regs).cse.sva(39)} {regs.operator[]#3:slc(regs.regs).cse.sva(40)} {regs.operator[]#3:slc(regs.regs).cse.sva(41)} {regs.operator[]#3:slc(regs.regs).cse.sva(42)} {regs.operator[]#3:slc(regs.regs).cse.sva(43)} {regs.operator[]#3:slc(regs.regs).cse.sva(44)} {regs.operator[]#3:slc(regs.regs).cse.sva(45)} {regs.operator[]#3:slc(regs.regs).cse.sva(46)} {regs.operator[]#3:slc(regs.regs).cse.sva(47)} {regs.operator[]#3:slc(regs.regs).cse.sva(48)} {regs.operator[]#3:slc(regs.regs).cse.sva(49)} {regs.operator[]#3:slc(regs.regs).cse.sva(50)} {regs.operator[]#3:slc(regs.regs).cse.sva(51)} {regs.operator[]#3:slc(regs.regs).cse.sva(52)} {regs.operator[]#3:slc(regs.regs).cse.sva(53)} {regs.operator[]#3:slc(regs.regs).cse.sva(54)} {regs.operator[]#3:slc(regs.regs).cse.sva(55)} {regs.operator[]#3:slc(regs.regs).cse.sva(56)} {regs.operator[]#3:slc(regs.regs).cse.sva(57)} {regs.operator[]#3:slc(regs.regs).cse.sva(58)} {regs.operator[]#3:slc(regs.regs).cse.sva(59)} {regs.operator[]#3:slc(regs.regs).cse.sva(60)} {regs.operator[]#3:slc(regs.regs).cse.sva(61)} {regs.operator[]#3:slc(regs.regs).cse.sva(62)} {regs.operator[]#3:slc(regs.regs).cse.sva(63)} {regs.operator[]#3:slc(regs.regs).cse.sva(64)} {regs.operator[]#3:slc(regs.regs).cse.sva(65)} {regs.operator[]#3:slc(regs.regs).cse.sva(66)} {regs.operator[]#3:slc(regs.regs).cse.sva(67)} {regs.operator[]#3:slc(regs.regs).cse.sva(68)} {regs.operator[]#3:slc(regs.regs).cse.sva(69)} {regs.operator[]#3:slc(regs.regs).cse.sva(70)} {regs.operator[]#3:slc(regs.regs).cse.sva(71)} {regs.operator[]#3:slc(regs.regs).cse.sva(72)} {regs.operator[]#3:slc(regs.regs).cse.sva(73)} {regs.operator[]#3:slc(regs.regs).cse.sva(74)} {regs.operator[]#3:slc(regs.regs).cse.sva(75)} {regs.operator[]#3:slc(regs.regs).cse.sva(76)} {regs.operator[]#3:slc(regs.regs).cse.sva(77)} {regs.operator[]#3:slc(regs.regs).cse.sva(78)} {regs.operator[]#3:slc(regs.regs).cse.sva(79)} {regs.operator[]#3:slc(regs.regs).cse.sva(80)} {regs.operator[]#3:slc(regs.regs).cse.sva(81)} {regs.operator[]#3:slc(regs.regs).cse.sva(82)} {regs.operator[]#3:slc(regs.regs).cse.sva(83)} {regs.operator[]#3:slc(regs.regs).cse.sva(84)} {regs.operator[]#3:slc(regs.regs).cse.sva(85)} {regs.operator[]#3:slc(regs.regs).cse.sva(86)} {regs.operator[]#3:slc(regs.regs).cse.sva(87)} {regs.operator[]#3:slc(regs.regs).cse.sva(88)} {regs.operator[]#3:slc(regs.regs).cse.sva(89)} -attr xrf 18715 -attr oid 97 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {ACC_GY:for:acc#11.psp.sva(0)} -attr vt d
load net {ACC_GY:for:acc#11.psp.sva(1)} -attr vt d
load net {ACC_GY:for:acc#11.psp.sva(2)} -attr vt d
load net {ACC_GY:for:acc#11.psp.sva(3)} -attr vt d
load net {ACC_GY:for:acc#11.psp.sva(4)} -attr vt d
load netBundle {ACC_GY:for:acc#11.psp.sva} 5 {ACC_GY:for:acc#11.psp.sva(0)} {ACC_GY:for:acc#11.psp.sva(1)} {ACC_GY:for:acc#11.psp.sva(2)} {ACC_GY:for:acc#11.psp.sva(3)} {ACC_GY:for:acc#11.psp.sva(4)} -attr xrf 18716 -attr oid 98 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#25.sdt(0)} -attr vt d
load net {ACC_GY:for:acc#25.sdt(1)} -attr vt d
load net {ACC_GY:for:acc#25.sdt(2)} -attr vt d
load netBundle {ACC_GY:for:acc#25.sdt} 3 {ACC_GY:for:acc#25.sdt(0)} {ACC_GY:for:acc#25.sdt(1)} {ACC_GY:for:acc#25.sdt(2)} -attr xrf 18717 -attr oid 99 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#25.sdt}
load net {ACC_GX:for:slc(gx).psp.sva(0)} -attr vt d
load net {ACC_GX:for:slc(gx).psp.sva(1)} -attr vt d
load net {ACC_GX:for:slc(gx).psp.sva(2)} -attr vt d
load netBundle {ACC_GX:for:slc(gx).psp.sva} 3 {ACC_GX:for:slc(gx).psp.sva(0)} {ACC_GX:for:slc(gx).psp.sva(1)} {ACC_GX:for:slc(gx).psp.sva(2)} -attr xrf 18718 -attr oid 100 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(0)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(1)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(2)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(3)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(4)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(5)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(6)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(7)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(8)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(9)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(70)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(71)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(72)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(73)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(74)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(75)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(76)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(77)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(78)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(79)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(80)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(81)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(82)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(83)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(84)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(85)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(86)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(87)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(88)} -attr vt d
load net {regs.operator[]:slc(regs.regs).cse.sva(89)} -attr vt d
load netBundle {regs.operator[]:slc(regs.regs).cse.sva} 90 {regs.operator[]:slc(regs.regs).cse.sva(0)} {regs.operator[]:slc(regs.regs).cse.sva(1)} {regs.operator[]:slc(regs.regs).cse.sva(2)} {regs.operator[]:slc(regs.regs).cse.sva(3)} {regs.operator[]:slc(regs.regs).cse.sva(4)} {regs.operator[]:slc(regs.regs).cse.sva(5)} {regs.operator[]:slc(regs.regs).cse.sva(6)} {regs.operator[]:slc(regs.regs).cse.sva(7)} {regs.operator[]:slc(regs.regs).cse.sva(8)} {regs.operator[]:slc(regs.regs).cse.sva(9)} {regs.operator[]:slc(regs.regs).cse.sva(10)} {regs.operator[]:slc(regs.regs).cse.sva(11)} {regs.operator[]:slc(regs.regs).cse.sva(12)} {regs.operator[]:slc(regs.regs).cse.sva(13)} {regs.operator[]:slc(regs.regs).cse.sva(14)} {regs.operator[]:slc(regs.regs).cse.sva(15)} {regs.operator[]:slc(regs.regs).cse.sva(16)} {regs.operator[]:slc(regs.regs).cse.sva(17)} {regs.operator[]:slc(regs.regs).cse.sva(18)} {regs.operator[]:slc(regs.regs).cse.sva(19)} {regs.operator[]:slc(regs.regs).cse.sva(20)} {regs.operator[]:slc(regs.regs).cse.sva(21)} {regs.operator[]:slc(regs.regs).cse.sva(22)} {regs.operator[]:slc(regs.regs).cse.sva(23)} {regs.operator[]:slc(regs.regs).cse.sva(24)} {regs.operator[]:slc(regs.regs).cse.sva(25)} {regs.operator[]:slc(regs.regs).cse.sva(26)} {regs.operator[]:slc(regs.regs).cse.sva(27)} {regs.operator[]:slc(regs.regs).cse.sva(28)} {regs.operator[]:slc(regs.regs).cse.sva(29)} {regs.operator[]:slc(regs.regs).cse.sva(30)} {regs.operator[]:slc(regs.regs).cse.sva(31)} {regs.operator[]:slc(regs.regs).cse.sva(32)} {regs.operator[]:slc(regs.regs).cse.sva(33)} {regs.operator[]:slc(regs.regs).cse.sva(34)} {regs.operator[]:slc(regs.regs).cse.sva(35)} {regs.operator[]:slc(regs.regs).cse.sva(36)} {regs.operator[]:slc(regs.regs).cse.sva(37)} {regs.operator[]:slc(regs.regs).cse.sva(38)} {regs.operator[]:slc(regs.regs).cse.sva(39)} {regs.operator[]:slc(regs.regs).cse.sva(40)} {regs.operator[]:slc(regs.regs).cse.sva(41)} {regs.operator[]:slc(regs.regs).cse.sva(42)} {regs.operator[]:slc(regs.regs).cse.sva(43)} {regs.operator[]:slc(regs.regs).cse.sva(44)} {regs.operator[]:slc(regs.regs).cse.sva(45)} {regs.operator[]:slc(regs.regs).cse.sva(46)} {regs.operator[]:slc(regs.regs).cse.sva(47)} {regs.operator[]:slc(regs.regs).cse.sva(48)} {regs.operator[]:slc(regs.regs).cse.sva(49)} {regs.operator[]:slc(regs.regs).cse.sva(50)} {regs.operator[]:slc(regs.regs).cse.sva(51)} {regs.operator[]:slc(regs.regs).cse.sva(52)} {regs.operator[]:slc(regs.regs).cse.sva(53)} {regs.operator[]:slc(regs.regs).cse.sva(54)} {regs.operator[]:slc(regs.regs).cse.sva(55)} {regs.operator[]:slc(regs.regs).cse.sva(56)} {regs.operator[]:slc(regs.regs).cse.sva(57)} {regs.operator[]:slc(regs.regs).cse.sva(58)} {regs.operator[]:slc(regs.regs).cse.sva(59)} {regs.operator[]:slc(regs.regs).cse.sva(60)} {regs.operator[]:slc(regs.regs).cse.sva(61)} {regs.operator[]:slc(regs.regs).cse.sva(62)} {regs.operator[]:slc(regs.regs).cse.sva(63)} {regs.operator[]:slc(regs.regs).cse.sva(64)} {regs.operator[]:slc(regs.regs).cse.sva(65)} {regs.operator[]:slc(regs.regs).cse.sva(66)} {regs.operator[]:slc(regs.regs).cse.sva(67)} {regs.operator[]:slc(regs.regs).cse.sva(68)} {regs.operator[]:slc(regs.regs).cse.sva(69)} {regs.operator[]:slc(regs.regs).cse.sva(70)} {regs.operator[]:slc(regs.regs).cse.sva(71)} {regs.operator[]:slc(regs.regs).cse.sva(72)} {regs.operator[]:slc(regs.regs).cse.sva(73)} {regs.operator[]:slc(regs.regs).cse.sva(74)} {regs.operator[]:slc(regs.regs).cse.sva(75)} {regs.operator[]:slc(regs.regs).cse.sva(76)} {regs.operator[]:slc(regs.regs).cse.sva(77)} {regs.operator[]:slc(regs.regs).cse.sva(78)} {regs.operator[]:slc(regs.regs).cse.sva(79)} {regs.operator[]:slc(regs.regs).cse.sva(80)} {regs.operator[]:slc(regs.regs).cse.sva(81)} {regs.operator[]:slc(regs.regs).cse.sva(82)} {regs.operator[]:slc(regs.regs).cse.sva(83)} {regs.operator[]:slc(regs.regs).cse.sva(84)} {regs.operator[]:slc(regs.regs).cse.sva(85)} {regs.operator[]:slc(regs.regs).cse.sva(86)} {regs.operator[]:slc(regs.regs).cse.sva(87)} {regs.operator[]:slc(regs.regs).cse.sva(88)} {regs.operator[]:slc(regs.regs).cse.sva(89)} -attr xrf 18719 -attr oid 101 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {ACC_GX:for:acc#11.psp.sva(0)} -attr vt d
load net {ACC_GX:for:acc#11.psp.sva(1)} -attr vt d
load net {ACC_GX:for:acc#11.psp.sva(2)} -attr vt d
load net {ACC_GX:for:acc#11.psp.sva(3)} -attr vt d
load net {ACC_GX:for:acc#11.psp.sva(4)} -attr vt d
load netBundle {ACC_GX:for:acc#11.psp.sva} 5 {ACC_GX:for:acc#11.psp.sva(0)} {ACC_GX:for:acc#11.psp.sva(1)} {ACC_GX:for:acc#11.psp.sva(2)} {ACC_GX:for:acc#11.psp.sva(3)} {ACC_GX:for:acc#11.psp.sva(4)} -attr xrf 18720 -attr oid 102 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#25.sdt(0)} -attr vt d
load net {ACC_GX:for:acc#25.sdt(1)} -attr vt d
load net {ACC_GX:for:acc#25.sdt(2)} -attr vt d
load netBundle {ACC_GX:for:acc#25.sdt} 3 {ACC_GX:for:acc#25.sdt(0)} {ACC_GX:for:acc#25.sdt(1)} {ACC_GX:for:acc#25.sdt(2)} -attr xrf 18721 -attr oid 103 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#25.sdt}
load net {regs.operator<<:din.lpi#1.dfm:mx0(0)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(1)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(2)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(3)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(4)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(5)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(6)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(7)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(8)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(9)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(10)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(11)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(12)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(13)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(14)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(15)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(16)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(17)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(18)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(19)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(20)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(21)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(22)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(23)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(24)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(25)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(26)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(27)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(28)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(29)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(30)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(31)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(32)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(33)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(34)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(35)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(36)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(37)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(38)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(39)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(40)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(41)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(42)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(43)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(44)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(45)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(46)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(47)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(48)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(49)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(50)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(51)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(52)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(53)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(54)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(55)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(56)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(57)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(58)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(59)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(60)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(61)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(62)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(63)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(64)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(65)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(66)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(67)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(68)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(69)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(70)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(71)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(72)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(73)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(74)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(75)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(76)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(77)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(78)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(79)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(80)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(81)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(82)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(83)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(84)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(85)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(86)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(87)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(88)} -attr vt d
load net {regs.operator<<:din.lpi#1.dfm:mx0(89)} -attr vt d
load netBundle {regs.operator<<:din.lpi#1.dfm:mx0} 90 {regs.operator<<:din.lpi#1.dfm:mx0(0)} {regs.operator<<:din.lpi#1.dfm:mx0(1)} {regs.operator<<:din.lpi#1.dfm:mx0(2)} {regs.operator<<:din.lpi#1.dfm:mx0(3)} {regs.operator<<:din.lpi#1.dfm:mx0(4)} {regs.operator<<:din.lpi#1.dfm:mx0(5)} {regs.operator<<:din.lpi#1.dfm:mx0(6)} {regs.operator<<:din.lpi#1.dfm:mx0(7)} {regs.operator<<:din.lpi#1.dfm:mx0(8)} {regs.operator<<:din.lpi#1.dfm:mx0(9)} {regs.operator<<:din.lpi#1.dfm:mx0(10)} {regs.operator<<:din.lpi#1.dfm:mx0(11)} {regs.operator<<:din.lpi#1.dfm:mx0(12)} {regs.operator<<:din.lpi#1.dfm:mx0(13)} {regs.operator<<:din.lpi#1.dfm:mx0(14)} {regs.operator<<:din.lpi#1.dfm:mx0(15)} {regs.operator<<:din.lpi#1.dfm:mx0(16)} {regs.operator<<:din.lpi#1.dfm:mx0(17)} {regs.operator<<:din.lpi#1.dfm:mx0(18)} {regs.operator<<:din.lpi#1.dfm:mx0(19)} {regs.operator<<:din.lpi#1.dfm:mx0(20)} {regs.operator<<:din.lpi#1.dfm:mx0(21)} {regs.operator<<:din.lpi#1.dfm:mx0(22)} {regs.operator<<:din.lpi#1.dfm:mx0(23)} {regs.operator<<:din.lpi#1.dfm:mx0(24)} {regs.operator<<:din.lpi#1.dfm:mx0(25)} {regs.operator<<:din.lpi#1.dfm:mx0(26)} {regs.operator<<:din.lpi#1.dfm:mx0(27)} {regs.operator<<:din.lpi#1.dfm:mx0(28)} {regs.operator<<:din.lpi#1.dfm:mx0(29)} {regs.operator<<:din.lpi#1.dfm:mx0(30)} {regs.operator<<:din.lpi#1.dfm:mx0(31)} {regs.operator<<:din.lpi#1.dfm:mx0(32)} {regs.operator<<:din.lpi#1.dfm:mx0(33)} {regs.operator<<:din.lpi#1.dfm:mx0(34)} {regs.operator<<:din.lpi#1.dfm:mx0(35)} {regs.operator<<:din.lpi#1.dfm:mx0(36)} {regs.operator<<:din.lpi#1.dfm:mx0(37)} {regs.operator<<:din.lpi#1.dfm:mx0(38)} {regs.operator<<:din.lpi#1.dfm:mx0(39)} {regs.operator<<:din.lpi#1.dfm:mx0(40)} {regs.operator<<:din.lpi#1.dfm:mx0(41)} {regs.operator<<:din.lpi#1.dfm:mx0(42)} {regs.operator<<:din.lpi#1.dfm:mx0(43)} {regs.operator<<:din.lpi#1.dfm:mx0(44)} {regs.operator<<:din.lpi#1.dfm:mx0(45)} {regs.operator<<:din.lpi#1.dfm:mx0(46)} {regs.operator<<:din.lpi#1.dfm:mx0(47)} {regs.operator<<:din.lpi#1.dfm:mx0(48)} {regs.operator<<:din.lpi#1.dfm:mx0(49)} {regs.operator<<:din.lpi#1.dfm:mx0(50)} {regs.operator<<:din.lpi#1.dfm:mx0(51)} {regs.operator<<:din.lpi#1.dfm:mx0(52)} {regs.operator<<:din.lpi#1.dfm:mx0(53)} {regs.operator<<:din.lpi#1.dfm:mx0(54)} {regs.operator<<:din.lpi#1.dfm:mx0(55)} {regs.operator<<:din.lpi#1.dfm:mx0(56)} {regs.operator<<:din.lpi#1.dfm:mx0(57)} {regs.operator<<:din.lpi#1.dfm:mx0(58)} {regs.operator<<:din.lpi#1.dfm:mx0(59)} {regs.operator<<:din.lpi#1.dfm:mx0(60)} {regs.operator<<:din.lpi#1.dfm:mx0(61)} {regs.operator<<:din.lpi#1.dfm:mx0(62)} {regs.operator<<:din.lpi#1.dfm:mx0(63)} {regs.operator<<:din.lpi#1.dfm:mx0(64)} {regs.operator<<:din.lpi#1.dfm:mx0(65)} {regs.operator<<:din.lpi#1.dfm:mx0(66)} {regs.operator<<:din.lpi#1.dfm:mx0(67)} {regs.operator<<:din.lpi#1.dfm:mx0(68)} {regs.operator<<:din.lpi#1.dfm:mx0(69)} {regs.operator<<:din.lpi#1.dfm:mx0(70)} {regs.operator<<:din.lpi#1.dfm:mx0(71)} {regs.operator<<:din.lpi#1.dfm:mx0(72)} {regs.operator<<:din.lpi#1.dfm:mx0(73)} {regs.operator<<:din.lpi#1.dfm:mx0(74)} {regs.operator<<:din.lpi#1.dfm:mx0(75)} {regs.operator<<:din.lpi#1.dfm:mx0(76)} {regs.operator<<:din.lpi#1.dfm:mx0(77)} {regs.operator<<:din.lpi#1.dfm:mx0(78)} {regs.operator<<:din.lpi#1.dfm:mx0(79)} {regs.operator<<:din.lpi#1.dfm:mx0(80)} {regs.operator<<:din.lpi#1.dfm:mx0(81)} {regs.operator<<:din.lpi#1.dfm:mx0(82)} {regs.operator<<:din.lpi#1.dfm:mx0(83)} {regs.operator<<:din.lpi#1.dfm:mx0(84)} {regs.operator<<:din.lpi#1.dfm:mx0(85)} {regs.operator<<:din.lpi#1.dfm:mx0(86)} {regs.operator<<:din.lpi#1.dfm:mx0(87)} {regs.operator<<:din.lpi#1.dfm:mx0(88)} {regs.operator<<:din.lpi#1.dfm:mx0(89)} -attr xrf 18722 -attr oid 104 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load net {mux.itm(10)} -attr vt d
load net {mux.itm(11)} -attr vt d
load net {mux.itm(12)} -attr vt d
load net {mux.itm(13)} -attr vt d
load net {mux.itm(14)} -attr vt d
load net {mux.itm(15)} -attr vt d
load net {mux.itm(16)} -attr vt d
load net {mux.itm(17)} -attr vt d
load net {mux.itm(18)} -attr vt d
load net {mux.itm(19)} -attr vt d
load net {mux.itm(20)} -attr vt d
load net {mux.itm(21)} -attr vt d
load net {mux.itm(22)} -attr vt d
load net {mux.itm(23)} -attr vt d
load net {mux.itm(24)} -attr vt d
load net {mux.itm(25)} -attr vt d
load net {mux.itm(26)} -attr vt d
load net {mux.itm(27)} -attr vt d
load net {mux.itm(28)} -attr vt d
load net {mux.itm(29)} -attr vt d
load netBundle {mux.itm} 30 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} {mux.itm(10)} {mux.itm(11)} {mux.itm(12)} {mux.itm(13)} {mux.itm(14)} {mux.itm(15)} {mux.itm(16)} {mux.itm(17)} {mux.itm(18)} {mux.itm(19)} {mux.itm(20)} {mux.itm(21)} {mux.itm(22)} {mux.itm(23)} {mux.itm(24)} {mux.itm(25)} {mux.itm(26)} {mux.itm(27)} {mux.itm(28)} {mux.itm(29)} -attr xrf 18723 -attr oid 105 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {FRAME:conc#21.itm(0)} -attr vt d
load net {FRAME:conc#21.itm(1)} -attr vt d
load net {FRAME:conc#21.itm(2)} -attr vt d
load net {FRAME:conc#21.itm(3)} -attr vt d
load net {FRAME:conc#21.itm(4)} -attr vt d
load net {FRAME:conc#21.itm(5)} -attr vt d
load net {FRAME:conc#21.itm(6)} -attr vt d
load net {FRAME:conc#21.itm(7)} -attr vt d
load net {FRAME:conc#21.itm(8)} -attr vt d
load net {FRAME:conc#21.itm(9)} -attr vt d
load net {FRAME:conc#21.itm(10)} -attr vt d
load net {FRAME:conc#21.itm(11)} -attr vt d
load net {FRAME:conc#21.itm(12)} -attr vt d
load net {FRAME:conc#21.itm(13)} -attr vt d
load net {FRAME:conc#21.itm(14)} -attr vt d
load net {FRAME:conc#21.itm(15)} -attr vt d
load net {FRAME:conc#21.itm(16)} -attr vt d
load net {FRAME:conc#21.itm(17)} -attr vt d
load net {FRAME:conc#21.itm(18)} -attr vt d
load net {FRAME:conc#21.itm(19)} -attr vt d
load net {FRAME:conc#21.itm(20)} -attr vt d
load net {FRAME:conc#21.itm(21)} -attr vt d
load net {FRAME:conc#21.itm(22)} -attr vt d
load net {FRAME:conc#21.itm(23)} -attr vt d
load net {FRAME:conc#21.itm(24)} -attr vt d
load net {FRAME:conc#21.itm(25)} -attr vt d
load net {FRAME:conc#21.itm(26)} -attr vt d
load net {FRAME:conc#21.itm(27)} -attr vt d
load net {FRAME:conc#21.itm(28)} -attr vt d
load net {FRAME:conc#21.itm(29)} -attr vt d
load netBundle {FRAME:conc#21.itm} 30 {FRAME:conc#21.itm(0)} {FRAME:conc#21.itm(1)} {FRAME:conc#21.itm(2)} {FRAME:conc#21.itm(3)} {FRAME:conc#21.itm(4)} {FRAME:conc#21.itm(5)} {FRAME:conc#21.itm(6)} {FRAME:conc#21.itm(7)} {FRAME:conc#21.itm(8)} {FRAME:conc#21.itm(9)} {FRAME:conc#21.itm(10)} {FRAME:conc#21.itm(11)} {FRAME:conc#21.itm(12)} {FRAME:conc#21.itm(13)} {FRAME:conc#21.itm(14)} {FRAME:conc#21.itm(15)} {FRAME:conc#21.itm(16)} {FRAME:conc#21.itm(17)} {FRAME:conc#21.itm(18)} {FRAME:conc#21.itm(19)} {FRAME:conc#21.itm(20)} {FRAME:conc#21.itm(21)} {FRAME:conc#21.itm(22)} {FRAME:conc#21.itm(23)} {FRAME:conc#21.itm(24)} {FRAME:conc#21.itm(25)} {FRAME:conc#21.itm(26)} {FRAME:conc#21.itm(27)} {FRAME:conc#21.itm(28)} {FRAME:conc#21.itm(29)} -attr xrf 18724 -attr oid 106 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or.itm(0)} -attr vt d
load net {FRAME:or.itm(1)} -attr vt d
load net {FRAME:or.itm(2)} -attr vt d
load net {FRAME:or.itm(3)} -attr vt d
load net {FRAME:or.itm(4)} -attr vt d
load net {FRAME:or.itm(5)} -attr vt d
load net {FRAME:or.itm(6)} -attr vt d
load net {FRAME:or.itm(7)} -attr vt d
load net {FRAME:or.itm(8)} -attr vt d
load net {FRAME:or.itm(9)} -attr vt d
load netBundle {FRAME:or.itm} 10 {FRAME:or.itm(0)} {FRAME:or.itm(1)} {FRAME:or.itm(2)} {FRAME:or.itm(3)} {FRAME:or.itm(4)} {FRAME:or.itm(5)} {FRAME:or.itm(6)} {FRAME:or.itm(7)} {FRAME:or.itm(8)} {FRAME:or.itm(9)} -attr xrf 18725 -attr oid 107 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {slc(FRAME:ac_int:cctor#15.sva)#4.itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#4.itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#4.itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#4.itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#4.itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#4.itm(5)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#4.itm(6)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#4.itm(7)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#4.itm(8)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#4.itm(9)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#15.sva)#4.itm} 10 {slc(FRAME:ac_int:cctor#15.sva)#4.itm(0)} {slc(FRAME:ac_int:cctor#15.sva)#4.itm(1)} {slc(FRAME:ac_int:cctor#15.sva)#4.itm(2)} {slc(FRAME:ac_int:cctor#15.sva)#4.itm(3)} {slc(FRAME:ac_int:cctor#15.sva)#4.itm(4)} {slc(FRAME:ac_int:cctor#15.sva)#4.itm(5)} {slc(FRAME:ac_int:cctor#15.sva)#4.itm(6)} {slc(FRAME:ac_int:cctor#15.sva)#4.itm(7)} {slc(FRAME:ac_int:cctor#15.sva)#4.itm(8)} {slc(FRAME:ac_int:cctor#15.sva)#4.itm(9)} -attr xrf 18726 -attr oid 108 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#4.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load net {conc.itm(3)} -attr vt d
load net {conc.itm(4)} -attr vt d
load net {conc.itm(5)} -attr vt d
load net {conc.itm(6)} -attr vt d
load net {conc.itm(7)} -attr vt d
load net {conc.itm(8)} -attr vt d
load net {conc.itm(9)} -attr vt d
load netBundle {conc.itm} 10 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} {conc.itm(3)} {conc.itm(4)} {conc.itm(5)} {conc.itm(6)} {conc.itm(7)} {conc.itm(8)} {conc.itm(9)} -attr xrf 18727 -attr oid 109 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {slc(FRAME:ac_int:cctor#15.sva)#5.itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#5.itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#5.itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#5.itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#5.itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#5.itm(5)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#15.sva)#5.itm} 6 {slc(FRAME:ac_int:cctor#15.sva)#5.itm(0)} {slc(FRAME:ac_int:cctor#15.sva)#5.itm(1)} {slc(FRAME:ac_int:cctor#15.sva)#5.itm(2)} {slc(FRAME:ac_int:cctor#15.sva)#5.itm(3)} {slc(FRAME:ac_int:cctor#15.sva)#5.itm(4)} {slc(FRAME:ac_int:cctor#15.sva)#5.itm(5)} -attr xrf 18728 -attr oid 110 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#5.itm}
load net {slc(FRAME:ac_int:cctor#15.sva)#2.itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#2.itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#2.itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#2.itm(3)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#15.sva)#2.itm} 4 {slc(FRAME:ac_int:cctor#15.sva)#2.itm(0)} {slc(FRAME:ac_int:cctor#15.sva)#2.itm(1)} {slc(FRAME:ac_int:cctor#15.sva)#2.itm(2)} {slc(FRAME:ac_int:cctor#15.sva)#2.itm(3)} -attr xrf 18729 -attr oid 111 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#2.itm}
load net {FRAME:or#3.itm(0)} -attr vt d
load net {FRAME:or#3.itm(1)} -attr vt d
load net {FRAME:or#3.itm(2)} -attr vt d
load net {FRAME:or#3.itm(3)} -attr vt d
load net {FRAME:or#3.itm(4)} -attr vt d
load net {FRAME:or#3.itm(5)} -attr vt d
load netBundle {FRAME:or#3.itm} 6 {FRAME:or#3.itm(0)} {FRAME:or#3.itm(1)} {FRAME:or#3.itm(2)} {FRAME:or#3.itm(3)} {FRAME:or#3.itm(4)} {FRAME:or#3.itm(5)} -attr xrf 18730 -attr oid 112 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {slc(FRAME:ac_int:cctor#15.sva)#3.itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#3.itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#3.itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#3.itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#3.itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#3.itm(5)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#15.sva)#3.itm} 6 {slc(FRAME:ac_int:cctor#15.sva)#3.itm(0)} {slc(FRAME:ac_int:cctor#15.sva)#3.itm(1)} {slc(FRAME:ac_int:cctor#15.sva)#3.itm(2)} {slc(FRAME:ac_int:cctor#15.sva)#3.itm(3)} {slc(FRAME:ac_int:cctor#15.sva)#3.itm(4)} {slc(FRAME:ac_int:cctor#15.sva)#3.itm(5)} -attr xrf 18731 -attr oid 113 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#3.itm}
load net {slc(FRAME:ac_int:cctor#15.sva)#1.itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#1.itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#1.itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#1.itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#1.itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva)#1.itm(5)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#15.sva)#1.itm} 6 {slc(FRAME:ac_int:cctor#15.sva)#1.itm(0)} {slc(FRAME:ac_int:cctor#15.sva)#1.itm(1)} {slc(FRAME:ac_int:cctor#15.sva)#1.itm(2)} {slc(FRAME:ac_int:cctor#15.sva)#1.itm(3)} {slc(FRAME:ac_int:cctor#15.sva)#1.itm(4)} {slc(FRAME:ac_int:cctor#15.sva)#1.itm(5)} -attr xrf 18732 -attr oid 114 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#1.itm}
load net {slc(FRAME:ac_int:cctor#15.sva).itm(0)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva).itm(1)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva).itm(2)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva).itm(3)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva).itm(4)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva).itm(5)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva).itm(6)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva).itm(7)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva).itm(8)} -attr vt d
load net {slc(FRAME:ac_int:cctor#15.sva).itm(9)} -attr vt d
load netBundle {slc(FRAME:ac_int:cctor#15.sva).itm} 10 {slc(FRAME:ac_int:cctor#15.sva).itm(0)} {slc(FRAME:ac_int:cctor#15.sva).itm(1)} {slc(FRAME:ac_int:cctor#15.sva).itm(2)} {slc(FRAME:ac_int:cctor#15.sva).itm(3)} {slc(FRAME:ac_int:cctor#15.sva).itm(4)} {slc(FRAME:ac_int:cctor#15.sva).itm(5)} {slc(FRAME:ac_int:cctor#15.sva).itm(6)} {slc(FRAME:ac_int:cctor#15.sva).itm(7)} {slc(FRAME:ac_int:cctor#15.sva).itm(8)} {slc(FRAME:ac_int:cctor#15.sva).itm(9)} -attr xrf 18733 -attr oid 115 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva).itm}
load net {FRAME:acc#32.itm(0)} -attr vt d
load net {FRAME:acc#32.itm(1)} -attr vt d
load net {FRAME:acc#32.itm(2)} -attr vt d
load net {FRAME:acc#32.itm(3)} -attr vt d
load net {FRAME:acc#32.itm(4)} -attr vt d
load net {FRAME:acc#32.itm(5)} -attr vt d
load net {FRAME:acc#32.itm(6)} -attr vt d
load net {FRAME:acc#32.itm(7)} -attr vt d
load net {FRAME:acc#32.itm(8)} -attr vt d
load net {FRAME:acc#32.itm(9)} -attr vt d
load net {FRAME:acc#32.itm(10)} -attr vt d
load net {FRAME:acc#32.itm(11)} -attr vt d
load net {FRAME:acc#32.itm(12)} -attr vt d
load net {FRAME:acc#32.itm(13)} -attr vt d
load net {FRAME:acc#32.itm(14)} -attr vt d
load net {FRAME:acc#32.itm(15)} -attr vt d
load netBundle {FRAME:acc#32.itm} 16 {FRAME:acc#32.itm(0)} {FRAME:acc#32.itm(1)} {FRAME:acc#32.itm(2)} {FRAME:acc#32.itm(3)} {FRAME:acc#32.itm(4)} {FRAME:acc#32.itm(5)} {FRAME:acc#32.itm(6)} {FRAME:acc#32.itm(7)} {FRAME:acc#32.itm(8)} {FRAME:acc#32.itm(9)} {FRAME:acc#32.itm(10)} {FRAME:acc#32.itm(11)} {FRAME:acc#32.itm(12)} {FRAME:acc#32.itm(13)} {FRAME:acc#32.itm(14)} {FRAME:acc#32.itm(15)} -attr xrf 18734 -attr oid 116 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {conc#308.itm(0)} -attr vt d
load net {conc#308.itm(1)} -attr vt d
load net {conc#308.itm(2)} -attr vt d
load net {conc#308.itm(3)} -attr vt d
load net {conc#308.itm(4)} -attr vt d
load net {conc#308.itm(5)} -attr vt d
load net {conc#308.itm(6)} -attr vt d
load net {conc#308.itm(7)} -attr vt d
load net {conc#308.itm(8)} -attr vt d
load net {conc#308.itm(9)} -attr vt d
load net {conc#308.itm(10)} -attr vt d
load net {conc#308.itm(11)} -attr vt d
load net {conc#308.itm(12)} -attr vt d
load net {conc#308.itm(13)} -attr vt d
load net {conc#308.itm(14)} -attr vt d
load netBundle {conc#308.itm} 15 {conc#308.itm(0)} {conc#308.itm(1)} {conc#308.itm(2)} {conc#308.itm(3)} {conc#308.itm(4)} {conc#308.itm(5)} {conc#308.itm(6)} {conc#308.itm(7)} {conc#308.itm(8)} {conc#308.itm(9)} {conc#308.itm(10)} {conc#308.itm(11)} {conc#308.itm(12)} {conc#308.itm(13)} {conc#308.itm(14)} -attr xrf 18735 -attr oid 117 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {conc#309.itm(0)} -attr vt d
load net {conc#309.itm(1)} -attr vt d
load net {conc#309.itm(2)} -attr vt d
load net {conc#309.itm(3)} -attr vt d
load net {conc#309.itm(4)} -attr vt d
load net {conc#309.itm(5)} -attr vt d
load net {conc#309.itm(6)} -attr vt d
load net {conc#309.itm(7)} -attr vt d
load net {conc#309.itm(8)} -attr vt d
load net {conc#309.itm(9)} -attr vt d
load net {conc#309.itm(10)} -attr vt d
load net {conc#309.itm(11)} -attr vt d
load net {conc#309.itm(12)} -attr vt d
load net {conc#309.itm(13)} -attr vt d
load netBundle {conc#309.itm} 14 {conc#309.itm(0)} {conc#309.itm(1)} {conc#309.itm(2)} {conc#309.itm(3)} {conc#309.itm(4)} {conc#309.itm(5)} {conc#309.itm(6)} {conc#309.itm(7)} {conc#309.itm(8)} {conc#309.itm(9)} {conc#309.itm(10)} {conc#309.itm(11)} {conc#309.itm(12)} {conc#309.itm(13)} -attr xrf 18736 -attr oid 118 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {FRAME:exs#6.itm(0)} -attr vt d
load net {FRAME:exs#6.itm(1)} -attr vt d
load netBundle {FRAME:exs#6.itm} 2 {FRAME:exs#6.itm(0)} {FRAME:exs#6.itm(1)} -attr xrf 18737 -attr oid 119 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#6.itm}
load net {FRAME:slc#22.itm(0)} -attr vt d
load net {FRAME:slc#22.itm(1)} -attr vt d
load net {FRAME:slc#22.itm(2)} -attr vt d
load net {FRAME:slc#22.itm(3)} -attr vt d
load net {FRAME:slc#22.itm(4)} -attr vt d
load net {FRAME:slc#22.itm(5)} -attr vt d
load net {FRAME:slc#22.itm(6)} -attr vt d
load netBundle {FRAME:slc#22.itm} 7 {FRAME:slc#22.itm(0)} {FRAME:slc#22.itm(1)} {FRAME:slc#22.itm(2)} {FRAME:slc#22.itm(3)} {FRAME:slc#22.itm(4)} {FRAME:slc#22.itm(5)} {FRAME:slc#22.itm(6)} -attr xrf 18738 -attr oid 120 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#22.itm}
load net {FRAME:acc#24.itm(0)} -attr vt d
load net {FRAME:acc#24.itm(1)} -attr vt d
load net {FRAME:acc#24.itm(2)} -attr vt d
load net {FRAME:acc#24.itm(3)} -attr vt d
load net {FRAME:acc#24.itm(4)} -attr vt d
load net {FRAME:acc#24.itm(5)} -attr vt d
load net {FRAME:acc#24.itm(6)} -attr vt d
load net {FRAME:acc#24.itm(7)} -attr vt d
load netBundle {FRAME:acc#24.itm} 8 {FRAME:acc#24.itm(0)} {FRAME:acc#24.itm(1)} {FRAME:acc#24.itm(2)} {FRAME:acc#24.itm(3)} {FRAME:acc#24.itm(4)} {FRAME:acc#24.itm(5)} {FRAME:acc#24.itm(6)} {FRAME:acc#24.itm(7)} -attr xrf 18739 -attr oid 121 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#24.itm}
load net {conc#310.itm(0)} -attr vt d
load net {conc#310.itm(1)} -attr vt d
load net {conc#310.itm(2)} -attr vt d
load net {conc#310.itm(3)} -attr vt d
load net {conc#310.itm(4)} -attr vt d
load net {conc#310.itm(5)} -attr vt d
load net {conc#310.itm(6)} -attr vt d
load net {conc#310.itm(7)} -attr vt d
load netBundle {conc#310.itm} 8 {conc#310.itm(0)} {conc#310.itm(1)} {conc#310.itm(2)} {conc#310.itm(3)} {conc#310.itm(4)} {conc#310.itm(5)} {conc#310.itm(6)} {conc#310.itm(7)} -attr xrf 18740 -attr oid 122 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#310.itm}
load net {FRAME:conc#138.itm(0)} -attr vt d
load net {FRAME:conc#138.itm(1)} -attr vt d
load net {FRAME:conc#138.itm(2)} -attr vt d
load net {FRAME:conc#138.itm(3)} -attr vt d
load net {FRAME:conc#138.itm(4)} -attr vt d
load net {FRAME:conc#138.itm(5)} -attr vt d
load net {FRAME:conc#138.itm(6)} -attr vt d
load netBundle {FRAME:conc#138.itm} 7 {FRAME:conc#138.itm(0)} {FRAME:conc#138.itm(1)} {FRAME:conc#138.itm(2)} {FRAME:conc#138.itm(3)} {FRAME:conc#138.itm(4)} {FRAME:conc#138.itm(5)} {FRAME:conc#138.itm(6)} -attr xrf 18741 -attr oid 123 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#138.itm}
load net {FRAME:slc#16.itm(0)} -attr vt d
load net {FRAME:slc#16.itm(1)} -attr vt d
load net {FRAME:slc#16.itm(2)} -attr vt d
load net {FRAME:slc#16.itm(3)} -attr vt d
load net {FRAME:slc#16.itm(4)} -attr vt d
load net {FRAME:slc#16.itm(5)} -attr vt d
load netBundle {FRAME:slc#16.itm} 6 {FRAME:slc#16.itm(0)} {FRAME:slc#16.itm(1)} {FRAME:slc#16.itm(2)} {FRAME:slc#16.itm(3)} {FRAME:slc#16.itm(4)} {FRAME:slc#16.itm(5)} -attr xrf 18742 -attr oid 124 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#16.itm}
load net {FRAME:acc#22.itm(0)} -attr vt d
load net {FRAME:acc#22.itm(1)} -attr vt d
load net {FRAME:acc#22.itm(2)} -attr vt d
load net {FRAME:acc#22.itm(3)} -attr vt d
load net {FRAME:acc#22.itm(4)} -attr vt d
load net {FRAME:acc#22.itm(5)} -attr vt d
load net {FRAME:acc#22.itm(6)} -attr vt d
load netBundle {FRAME:acc#22.itm} 7 {FRAME:acc#22.itm(0)} {FRAME:acc#22.itm(1)} {FRAME:acc#22.itm(2)} {FRAME:acc#22.itm(3)} {FRAME:acc#22.itm(4)} {FRAME:acc#22.itm(5)} {FRAME:acc#22.itm(6)} -attr xrf 18743 -attr oid 125 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#22.itm}
load net {conc#311.itm(0)} -attr vt d
load net {conc#311.itm(1)} -attr vt d
load net {conc#311.itm(2)} -attr vt d
load net {conc#311.itm(3)} -attr vt d
load net {conc#311.itm(4)} -attr vt d
load net {conc#311.itm(5)} -attr vt d
load netBundle {conc#311.itm} 6 {conc#311.itm(0)} {conc#311.itm(1)} {conc#311.itm(2)} {conc#311.itm(3)} {conc#311.itm(4)} {conc#311.itm(5)} -attr xrf 18744 -attr oid 126 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#311.itm}
load net {FRAME:slc#14.itm(0)} -attr vt d
load net {FRAME:slc#14.itm(1)} -attr vt d
load net {FRAME:slc#14.itm(2)} -attr vt d
load net {FRAME:slc#14.itm(3)} -attr vt d
load net {FRAME:slc#14.itm(4)} -attr vt d
load netBundle {FRAME:slc#14.itm} 5 {FRAME:slc#14.itm(0)} {FRAME:slc#14.itm(1)} {FRAME:slc#14.itm(2)} {FRAME:slc#14.itm(3)} {FRAME:slc#14.itm(4)} -attr xrf 18745 -attr oid 127 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#14.itm}
load net {FRAME:acc#20.itm(0)} -attr vt d
load net {FRAME:acc#20.itm(1)} -attr vt d
load net {FRAME:acc#20.itm(2)} -attr vt d
load net {FRAME:acc#20.itm(3)} -attr vt d
load net {FRAME:acc#20.itm(4)} -attr vt d
load net {FRAME:acc#20.itm(5)} -attr vt d
load netBundle {FRAME:acc#20.itm} 6 {FRAME:acc#20.itm(0)} {FRAME:acc#20.itm(1)} {FRAME:acc#20.itm(2)} {FRAME:acc#20.itm(3)} {FRAME:acc#20.itm(4)} {FRAME:acc#20.itm(5)} -attr xrf 18746 -attr oid 128 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#20.itm}
load net {conc#312.itm(0)} -attr vt d
load net {conc#312.itm(1)} -attr vt d
load net {conc#312.itm(2)} -attr vt d
load net {conc#312.itm(3)} -attr vt d
load net {conc#312.itm(4)} -attr vt d
load netBundle {conc#312.itm} 5 {conc#312.itm(0)} {conc#312.itm(1)} {conc#312.itm(2)} {conc#312.itm(3)} {conc#312.itm(4)} -attr xrf 18747 -attr oid 129 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#312.itm}
load net {FRAME:exs#12.itm(0)} -attr vt d
load net {FRAME:exs#12.itm(1)} -attr vt d
load netBundle {FRAME:exs#12.itm} 2 {FRAME:exs#12.itm(0)} {FRAME:exs#12.itm(1)} -attr xrf 18748 -attr oid 130 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#12.itm}
load net {FRAME:conc#131.itm(0)} -attr vt d
load net {FRAME:conc#131.itm(1)} -attr vt d
load net {FRAME:conc#131.itm(2)} -attr vt d
load net {FRAME:conc#131.itm(3)} -attr vt d
load netBundle {FRAME:conc#131.itm} 4 {FRAME:conc#131.itm(0)} {FRAME:conc#131.itm(1)} {FRAME:conc#131.itm(2)} {FRAME:conc#131.itm(3)} -attr xrf 18749 -attr oid 131 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#131.itm}
load net {slc(acc#8.psp.sva)#8.itm(0)} -attr vt d
load net {slc(acc#8.psp.sva)#8.itm(1)} -attr vt d
load net {slc(acc#8.psp.sva)#8.itm(2)} -attr vt d
load netBundle {slc(acc#8.psp.sva)#8.itm} 3 {slc(acc#8.psp.sva)#8.itm(0)} {slc(acc#8.psp.sva)#8.itm(1)} {slc(acc#8.psp.sva)#8.itm(2)} -attr xrf 18750 -attr oid 132 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#8.itm}
load net {conc#313.itm(0)} -attr vt d
load net {conc#313.itm(1)} -attr vt d
load net {conc#313.itm(2)} -attr vt d
load net {conc#313.itm(3)} -attr vt d
load net {conc#313.itm(4)} -attr vt d
load net {conc#313.itm(5)} -attr vt d
load netBundle {conc#313.itm} 6 {conc#313.itm(0)} {conc#313.itm(1)} {conc#313.itm(2)} {conc#313.itm(3)} {conc#313.itm(4)} {conc#313.itm(5)} -attr xrf 18751 -attr oid 133 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#313.itm}
load net {conc#314.itm(0)} -attr vt d
load net {conc#314.itm(1)} -attr vt d
load net {conc#314.itm(2)} -attr vt d
load netBundle {conc#314.itm} 3 {conc#314.itm(0)} {conc#314.itm(1)} {conc#314.itm(2)} -attr xrf 18752 -attr oid 134 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#314.itm}
load net {FRAME:conc#146.itm(0)} -attr vt d
load net {FRAME:conc#146.itm(1)} -attr vt d
load netBundle {FRAME:conc#146.itm} 2 {FRAME:conc#146.itm(0)} {FRAME:conc#146.itm(1)} -attr xrf 18753 -attr oid 135 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#146.itm}
load net {FRAME:slc#19.itm(0)} -attr vt d
load net {FRAME:slc#19.itm(1)} -attr vt d
load net {FRAME:slc#19.itm(2)} -attr vt d
load net {FRAME:slc#19.itm(3)} -attr vt d
load net {FRAME:slc#19.itm(4)} -attr vt d
load net {FRAME:slc#19.itm(5)} -attr vt d
load net {FRAME:slc#19.itm(6)} -attr vt d
load net {FRAME:slc#19.itm(7)} -attr vt d
load net {FRAME:slc#19.itm(8)} -attr vt d
load netBundle {FRAME:slc#19.itm} 9 {FRAME:slc#19.itm(0)} {FRAME:slc#19.itm(1)} {FRAME:slc#19.itm(2)} {FRAME:slc#19.itm(3)} {FRAME:slc#19.itm(4)} {FRAME:slc#19.itm(5)} {FRAME:slc#19.itm(6)} {FRAME:slc#19.itm(7)} {FRAME:slc#19.itm(8)} -attr xrf 18754 -attr oid 136 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm}
load net {FRAME:acc#25.itm(0)} -attr vt d
load net {FRAME:acc#25.itm(1)} -attr vt d
load net {FRAME:acc#25.itm(2)} -attr vt d
load net {FRAME:acc#25.itm(3)} -attr vt d
load net {FRAME:acc#25.itm(4)} -attr vt d
load net {FRAME:acc#25.itm(5)} -attr vt d
load net {FRAME:acc#25.itm(6)} -attr vt d
load net {FRAME:acc#25.itm(7)} -attr vt d
load net {FRAME:acc#25.itm(8)} -attr vt d
load net {FRAME:acc#25.itm(9)} -attr vt d
load netBundle {FRAME:acc#25.itm} 10 {FRAME:acc#25.itm(0)} {FRAME:acc#25.itm(1)} {FRAME:acc#25.itm(2)} {FRAME:acc#25.itm(3)} {FRAME:acc#25.itm(4)} {FRAME:acc#25.itm(5)} {FRAME:acc#25.itm(6)} {FRAME:acc#25.itm(7)} {FRAME:acc#25.itm(8)} {FRAME:acc#25.itm(9)} -attr xrf 18755 -attr oid 137 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#25.itm}
load net {conc#315.itm(0)} -attr vt d
load net {conc#315.itm(1)} -attr vt d
load net {conc#315.itm(2)} -attr vt d
load net {conc#315.itm(3)} -attr vt d
load net {conc#315.itm(4)} -attr vt d
load net {conc#315.itm(5)} -attr vt d
load net {conc#315.itm(6)} -attr vt d
load net {conc#315.itm(7)} -attr vt d
load net {conc#315.itm(8)} -attr vt d
load netBundle {conc#315.itm} 9 {conc#315.itm(0)} {conc#315.itm(1)} {conc#315.itm(2)} {conc#315.itm(3)} {conc#315.itm(4)} {conc#315.itm(5)} {conc#315.itm(6)} {conc#315.itm(7)} {conc#315.itm(8)} -attr xrf 18756 -attr oid 138 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#315.itm}
load net {FRAME:exs#13.itm(0)} -attr vt d
load net {FRAME:exs#13.itm(1)} -attr vt d
load netBundle {FRAME:exs#13.itm} 2 {FRAME:exs#13.itm(0)} {FRAME:exs#13.itm(1)} -attr xrf 18757 -attr oid 139 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#13.itm}
load net {FRAME:conc#141.itm(0)} -attr vt d
load net {FRAME:conc#141.itm(1)} -attr vt d
load net {FRAME:conc#141.itm(2)} -attr vt d
load net {FRAME:conc#141.itm(3)} -attr vt d
load net {FRAME:conc#141.itm(4)} -attr vt d
load net {FRAME:conc#141.itm(5)} -attr vt d
load net {FRAME:conc#141.itm(6)} -attr vt d
load net {FRAME:conc#141.itm(7)} -attr vt d
load netBundle {FRAME:conc#141.itm} 8 {FRAME:conc#141.itm(0)} {FRAME:conc#141.itm(1)} {FRAME:conc#141.itm(2)} {FRAME:conc#141.itm(3)} {FRAME:conc#141.itm(4)} {FRAME:conc#141.itm(5)} {FRAME:conc#141.itm(6)} {FRAME:conc#141.itm(7)} -attr xrf 18758 -attr oid 140 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#141.itm}
load net {FRAME:slc#17.itm(0)} -attr vt d
load net {FRAME:slc#17.itm(1)} -attr vt d
load net {FRAME:slc#17.itm(2)} -attr vt d
load net {FRAME:slc#17.itm(3)} -attr vt d
load net {FRAME:slc#17.itm(4)} -attr vt d
load net {FRAME:slc#17.itm(5)} -attr vt d
load net {FRAME:slc#17.itm(6)} -attr vt d
load netBundle {FRAME:slc#17.itm} 7 {FRAME:slc#17.itm(0)} {FRAME:slc#17.itm(1)} {FRAME:slc#17.itm(2)} {FRAME:slc#17.itm(3)} {FRAME:slc#17.itm(4)} {FRAME:slc#17.itm(5)} {FRAME:slc#17.itm(6)} -attr xrf 18759 -attr oid 141 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#17.itm}
load net {FRAME:acc#23.itm(0)} -attr vt d
load net {FRAME:acc#23.itm(1)} -attr vt d
load net {FRAME:acc#23.itm(2)} -attr vt d
load net {FRAME:acc#23.itm(3)} -attr vt d
load net {FRAME:acc#23.itm(4)} -attr vt d
load net {FRAME:acc#23.itm(5)} -attr vt d
load net {FRAME:acc#23.itm(6)} -attr vt d
load net {FRAME:acc#23.itm(7)} -attr vt d
load netBundle {FRAME:acc#23.itm} 8 {FRAME:acc#23.itm(0)} {FRAME:acc#23.itm(1)} {FRAME:acc#23.itm(2)} {FRAME:acc#23.itm(3)} {FRAME:acc#23.itm(4)} {FRAME:acc#23.itm(5)} {FRAME:acc#23.itm(6)} {FRAME:acc#23.itm(7)} -attr xrf 18760 -attr oid 142 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#23.itm}
load net {conc#316.itm(0)} -attr vt d
load net {conc#316.itm(1)} -attr vt d
load net {conc#316.itm(2)} -attr vt d
load net {conc#316.itm(3)} -attr vt d
load net {conc#316.itm(4)} -attr vt d
load net {conc#316.itm(5)} -attr vt d
load net {conc#316.itm(6)} -attr vt d
load netBundle {conc#316.itm} 7 {conc#316.itm(0)} {conc#316.itm(1)} {conc#316.itm(2)} {conc#316.itm(3)} {conc#316.itm(4)} {conc#316.itm(5)} {conc#316.itm(6)} -attr xrf 18761 -attr oid 143 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#316.itm}
load net {FRAME:exs#16.itm(0)} -attr vt d
load net {FRAME:exs#16.itm(1)} -attr vt d
load netBundle {FRAME:exs#16.itm} 2 {FRAME:exs#16.itm(0)} {FRAME:exs#16.itm(1)} -attr xrf 18762 -attr oid 144 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#16.itm}
load net {FRAME:conc#137.itm(0)} -attr vt d
load net {FRAME:conc#137.itm(1)} -attr vt d
load net {FRAME:conc#137.itm(2)} -attr vt d
load net {FRAME:conc#137.itm(3)} -attr vt d
load net {FRAME:conc#137.itm(4)} -attr vt d
load netBundle {FRAME:conc#137.itm} 5 {FRAME:conc#137.itm(0)} {FRAME:conc#137.itm(1)} {FRAME:conc#137.itm(2)} {FRAME:conc#137.itm(3)} {FRAME:conc#137.itm(4)} -attr xrf 18763 -attr oid 145 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#137.itm}
load net {FRAME:slc#23.itm(0)} -attr vt d
load net {FRAME:slc#23.itm(1)} -attr vt d
load net {FRAME:slc#23.itm(2)} -attr vt d
load net {FRAME:slc#23.itm(3)} -attr vt d
load netBundle {FRAME:slc#23.itm} 4 {FRAME:slc#23.itm(0)} {FRAME:slc#23.itm(1)} {FRAME:slc#23.itm(2)} {FRAME:slc#23.itm(3)} -attr xrf 18764 -attr oid 146 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#23.itm}
load net {FRAME:acc#21.itm(0)} -attr vt d
load net {FRAME:acc#21.itm(1)} -attr vt d
load net {FRAME:acc#21.itm(2)} -attr vt d
load net {FRAME:acc#21.itm(3)} -attr vt d
load net {FRAME:acc#21.itm(4)} -attr vt d
load netBundle {FRAME:acc#21.itm} 5 {FRAME:acc#21.itm(0)} {FRAME:acc#21.itm(1)} {FRAME:acc#21.itm(2)} {FRAME:acc#21.itm(3)} {FRAME:acc#21.itm(4)} -attr xrf 18765 -attr oid 147 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#21.itm}
load net {conc#317.itm(0)} -attr vt d
load net {conc#317.itm(1)} -attr vt d
load net {conc#317.itm(2)} -attr vt d
load net {conc#317.itm(3)} -attr vt d
load netBundle {conc#317.itm} 4 {conc#317.itm(0)} {conc#317.itm(1)} {conc#317.itm(2)} {conc#317.itm(3)} -attr xrf 18766 -attr oid 148 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#317.itm}
load net {FRAME:conc#133.itm(0)} -attr vt d
load net {FRAME:conc#133.itm(1)} -attr vt d
load net {FRAME:conc#133.itm(2)} -attr vt d
load net {FRAME:conc#133.itm(3)} -attr vt d
load net {FRAME:conc#133.itm(4)} -attr vt d
load netBundle {FRAME:conc#133.itm} 5 {FRAME:conc#133.itm(0)} {FRAME:conc#133.itm(1)} {FRAME:conc#133.itm(2)} {FRAME:conc#133.itm(3)} {FRAME:conc#133.itm(4)} -attr xrf 18767 -attr oid 149 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#133.itm}
load net {FRAME:slc#13.itm(0)} -attr vt d
load net {FRAME:slc#13.itm(1)} -attr vt d
load net {FRAME:slc#13.itm(2)} -attr vt d
load net {FRAME:slc#13.itm(3)} -attr vt d
load netBundle {FRAME:slc#13.itm} 4 {FRAME:slc#13.itm(0)} {FRAME:slc#13.itm(1)} {FRAME:slc#13.itm(2)} {FRAME:slc#13.itm(3)} -attr xrf 18768 -attr oid 150 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#13.itm}
load net {FRAME:acc#19.itm(0)} -attr vt d
load net {FRAME:acc#19.itm(1)} -attr vt d
load net {FRAME:acc#19.itm(2)} -attr vt d
load net {FRAME:acc#19.itm(3)} -attr vt d
load net {FRAME:acc#19.itm(4)} -attr vt d
load netBundle {FRAME:acc#19.itm} 5 {FRAME:acc#19.itm(0)} {FRAME:acc#19.itm(1)} {FRAME:acc#19.itm(2)} {FRAME:acc#19.itm(3)} {FRAME:acc#19.itm(4)} -attr xrf 18769 -attr oid 151 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#19.itm}
load net {conc#318.itm(0)} -attr vt d
load net {conc#318.itm(1)} -attr vt d
load net {conc#318.itm(2)} -attr vt d
load net {conc#318.itm(3)} -attr vt d
load netBundle {conc#318.itm} 4 {conc#318.itm(0)} {conc#318.itm(1)} {conc#318.itm(2)} {conc#318.itm(3)} -attr xrf 18770 -attr oid 152 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#318.itm}
load net {conc#319.itm(0)} -attr vt d
load net {conc#319.itm(1)} -attr vt d
load net {conc#319.itm(2)} -attr vt d
load netBundle {conc#319.itm} 3 {conc#319.itm(0)} {conc#319.itm(1)} {conc#319.itm(2)} -attr xrf 18771 -attr oid 153 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#319.itm}
load net {slc(greenx.sva#1)#3.itm(0)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(1)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(2)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(3)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(4)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(5)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(6)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(7)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(8)} -attr vt d
load net {slc(greenx.sva#1)#3.itm(9)} -attr vt d
load netBundle {slc(greenx.sva#1)#3.itm} 10 {slc(greenx.sva#1)#3.itm(0)} {slc(greenx.sva#1)#3.itm(1)} {slc(greenx.sva#1)#3.itm(2)} {slc(greenx.sva#1)#3.itm(3)} {slc(greenx.sva#1)#3.itm(4)} {slc(greenx.sva#1)#3.itm(5)} {slc(greenx.sva#1)#3.itm(6)} {slc(greenx.sva#1)#3.itm(7)} {slc(greenx.sva#1)#3.itm(8)} {slc(greenx.sva#1)#3.itm(9)} -attr xrf 18772 -attr oid 154 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {AbsAndMax#2:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#2:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#2:else:if:acc.itm} 16 {AbsAndMax#2:else:if:acc.itm(0)} {AbsAndMax#2:else:if:acc.itm(1)} {AbsAndMax#2:else:if:acc.itm(2)} {AbsAndMax#2:else:if:acc.itm(3)} {AbsAndMax#2:else:if:acc.itm(4)} {AbsAndMax#2:else:if:acc.itm(5)} {AbsAndMax#2:else:if:acc.itm(6)} {AbsAndMax#2:else:if:acc.itm(7)} {AbsAndMax#2:else:if:acc.itm(8)} {AbsAndMax#2:else:if:acc.itm(9)} {AbsAndMax#2:else:if:acc.itm(10)} {AbsAndMax#2:else:if:acc.itm(11)} {AbsAndMax#2:else:if:acc.itm(12)} {AbsAndMax#2:else:if:acc.itm(13)} {AbsAndMax#2:else:if:acc.itm(14)} {AbsAndMax#2:else:if:acc.itm(15)} -attr xrf 18773 -attr oid 155 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#2:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#2:else:if:not.itm} 15 {AbsAndMax#2:else:if:not.itm(0)} {AbsAndMax#2:else:if:not.itm(1)} {AbsAndMax#2:else:if:not.itm(2)} {AbsAndMax#2:else:if:not.itm(3)} {AbsAndMax#2:else:if:not.itm(4)} {AbsAndMax#2:else:if:not.itm(5)} {AbsAndMax#2:else:if:not.itm(6)} {AbsAndMax#2:else:if:not.itm(7)} {AbsAndMax#2:else:if:not.itm(8)} {AbsAndMax#2:else:if:not.itm(9)} {AbsAndMax#2:else:if:not.itm(10)} {AbsAndMax#2:else:if:not.itm(11)} {AbsAndMax#2:else:if:not.itm(12)} {AbsAndMax#2:else:if:not.itm(13)} {AbsAndMax#2:else:if:not.itm(14)} -attr xrf 18774 -attr oid 156 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {slc(greenx.sva#1)#1.itm(0)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(1)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(2)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(3)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(4)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(5)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(6)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(7)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(8)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(9)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(10)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(11)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(12)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(13)} -attr vt d
load net {slc(greenx.sva#1)#1.itm(14)} -attr vt d
load netBundle {slc(greenx.sva#1)#1.itm} 15 {slc(greenx.sva#1)#1.itm(0)} {slc(greenx.sva#1)#1.itm(1)} {slc(greenx.sva#1)#1.itm(2)} {slc(greenx.sva#1)#1.itm(3)} {slc(greenx.sva#1)#1.itm(4)} {slc(greenx.sva#1)#1.itm(5)} {slc(greenx.sva#1)#1.itm(6)} {slc(greenx.sva#1)#1.itm(7)} {slc(greenx.sva#1)#1.itm(8)} {slc(greenx.sva#1)#1.itm(9)} {slc(greenx.sva#1)#1.itm(10)} {slc(greenx.sva#1)#1.itm(11)} {slc(greenx.sva#1)#1.itm(12)} {slc(greenx.sva#1)#1.itm(13)} {slc(greenx.sva#1)#1.itm(14)} -attr xrf 18775 -attr oid 157 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {slc(greeny.sva#1)#3.itm(0)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(1)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(2)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(3)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(4)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(5)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(6)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(7)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(8)} -attr vt d
load net {slc(greeny.sva#1)#3.itm(9)} -attr vt d
load netBundle {slc(greeny.sva#1)#3.itm} 10 {slc(greeny.sva#1)#3.itm(0)} {slc(greeny.sva#1)#3.itm(1)} {slc(greeny.sva#1)#3.itm(2)} {slc(greeny.sva#1)#3.itm(3)} {slc(greeny.sva#1)#3.itm(4)} {slc(greeny.sva#1)#3.itm(5)} {slc(greeny.sva#1)#3.itm(6)} {slc(greeny.sva#1)#3.itm(7)} {slc(greeny.sva#1)#3.itm(8)} {slc(greeny.sva#1)#3.itm(9)} -attr xrf 18776 -attr oid 158 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {AbsAndMax#3:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#3:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#3:else:if:acc.itm} 16 {AbsAndMax#3:else:if:acc.itm(0)} {AbsAndMax#3:else:if:acc.itm(1)} {AbsAndMax#3:else:if:acc.itm(2)} {AbsAndMax#3:else:if:acc.itm(3)} {AbsAndMax#3:else:if:acc.itm(4)} {AbsAndMax#3:else:if:acc.itm(5)} {AbsAndMax#3:else:if:acc.itm(6)} {AbsAndMax#3:else:if:acc.itm(7)} {AbsAndMax#3:else:if:acc.itm(8)} {AbsAndMax#3:else:if:acc.itm(9)} {AbsAndMax#3:else:if:acc.itm(10)} {AbsAndMax#3:else:if:acc.itm(11)} {AbsAndMax#3:else:if:acc.itm(12)} {AbsAndMax#3:else:if:acc.itm(13)} {AbsAndMax#3:else:if:acc.itm(14)} {AbsAndMax#3:else:if:acc.itm(15)} -attr xrf 18777 -attr oid 159 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#3:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#3:else:if:not.itm} 15 {AbsAndMax#3:else:if:not.itm(0)} {AbsAndMax#3:else:if:not.itm(1)} {AbsAndMax#3:else:if:not.itm(2)} {AbsAndMax#3:else:if:not.itm(3)} {AbsAndMax#3:else:if:not.itm(4)} {AbsAndMax#3:else:if:not.itm(5)} {AbsAndMax#3:else:if:not.itm(6)} {AbsAndMax#3:else:if:not.itm(7)} {AbsAndMax#3:else:if:not.itm(8)} {AbsAndMax#3:else:if:not.itm(9)} {AbsAndMax#3:else:if:not.itm(10)} {AbsAndMax#3:else:if:not.itm(11)} {AbsAndMax#3:else:if:not.itm(12)} {AbsAndMax#3:else:if:not.itm(13)} {AbsAndMax#3:else:if:not.itm(14)} -attr xrf 18778 -attr oid 160 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {slc(greeny.sva#1)#1.itm(0)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(1)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(2)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(3)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(4)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(5)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(6)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(7)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(8)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(9)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(10)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(11)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(12)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(13)} -attr vt d
load net {slc(greeny.sva#1)#1.itm(14)} -attr vt d
load netBundle {slc(greeny.sva#1)#1.itm} 15 {slc(greeny.sva#1)#1.itm(0)} {slc(greeny.sva#1)#1.itm(1)} {slc(greeny.sva#1)#1.itm(2)} {slc(greeny.sva#1)#1.itm(3)} {slc(greeny.sva#1)#1.itm(4)} {slc(greeny.sva#1)#1.itm(5)} {slc(greeny.sva#1)#1.itm(6)} {slc(greeny.sva#1)#1.itm(7)} {slc(greeny.sva#1)#1.itm(8)} {slc(greeny.sva#1)#1.itm(9)} {slc(greeny.sva#1)#1.itm(10)} {slc(greeny.sva#1)#1.itm(11)} {slc(greeny.sva#1)#1.itm(12)} {slc(greeny.sva#1)#1.itm(13)} {slc(greeny.sva#1)#1.itm(14)} -attr xrf 18779 -attr oid 161 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {slc(bluex.sva#1)#3.itm(0)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(1)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(2)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(3)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(4)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(5)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(6)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(7)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(8)} -attr vt d
load net {slc(bluex.sva#1)#3.itm(9)} -attr vt d
load netBundle {slc(bluex.sva#1)#3.itm} 10 {slc(bluex.sva#1)#3.itm(0)} {slc(bluex.sva#1)#3.itm(1)} {slc(bluex.sva#1)#3.itm(2)} {slc(bluex.sva#1)#3.itm(3)} {slc(bluex.sva#1)#3.itm(4)} {slc(bluex.sva#1)#3.itm(5)} {slc(bluex.sva#1)#3.itm(6)} {slc(bluex.sva#1)#3.itm(7)} {slc(bluex.sva#1)#3.itm(8)} {slc(bluex.sva#1)#3.itm(9)} -attr xrf 18780 -attr oid 162 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {AbsAndMax#4:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#4:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#4:else:if:acc.itm} 16 {AbsAndMax#4:else:if:acc.itm(0)} {AbsAndMax#4:else:if:acc.itm(1)} {AbsAndMax#4:else:if:acc.itm(2)} {AbsAndMax#4:else:if:acc.itm(3)} {AbsAndMax#4:else:if:acc.itm(4)} {AbsAndMax#4:else:if:acc.itm(5)} {AbsAndMax#4:else:if:acc.itm(6)} {AbsAndMax#4:else:if:acc.itm(7)} {AbsAndMax#4:else:if:acc.itm(8)} {AbsAndMax#4:else:if:acc.itm(9)} {AbsAndMax#4:else:if:acc.itm(10)} {AbsAndMax#4:else:if:acc.itm(11)} {AbsAndMax#4:else:if:acc.itm(12)} {AbsAndMax#4:else:if:acc.itm(13)} {AbsAndMax#4:else:if:acc.itm(14)} {AbsAndMax#4:else:if:acc.itm(15)} -attr xrf 18781 -attr oid 163 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#4:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#4:else:if:not.itm} 15 {AbsAndMax#4:else:if:not.itm(0)} {AbsAndMax#4:else:if:not.itm(1)} {AbsAndMax#4:else:if:not.itm(2)} {AbsAndMax#4:else:if:not.itm(3)} {AbsAndMax#4:else:if:not.itm(4)} {AbsAndMax#4:else:if:not.itm(5)} {AbsAndMax#4:else:if:not.itm(6)} {AbsAndMax#4:else:if:not.itm(7)} {AbsAndMax#4:else:if:not.itm(8)} {AbsAndMax#4:else:if:not.itm(9)} {AbsAndMax#4:else:if:not.itm(10)} {AbsAndMax#4:else:if:not.itm(11)} {AbsAndMax#4:else:if:not.itm(12)} {AbsAndMax#4:else:if:not.itm(13)} {AbsAndMax#4:else:if:not.itm(14)} -attr xrf 18782 -attr oid 164 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {slc(bluex.sva#1)#1.itm(0)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(1)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(2)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(3)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(4)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(5)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(6)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(7)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(8)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(9)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(10)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(11)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(12)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(13)} -attr vt d
load net {slc(bluex.sva#1)#1.itm(14)} -attr vt d
load netBundle {slc(bluex.sva#1)#1.itm} 15 {slc(bluex.sva#1)#1.itm(0)} {slc(bluex.sva#1)#1.itm(1)} {slc(bluex.sva#1)#1.itm(2)} {slc(bluex.sva#1)#1.itm(3)} {slc(bluex.sva#1)#1.itm(4)} {slc(bluex.sva#1)#1.itm(5)} {slc(bluex.sva#1)#1.itm(6)} {slc(bluex.sva#1)#1.itm(7)} {slc(bluex.sva#1)#1.itm(8)} {slc(bluex.sva#1)#1.itm(9)} {slc(bluex.sva#1)#1.itm(10)} {slc(bluex.sva#1)#1.itm(11)} {slc(bluex.sva#1)#1.itm(12)} {slc(bluex.sva#1)#1.itm(13)} {slc(bluex.sva#1)#1.itm(14)} -attr xrf 18783 -attr oid 165 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {slc(bluey.sva#1)#3.itm(0)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(1)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(2)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(3)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(4)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(5)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(6)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(7)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(8)} -attr vt d
load net {slc(bluey.sva#1)#3.itm(9)} -attr vt d
load netBundle {slc(bluey.sva#1)#3.itm} 10 {slc(bluey.sva#1)#3.itm(0)} {slc(bluey.sva#1)#3.itm(1)} {slc(bluey.sva#1)#3.itm(2)} {slc(bluey.sva#1)#3.itm(3)} {slc(bluey.sva#1)#3.itm(4)} {slc(bluey.sva#1)#3.itm(5)} {slc(bluey.sva#1)#3.itm(6)} {slc(bluey.sva#1)#3.itm(7)} {slc(bluey.sva#1)#3.itm(8)} {slc(bluey.sva#1)#3.itm(9)} -attr xrf 18784 -attr oid 166 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {AbsAndMax#5:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#5:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#5:else:if:acc.itm} 16 {AbsAndMax#5:else:if:acc.itm(0)} {AbsAndMax#5:else:if:acc.itm(1)} {AbsAndMax#5:else:if:acc.itm(2)} {AbsAndMax#5:else:if:acc.itm(3)} {AbsAndMax#5:else:if:acc.itm(4)} {AbsAndMax#5:else:if:acc.itm(5)} {AbsAndMax#5:else:if:acc.itm(6)} {AbsAndMax#5:else:if:acc.itm(7)} {AbsAndMax#5:else:if:acc.itm(8)} {AbsAndMax#5:else:if:acc.itm(9)} {AbsAndMax#5:else:if:acc.itm(10)} {AbsAndMax#5:else:if:acc.itm(11)} {AbsAndMax#5:else:if:acc.itm(12)} {AbsAndMax#5:else:if:acc.itm(13)} {AbsAndMax#5:else:if:acc.itm(14)} {AbsAndMax#5:else:if:acc.itm(15)} -attr xrf 18785 -attr oid 167 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#5:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#5:else:if:not.itm} 15 {AbsAndMax#5:else:if:not.itm(0)} {AbsAndMax#5:else:if:not.itm(1)} {AbsAndMax#5:else:if:not.itm(2)} {AbsAndMax#5:else:if:not.itm(3)} {AbsAndMax#5:else:if:not.itm(4)} {AbsAndMax#5:else:if:not.itm(5)} {AbsAndMax#5:else:if:not.itm(6)} {AbsAndMax#5:else:if:not.itm(7)} {AbsAndMax#5:else:if:not.itm(8)} {AbsAndMax#5:else:if:not.itm(9)} {AbsAndMax#5:else:if:not.itm(10)} {AbsAndMax#5:else:if:not.itm(11)} {AbsAndMax#5:else:if:not.itm(12)} {AbsAndMax#5:else:if:not.itm(13)} {AbsAndMax#5:else:if:not.itm(14)} -attr xrf 18786 -attr oid 168 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {slc(bluey.sva#1)#1.itm(0)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(1)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(2)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(3)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(4)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(5)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(6)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(7)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(8)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(9)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(10)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(11)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(12)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(13)} -attr vt d
load net {slc(bluey.sva#1)#1.itm(14)} -attr vt d
load netBundle {slc(bluey.sva#1)#1.itm} 15 {slc(bluey.sva#1)#1.itm(0)} {slc(bluey.sva#1)#1.itm(1)} {slc(bluey.sva#1)#1.itm(2)} {slc(bluey.sva#1)#1.itm(3)} {slc(bluey.sva#1)#1.itm(4)} {slc(bluey.sva#1)#1.itm(5)} {slc(bluey.sva#1)#1.itm(6)} {slc(bluey.sva#1)#1.itm(7)} {slc(bluey.sva#1)#1.itm(8)} {slc(bluey.sva#1)#1.itm(9)} {slc(bluey.sva#1)#1.itm(10)} {slc(bluey.sva#1)#1.itm(11)} {slc(bluey.sva#1)#1.itm(12)} {slc(bluey.sva#1)#1.itm(13)} {slc(bluey.sva#1)#1.itm(14)} -attr xrf 18787 -attr oid 169 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {slc(redx.sva#1)#3.itm(0)} -attr vt d
load net {slc(redx.sva#1)#3.itm(1)} -attr vt d
load net {slc(redx.sva#1)#3.itm(2)} -attr vt d
load net {slc(redx.sva#1)#3.itm(3)} -attr vt d
load net {slc(redx.sva#1)#3.itm(4)} -attr vt d
load net {slc(redx.sva#1)#3.itm(5)} -attr vt d
load net {slc(redx.sva#1)#3.itm(6)} -attr vt d
load net {slc(redx.sva#1)#3.itm(7)} -attr vt d
load net {slc(redx.sva#1)#3.itm(8)} -attr vt d
load net {slc(redx.sva#1)#3.itm(9)} -attr vt d
load netBundle {slc(redx.sva#1)#3.itm} 10 {slc(redx.sva#1)#3.itm(0)} {slc(redx.sva#1)#3.itm(1)} {slc(redx.sva#1)#3.itm(2)} {slc(redx.sva#1)#3.itm(3)} {slc(redx.sva#1)#3.itm(4)} {slc(redx.sva#1)#3.itm(5)} {slc(redx.sva#1)#3.itm(6)} {slc(redx.sva#1)#3.itm(7)} {slc(redx.sva#1)#3.itm(8)} {slc(redx.sva#1)#3.itm(9)} -attr xrf 18788 -attr oid 170 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {AbsAndMax:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax:else:if:acc.itm} 16 {AbsAndMax:else:if:acc.itm(0)} {AbsAndMax:else:if:acc.itm(1)} {AbsAndMax:else:if:acc.itm(2)} {AbsAndMax:else:if:acc.itm(3)} {AbsAndMax:else:if:acc.itm(4)} {AbsAndMax:else:if:acc.itm(5)} {AbsAndMax:else:if:acc.itm(6)} {AbsAndMax:else:if:acc.itm(7)} {AbsAndMax:else:if:acc.itm(8)} {AbsAndMax:else:if:acc.itm(9)} {AbsAndMax:else:if:acc.itm(10)} {AbsAndMax:else:if:acc.itm(11)} {AbsAndMax:else:if:acc.itm(12)} {AbsAndMax:else:if:acc.itm(13)} {AbsAndMax:else:if:acc.itm(14)} {AbsAndMax:else:if:acc.itm(15)} -attr xrf 18789 -attr oid 171 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax:else:if:not.itm} 15 {AbsAndMax:else:if:not.itm(0)} {AbsAndMax:else:if:not.itm(1)} {AbsAndMax:else:if:not.itm(2)} {AbsAndMax:else:if:not.itm(3)} {AbsAndMax:else:if:not.itm(4)} {AbsAndMax:else:if:not.itm(5)} {AbsAndMax:else:if:not.itm(6)} {AbsAndMax:else:if:not.itm(7)} {AbsAndMax:else:if:not.itm(8)} {AbsAndMax:else:if:not.itm(9)} {AbsAndMax:else:if:not.itm(10)} {AbsAndMax:else:if:not.itm(11)} {AbsAndMax:else:if:not.itm(12)} {AbsAndMax:else:if:not.itm(13)} {AbsAndMax:else:if:not.itm(14)} -attr xrf 18790 -attr oid 172 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {slc(redx.sva#1)#1.itm(0)} -attr vt d
load net {slc(redx.sva#1)#1.itm(1)} -attr vt d
load net {slc(redx.sva#1)#1.itm(2)} -attr vt d
load net {slc(redx.sva#1)#1.itm(3)} -attr vt d
load net {slc(redx.sva#1)#1.itm(4)} -attr vt d
load net {slc(redx.sva#1)#1.itm(5)} -attr vt d
load net {slc(redx.sva#1)#1.itm(6)} -attr vt d
load net {slc(redx.sva#1)#1.itm(7)} -attr vt d
load net {slc(redx.sva#1)#1.itm(8)} -attr vt d
load net {slc(redx.sva#1)#1.itm(9)} -attr vt d
load net {slc(redx.sva#1)#1.itm(10)} -attr vt d
load net {slc(redx.sva#1)#1.itm(11)} -attr vt d
load net {slc(redx.sva#1)#1.itm(12)} -attr vt d
load net {slc(redx.sva#1)#1.itm(13)} -attr vt d
load net {slc(redx.sva#1)#1.itm(14)} -attr vt d
load netBundle {slc(redx.sva#1)#1.itm} 15 {slc(redx.sva#1)#1.itm(0)} {slc(redx.sva#1)#1.itm(1)} {slc(redx.sva#1)#1.itm(2)} {slc(redx.sva#1)#1.itm(3)} {slc(redx.sva#1)#1.itm(4)} {slc(redx.sva#1)#1.itm(5)} {slc(redx.sva#1)#1.itm(6)} {slc(redx.sva#1)#1.itm(7)} {slc(redx.sva#1)#1.itm(8)} {slc(redx.sva#1)#1.itm(9)} {slc(redx.sva#1)#1.itm(10)} {slc(redx.sva#1)#1.itm(11)} {slc(redx.sva#1)#1.itm(12)} {slc(redx.sva#1)#1.itm(13)} {slc(redx.sva#1)#1.itm(14)} -attr xrf 18791 -attr oid 173 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {slc(redy.sva#1)#3.itm(0)} -attr vt d
load net {slc(redy.sva#1)#3.itm(1)} -attr vt d
load net {slc(redy.sva#1)#3.itm(2)} -attr vt d
load net {slc(redy.sva#1)#3.itm(3)} -attr vt d
load net {slc(redy.sva#1)#3.itm(4)} -attr vt d
load net {slc(redy.sva#1)#3.itm(5)} -attr vt d
load net {slc(redy.sva#1)#3.itm(6)} -attr vt d
load net {slc(redy.sva#1)#3.itm(7)} -attr vt d
load net {slc(redy.sva#1)#3.itm(8)} -attr vt d
load net {slc(redy.sva#1)#3.itm(9)} -attr vt d
load netBundle {slc(redy.sva#1)#3.itm} 10 {slc(redy.sva#1)#3.itm(0)} {slc(redy.sva#1)#3.itm(1)} {slc(redy.sva#1)#3.itm(2)} {slc(redy.sva#1)#3.itm(3)} {slc(redy.sva#1)#3.itm(4)} {slc(redy.sva#1)#3.itm(5)} {slc(redy.sva#1)#3.itm(6)} {slc(redy.sva#1)#3.itm(7)} {slc(redy.sva#1)#3.itm(8)} {slc(redy.sva#1)#3.itm(9)} -attr xrf 18792 -attr oid 174 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {AbsAndMax#1:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#1:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#1:else:if:acc.itm} 16 {AbsAndMax#1:else:if:acc.itm(0)} {AbsAndMax#1:else:if:acc.itm(1)} {AbsAndMax#1:else:if:acc.itm(2)} {AbsAndMax#1:else:if:acc.itm(3)} {AbsAndMax#1:else:if:acc.itm(4)} {AbsAndMax#1:else:if:acc.itm(5)} {AbsAndMax#1:else:if:acc.itm(6)} {AbsAndMax#1:else:if:acc.itm(7)} {AbsAndMax#1:else:if:acc.itm(8)} {AbsAndMax#1:else:if:acc.itm(9)} {AbsAndMax#1:else:if:acc.itm(10)} {AbsAndMax#1:else:if:acc.itm(11)} {AbsAndMax#1:else:if:acc.itm(12)} {AbsAndMax#1:else:if:acc.itm(13)} {AbsAndMax#1:else:if:acc.itm(14)} {AbsAndMax#1:else:if:acc.itm(15)} -attr xrf 18793 -attr oid 175 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#1:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#1:else:if:not.itm} 15 {AbsAndMax#1:else:if:not.itm(0)} {AbsAndMax#1:else:if:not.itm(1)} {AbsAndMax#1:else:if:not.itm(2)} {AbsAndMax#1:else:if:not.itm(3)} {AbsAndMax#1:else:if:not.itm(4)} {AbsAndMax#1:else:if:not.itm(5)} {AbsAndMax#1:else:if:not.itm(6)} {AbsAndMax#1:else:if:not.itm(7)} {AbsAndMax#1:else:if:not.itm(8)} {AbsAndMax#1:else:if:not.itm(9)} {AbsAndMax#1:else:if:not.itm(10)} {AbsAndMax#1:else:if:not.itm(11)} {AbsAndMax#1:else:if:not.itm(12)} {AbsAndMax#1:else:if:not.itm(13)} {AbsAndMax#1:else:if:not.itm(14)} -attr xrf 18794 -attr oid 176 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {slc(redy.sva#1)#1.itm(0)} -attr vt d
load net {slc(redy.sva#1)#1.itm(1)} -attr vt d
load net {slc(redy.sva#1)#1.itm(2)} -attr vt d
load net {slc(redy.sva#1)#1.itm(3)} -attr vt d
load net {slc(redy.sva#1)#1.itm(4)} -attr vt d
load net {slc(redy.sva#1)#1.itm(5)} -attr vt d
load net {slc(redy.sva#1)#1.itm(6)} -attr vt d
load net {slc(redy.sva#1)#1.itm(7)} -attr vt d
load net {slc(redy.sva#1)#1.itm(8)} -attr vt d
load net {slc(redy.sva#1)#1.itm(9)} -attr vt d
load net {slc(redy.sva#1)#1.itm(10)} -attr vt d
load net {slc(redy.sva#1)#1.itm(11)} -attr vt d
load net {slc(redy.sva#1)#1.itm(12)} -attr vt d
load net {slc(redy.sva#1)#1.itm(13)} -attr vt d
load net {slc(redy.sva#1)#1.itm(14)} -attr vt d
load netBundle {slc(redy.sva#1)#1.itm} 15 {slc(redy.sva#1)#1.itm(0)} {slc(redy.sva#1)#1.itm(1)} {slc(redy.sva#1)#1.itm(2)} {slc(redy.sva#1)#1.itm(3)} {slc(redy.sva#1)#1.itm(4)} {slc(redy.sva#1)#1.itm(5)} {slc(redy.sva#1)#1.itm(6)} {slc(redy.sva#1)#1.itm(7)} {slc(redy.sva#1)#1.itm(8)} {slc(redy.sva#1)#1.itm(9)} {slc(redy.sva#1)#1.itm(10)} {slc(redy.sva#1)#1.itm(11)} {slc(redy.sva#1)#1.itm(12)} {slc(redy.sva#1)#1.itm(13)} {slc(redy.sva#1)#1.itm(14)} -attr xrf 18795 -attr oid 177 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC_GY:for:acc#50.itm(0)} -attr vt d
load net {ACC_GY:for:acc#50.itm(1)} -attr vt d
load net {ACC_GY:for:acc#50.itm(2)} -attr vt d
load net {ACC_GY:for:acc#50.itm(3)} -attr vt d
load net {ACC_GY:for:acc#50.itm(4)} -attr vt d
load net {ACC_GY:for:acc#50.itm(5)} -attr vt d
load net {ACC_GY:for:acc#50.itm(6)} -attr vt d
load net {ACC_GY:for:acc#50.itm(7)} -attr vt d
load net {ACC_GY:for:acc#50.itm(8)} -attr vt d
load net {ACC_GY:for:acc#50.itm(9)} -attr vt d
load netBundle {ACC_GY:for:acc#50.itm} 10 {ACC_GY:for:acc#50.itm(0)} {ACC_GY:for:acc#50.itm(1)} {ACC_GY:for:acc#50.itm(2)} {ACC_GY:for:acc#50.itm(3)} {ACC_GY:for:acc#50.itm(4)} {ACC_GY:for:acc#50.itm(5)} {ACC_GY:for:acc#50.itm(6)} {ACC_GY:for:acc#50.itm(7)} {ACC_GY:for:acc#50.itm(8)} {ACC_GY:for:acc#50.itm(9)} -attr xrf 18796 -attr oid 178 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {conc#320.itm(0)} -attr vt d
load net {conc#320.itm(1)} -attr vt d
load net {conc#320.itm(2)} -attr vt d
load net {conc#320.itm(3)} -attr vt d
load net {conc#320.itm(4)} -attr vt d
load net {conc#320.itm(5)} -attr vt d
load net {conc#320.itm(6)} -attr vt d
load net {conc#320.itm(7)} -attr vt d
load net {conc#320.itm(8)} -attr vt d
load net {conc#320.itm(9)} -attr vt d
load netBundle {conc#320.itm} 10 {conc#320.itm(0)} {conc#320.itm(1)} {conc#320.itm(2)} {conc#320.itm(3)} {conc#320.itm(4)} {conc#320.itm(5)} {conc#320.itm(6)} {conc#320.itm(7)} {conc#320.itm(8)} {conc#320.itm(9)} -attr xrf 18797 -attr oid 179 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#320.itm}
load net {ACC_GY:for:exs#135.itm(0)} -attr vt d
load net {ACC_GY:for:exs#135.itm(1)} -attr vt d
load netBundle {ACC_GY:for:exs#135.itm} 2 {ACC_GY:for:exs#135.itm(0)} {ACC_GY:for:exs#135.itm(1)} -attr xrf 18798 -attr oid 180 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#135.itm}
load net {ACC_GY:for:acc#48.itm(0)} -attr vt d
load net {ACC_GY:for:acc#48.itm(1)} -attr vt d
load net {ACC_GY:for:acc#48.itm(2)} -attr vt d
load net {ACC_GY:for:acc#48.itm(3)} -attr vt d
load net {ACC_GY:for:acc#48.itm(4)} -attr vt d
load net {ACC_GY:for:acc#48.itm(5)} -attr vt d
load net {ACC_GY:for:acc#48.itm(6)} -attr vt d
load net {ACC_GY:for:acc#48.itm(7)} -attr vt d
load net {ACC_GY:for:acc#48.itm(8)} -attr vt d
load netBundle {ACC_GY:for:acc#48.itm} 9 {ACC_GY:for:acc#48.itm(0)} {ACC_GY:for:acc#48.itm(1)} {ACC_GY:for:acc#48.itm(2)} {ACC_GY:for:acc#48.itm(3)} {ACC_GY:for:acc#48.itm(4)} {ACC_GY:for:acc#48.itm(5)} {ACC_GY:for:acc#48.itm(6)} {ACC_GY:for:acc#48.itm(7)} {ACC_GY:for:acc#48.itm(8)} -attr xrf 18799 -attr oid 181 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {conc#321.itm(0)} -attr vt d
load net {conc#321.itm(1)} -attr vt d
load net {conc#321.itm(2)} -attr vt d
load net {conc#321.itm(3)} -attr vt d
load net {conc#321.itm(4)} -attr vt d
load net {conc#321.itm(5)} -attr vt d
load net {conc#321.itm(6)} -attr vt d
load net {conc#321.itm(7)} -attr vt d
load netBundle {conc#321.itm} 8 {conc#321.itm(0)} {conc#321.itm(1)} {conc#321.itm(2)} {conc#321.itm(3)} {conc#321.itm(4)} {conc#321.itm(5)} {conc#321.itm(6)} {conc#321.itm(7)} -attr xrf 18800 -attr oid 182 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#321.itm}
load net {ACC_GY:for:exs#139.itm(0)} -attr vt d
load net {ACC_GY:for:exs#139.itm(1)} -attr vt d
load netBundle {ACC_GY:for:exs#139.itm} 2 {ACC_GY:for:exs#139.itm(0)} {ACC_GY:for:exs#139.itm(1)} -attr xrf 18801 -attr oid 183 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#139.itm}
load net {conc#322.itm(0)} -attr vt d
load net {conc#322.itm(1)} -attr vt d
load net {conc#322.itm(2)} -attr vt d
load net {conc#322.itm(3)} -attr vt d
load net {conc#322.itm(4)} -attr vt d
load net {conc#322.itm(5)} -attr vt d
load net {conc#322.itm(6)} -attr vt d
load netBundle {conc#322.itm} 7 {conc#322.itm(0)} {conc#322.itm(1)} {conc#322.itm(2)} {conc#322.itm(3)} {conc#322.itm(4)} {conc#322.itm(5)} {conc#322.itm(6)} -attr xrf 18802 -attr oid 184 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#322.itm}
load net {ACC_GY:for:slc#20.itm(0)} -attr vt d
load net {ACC_GY:for:slc#20.itm(1)} -attr vt d
load net {ACC_GY:for:slc#20.itm(2)} -attr vt d
load netBundle {ACC_GY:for:slc#20.itm} 3 {ACC_GY:for:slc#20.itm(0)} {ACC_GY:for:slc#20.itm(1)} {ACC_GY:for:slc#20.itm(2)} -attr xrf 18803 -attr oid 185 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#20.itm}
load net {ACC_GY:for:acc#39.itm(0)} -attr vt d
load net {ACC_GY:for:acc#39.itm(1)} -attr vt d
load net {ACC_GY:for:acc#39.itm(2)} -attr vt d
load net {ACC_GY:for:acc#39.itm(3)} -attr vt d
load netBundle {ACC_GY:for:acc#39.itm} 4 {ACC_GY:for:acc#39.itm(0)} {ACC_GY:for:acc#39.itm(1)} {ACC_GY:for:acc#39.itm(2)} {ACC_GY:for:acc#39.itm(3)} -attr xrf 18804 -attr oid 186 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#39.itm}
load net {exs#28.itm(0)} -attr vt d
load net {exs#28.itm(1)} -attr vt d
load net {exs#28.itm(2)} -attr vt d
load netBundle {exs#28.itm} 3 {exs#28.itm(0)} {exs#28.itm(1)} {exs#28.itm(2)} -attr xrf 18805 -attr oid 187 -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {conc#323.itm(0)} -attr vt d
load net {conc#323.itm(1)} -attr vt d
load netBundle {conc#323.itm} 2 {conc#323.itm(0)} {conc#323.itm(1)} -attr xrf 18806 -attr oid 188 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#323.itm}
load net {ACC_GY:for:exs#123.itm(0)} -attr vt d
load net {ACC_GY:for:exs#123.itm(1)} -attr vt d
load net {ACC_GY:for:exs#123.itm(2)} -attr vt d
load netBundle {ACC_GY:for:exs#123.itm} 3 {ACC_GY:for:exs#123.itm(0)} {ACC_GY:for:exs#123.itm(1)} {ACC_GY:for:exs#123.itm(2)} -attr xrf 18807 -attr oid 189 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#123.itm}
load net {ACC_GY:for:conc#96.itm(0)} -attr vt d
load net {ACC_GY:for:conc#96.itm(1)} -attr vt d
load netBundle {ACC_GY:for:conc#96.itm} 2 {ACC_GY:for:conc#96.itm(0)} {ACC_GY:for:conc#96.itm(1)} -attr xrf 18808 -attr oid 190 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#96.itm}
load net {ACC_GY:for:slc#19.itm(0)} -attr vt d
load net {ACC_GY:for:slc#19.itm(1)} -attr vt d
load net {ACC_GY:for:slc#19.itm(2)} -attr vt d
load netBundle {ACC_GY:for:slc#19.itm} 3 {ACC_GY:for:slc#19.itm(0)} {ACC_GY:for:slc#19.itm(1)} {ACC_GY:for:slc#19.itm(2)} -attr xrf 18809 -attr oid 191 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#19.itm}
load net {ACC_GY:for:acc#38.itm(0)} -attr vt d
load net {ACC_GY:for:acc#38.itm(1)} -attr vt d
load net {ACC_GY:for:acc#38.itm(2)} -attr vt d
load net {ACC_GY:for:acc#38.itm(3)} -attr vt d
load netBundle {ACC_GY:for:acc#38.itm} 4 {ACC_GY:for:acc#38.itm(0)} {ACC_GY:for:acc#38.itm(1)} {ACC_GY:for:acc#38.itm(2)} {ACC_GY:for:acc#38.itm(3)} -attr xrf 18810 -attr oid 192 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#38.itm}
load net {exs#29.itm(0)} -attr vt d
load net {exs#29.itm(1)} -attr vt d
load net {exs#29.itm(2)} -attr vt d
load netBundle {exs#29.itm} 3 {exs#29.itm(0)} {exs#29.itm(1)} {exs#29.itm(2)} -attr xrf 18811 -attr oid 193 -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {conc#325.itm(0)} -attr vt d
load net {conc#325.itm(1)} -attr vt d
load netBundle {conc#325.itm} 2 {conc#325.itm(0)} {conc#325.itm(1)} -attr xrf 18812 -attr oid 194 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#325.itm}
load net {ACC_GY:for:exs#125.itm(0)} -attr vt d
load net {ACC_GY:for:exs#125.itm(1)} -attr vt d
load net {ACC_GY:for:exs#125.itm(2)} -attr vt d
load netBundle {ACC_GY:for:exs#125.itm} 3 {ACC_GY:for:exs#125.itm(0)} {ACC_GY:for:exs#125.itm(1)} {ACC_GY:for:exs#125.itm(2)} -attr xrf 18813 -attr oid 195 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#125.itm}
load net {ACC_GY:for:conc#94.itm(0)} -attr vt d
load net {ACC_GY:for:conc#94.itm(1)} -attr vt d
load netBundle {ACC_GY:for:conc#94.itm} 2 {ACC_GY:for:conc#94.itm(0)} {ACC_GY:for:conc#94.itm(1)} -attr xrf 18814 -attr oid 196 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#94.itm}
load net {ACC_GY:for:slc#18.itm(0)} -attr vt d
load net {ACC_GY:for:slc#18.itm(1)} -attr vt d
load net {ACC_GY:for:slc#18.itm(2)} -attr vt d
load netBundle {ACC_GY:for:slc#18.itm} 3 {ACC_GY:for:slc#18.itm(0)} {ACC_GY:for:slc#18.itm(1)} {ACC_GY:for:slc#18.itm(2)} -attr xrf 18815 -attr oid 197 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#18.itm}
load net {ACC_GY:for:acc#37.itm(0)} -attr vt d
load net {ACC_GY:for:acc#37.itm(1)} -attr vt d
load net {ACC_GY:for:acc#37.itm(2)} -attr vt d
load net {ACC_GY:for:acc#37.itm(3)} -attr vt d
load netBundle {ACC_GY:for:acc#37.itm} 4 {ACC_GY:for:acc#37.itm(0)} {ACC_GY:for:acc#37.itm(1)} {ACC_GY:for:acc#37.itm(2)} {ACC_GY:for:acc#37.itm(3)} -attr xrf 18816 -attr oid 198 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#37.itm}
load net {exs#30.itm(0)} -attr vt d
load net {exs#30.itm(1)} -attr vt d
load net {exs#30.itm(2)} -attr vt d
load netBundle {exs#30.itm} 3 {exs#30.itm(0)} {exs#30.itm(1)} {exs#30.itm(2)} -attr xrf 18817 -attr oid 199 -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {conc#327.itm(0)} -attr vt d
load net {conc#327.itm(1)} -attr vt d
load netBundle {conc#327.itm} 2 {conc#327.itm(0)} {conc#327.itm(1)} -attr xrf 18818 -attr oid 200 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#327.itm}
load net {ACC_GY:for:exs#127.itm(0)} -attr vt d
load net {ACC_GY:for:exs#127.itm(1)} -attr vt d
load net {ACC_GY:for:exs#127.itm(2)} -attr vt d
load netBundle {ACC_GY:for:exs#127.itm} 3 {ACC_GY:for:exs#127.itm(0)} {ACC_GY:for:exs#127.itm(1)} {ACC_GY:for:exs#127.itm(2)} -attr xrf 18819 -attr oid 201 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#127.itm}
load net {ACC_GY:for:conc#92.itm(0)} -attr vt d
load net {ACC_GY:for:conc#92.itm(1)} -attr vt d
load netBundle {ACC_GY:for:conc#92.itm} 2 {ACC_GY:for:conc#92.itm(0)} {ACC_GY:for:conc#92.itm(1)} -attr xrf 18820 -attr oid 202 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#92.itm}
load net {ACC_GY:for:slc#17.itm(0)} -attr vt d
load net {ACC_GY:for:slc#17.itm(1)} -attr vt d
load net {ACC_GY:for:slc#17.itm(2)} -attr vt d
load netBundle {ACC_GY:for:slc#17.itm} 3 {ACC_GY:for:slc#17.itm(0)} {ACC_GY:for:slc#17.itm(1)} {ACC_GY:for:slc#17.itm(2)} -attr xrf 18821 -attr oid 203 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#17.itm}
load net {ACC_GY:for:acc#36.itm(0)} -attr vt d
load net {ACC_GY:for:acc#36.itm(1)} -attr vt d
load net {ACC_GY:for:acc#36.itm(2)} -attr vt d
load net {ACC_GY:for:acc#36.itm(3)} -attr vt d
load netBundle {ACC_GY:for:acc#36.itm} 4 {ACC_GY:for:acc#36.itm(0)} {ACC_GY:for:acc#36.itm(1)} {ACC_GY:for:acc#36.itm(2)} {ACC_GY:for:acc#36.itm(3)} -attr xrf 18822 -attr oid 204 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#36.itm}
load net {conc#329.itm(0)} -attr vt d
load net {conc#329.itm(1)} -attr vt d
load net {conc#329.itm(2)} -attr vt d
load netBundle {conc#329.itm} 3 {conc#329.itm(0)} {conc#329.itm(1)} {conc#329.itm(2)} -attr xrf 18823 -attr oid 205 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#329.itm}
load net {conc#330.itm(0)} -attr vt d
load net {conc#330.itm(1)} -attr vt d
load net {conc#330.itm(2)} -attr vt d
load netBundle {conc#330.itm} 3 {conc#330.itm(0)} {conc#330.itm(1)} {conc#330.itm(2)} -attr xrf 18824 -attr oid 206 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#330.itm}
load net {ACC_GY:for:slc#21.itm(0)} -attr vt d
load net {ACC_GY:for:slc#21.itm(1)} -attr vt d
load net {ACC_GY:for:slc#21.itm(2)} -attr vt d
load net {ACC_GY:for:slc#21.itm(3)} -attr vt d
load netBundle {ACC_GY:for:slc#21.itm} 4 {ACC_GY:for:slc#21.itm(0)} {ACC_GY:for:slc#21.itm(1)} {ACC_GY:for:slc#21.itm(2)} {ACC_GY:for:slc#21.itm(3)} -attr xrf 18825 -attr oid 207 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#21.itm}
load net {ACC_GY:for:acc#40.itm(0)} -attr vt d
load net {ACC_GY:for:acc#40.itm(1)} -attr vt d
load net {ACC_GY:for:acc#40.itm(2)} -attr vt d
load net {ACC_GY:for:acc#40.itm(3)} -attr vt d
load net {ACC_GY:for:acc#40.itm(4)} -attr vt d
load netBundle {ACC_GY:for:acc#40.itm} 5 {ACC_GY:for:acc#40.itm(0)} {ACC_GY:for:acc#40.itm(1)} {ACC_GY:for:acc#40.itm(2)} {ACC_GY:for:acc#40.itm(3)} {ACC_GY:for:acc#40.itm(4)} -attr xrf 18826 -attr oid 208 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#40.itm}
load net {conc#331.itm(0)} -attr vt d
load net {conc#331.itm(1)} -attr vt d
load net {conc#331.itm(2)} -attr vt d
load net {conc#331.itm(3)} -attr vt d
load netBundle {conc#331.itm} 4 {conc#331.itm(0)} {conc#331.itm(1)} {conc#331.itm(2)} {conc#331.itm(3)} -attr xrf 18827 -attr oid 209 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#331.itm}
load net {ACC_GY:for:exs#128.itm(0)} -attr vt d
load net {ACC_GY:for:exs#128.itm(1)} -attr vt d
load net {ACC_GY:for:exs#128.itm(2)} -attr vt d
load netBundle {ACC_GY:for:exs#128.itm} 3 {ACC_GY:for:exs#128.itm(0)} {ACC_GY:for:exs#128.itm(1)} {ACC_GY:for:exs#128.itm(2)} -attr xrf 18828 -attr oid 210 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#128.itm}
load net {ACC_GY:for:conc#98.itm(0)} -attr vt d
load net {ACC_GY:for:conc#98.itm(1)} -attr vt d
load netBundle {ACC_GY:for:conc#98.itm} 2 {ACC_GY:for:conc#98.itm(0)} {ACC_GY:for:conc#98.itm(1)} -attr xrf 18829 -attr oid 211 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#98.itm}
load net {ACC_GY:for:acc#55.itm(0)} -attr vt d
load net {ACC_GY:for:acc#55.itm(1)} -attr vt d
load net {ACC_GY:for:acc#55.itm(2)} -attr vt d
load net {ACC_GY:for:acc#55.itm(3)} -attr vt d
load netBundle {ACC_GY:for:acc#55.itm} 4 {ACC_GY:for:acc#55.itm(0)} {ACC_GY:for:acc#55.itm(1)} {ACC_GY:for:acc#55.itm(2)} {ACC_GY:for:acc#55.itm(3)} -attr xrf 18830 -attr oid 212 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#55.itm}
load net {conc#332.itm(0)} -attr vt d
load net {conc#332.itm(1)} -attr vt d
load net {conc#332.itm(2)} -attr vt d
load netBundle {conc#332.itm} 3 {conc#332.itm(0)} {conc#332.itm(1)} {conc#332.itm(2)} -attr xrf 18831 -attr oid 213 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#332.itm}
load net {conc#333.itm(0)} -attr vt d
load net {conc#333.itm(1)} -attr vt d
load net {conc#333.itm(2)} -attr vt d
load netBundle {conc#333.itm} 3 {conc#333.itm(0)} {conc#333.itm(1)} {conc#333.itm(2)} -attr xrf 18832 -attr oid 214 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#333.itm}
load net {ACC_GY:for:mux#5.itm(0)} -attr vt d
load net {ACC_GY:for:mux#5.itm(1)} -attr vt d
load net {ACC_GY:for:mux#5.itm(2)} -attr vt d
load net {ACC_GY:for:mux#5.itm(3)} -attr vt d
load net {ACC_GY:for:mux#5.itm(4)} -attr vt d
load net {ACC_GY:for:mux#5.itm(5)} -attr vt d
load net {ACC_GY:for:mux#5.itm(6)} -attr vt d
load net {ACC_GY:for:mux#5.itm(7)} -attr vt d
load net {ACC_GY:for:mux#5.itm(8)} -attr vt d
load net {ACC_GY:for:mux#5.itm(9)} -attr vt d
load net {ACC_GY:for:mux#5.itm(10)} -attr vt d
load net {ACC_GY:for:mux#5.itm(11)} -attr vt d
load net {ACC_GY:for:mux#5.itm(12)} -attr vt d
load net {ACC_GY:for:mux#5.itm(13)} -attr vt d
load net {ACC_GY:for:mux#5.itm(14)} -attr vt d
load net {ACC_GY:for:mux#5.itm(15)} -attr vt d
load netBundle {ACC_GY:for:mux#5.itm} 16 {ACC_GY:for:mux#5.itm(0)} {ACC_GY:for:mux#5.itm(1)} {ACC_GY:for:mux#5.itm(2)} {ACC_GY:for:mux#5.itm(3)} {ACC_GY:for:mux#5.itm(4)} {ACC_GY:for:mux#5.itm(5)} {ACC_GY:for:mux#5.itm(6)} {ACC_GY:for:mux#5.itm(7)} {ACC_GY:for:mux#5.itm(8)} {ACC_GY:for:mux#5.itm(9)} {ACC_GY:for:mux#5.itm(10)} {ACC_GY:for:mux#5.itm(11)} {ACC_GY:for:mux#5.itm(12)} {ACC_GY:for:mux#5.itm(13)} {ACC_GY:for:mux#5.itm(14)} {ACC_GY:for:mux#5.itm(15)} -attr xrf 18833 -attr oid 215 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:slc#15.itm(0)} -attr vt d
load net {ACC_GY:for:slc#15.itm(1)} -attr vt d
load net {ACC_GY:for:slc#15.itm(2)} -attr vt d
load netBundle {ACC_GY:for:slc#15.itm} 3 {ACC_GY:for:slc#15.itm(0)} {ACC_GY:for:slc#15.itm(1)} {ACC_GY:for:slc#15.itm(2)} -attr xrf 18834 -attr oid 216 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#15.itm}
load net {ACC_GY:for:acc#34.itm(0)} -attr vt d
load net {ACC_GY:for:acc#34.itm(1)} -attr vt d
load net {ACC_GY:for:acc#34.itm(2)} -attr vt d
load net {ACC_GY:for:acc#34.itm(3)} -attr vt d
load netBundle {ACC_GY:for:acc#34.itm} 4 {ACC_GY:for:acc#34.itm(0)} {ACC_GY:for:acc#34.itm(1)} {ACC_GY:for:acc#34.itm(2)} {ACC_GY:for:acc#34.itm(3)} -attr xrf 18835 -attr oid 217 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#34.itm}
load net {conc#334.itm(0)} -attr vt d
load net {conc#334.itm(1)} -attr vt d
load net {conc#334.itm(2)} -attr vt d
load netBundle {conc#334.itm} 3 {conc#334.itm(0)} {conc#334.itm(1)} {conc#334.itm(2)} -attr xrf 18836 -attr oid 218 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#334.itm}
load net {ACC_GY:for:slc#14.itm(0)} -attr vt d
load net {ACC_GY:for:slc#14.itm(1)} -attr vt d
load netBundle {ACC_GY:for:slc#14.itm} 2 {ACC_GY:for:slc#14.itm(0)} {ACC_GY:for:slc#14.itm(1)} -attr xrf 18837 -attr oid 219 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#14.itm}
load net {ACC_GY:for:acc#33.itm(0)} -attr vt d
load net {ACC_GY:for:acc#33.itm(1)} -attr vt d
load net {ACC_GY:for:acc#33.itm(2)} -attr vt d
load netBundle {ACC_GY:for:acc#33.itm} 3 {ACC_GY:for:acc#33.itm(0)} {ACC_GY:for:acc#33.itm(1)} {ACC_GY:for:acc#33.itm(2)} -attr xrf 18838 -attr oid 220 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#33.itm}
load net {conc#335.itm(0)} -attr vt d
load net {conc#335.itm(1)} -attr vt d
load netBundle {conc#335.itm} 2 {conc#335.itm(0)} {conc#335.itm(1)} -attr xrf 18839 -attr oid 221 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#335.itm}
load net {conc#336.itm(0)} -attr vt d
load net {conc#336.itm(1)} -attr vt d
load netBundle {conc#336.itm} 2 {conc#336.itm(0)} {conc#336.itm(1)} -attr xrf 18840 -attr oid 222 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#336.itm}
load net {ACC_GY:for:conc#84.itm(0)} -attr vt d
load net {ACC_GY:for:conc#84.itm(1)} -attr vt d
load netBundle {ACC_GY:for:conc#84.itm} 2 {ACC_GY:for:conc#84.itm(0)} {ACC_GY:for:conc#84.itm(1)} -attr xrf 18841 -attr oid 223 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#84.itm}
load net {ACC_GX:for:acc#50.itm(0)} -attr vt d
load net {ACC_GX:for:acc#50.itm(1)} -attr vt d
load net {ACC_GX:for:acc#50.itm(2)} -attr vt d
load net {ACC_GX:for:acc#50.itm(3)} -attr vt d
load net {ACC_GX:for:acc#50.itm(4)} -attr vt d
load net {ACC_GX:for:acc#50.itm(5)} -attr vt d
load net {ACC_GX:for:acc#50.itm(6)} -attr vt d
load net {ACC_GX:for:acc#50.itm(7)} -attr vt d
load net {ACC_GX:for:acc#50.itm(8)} -attr vt d
load net {ACC_GX:for:acc#50.itm(9)} -attr vt d
load netBundle {ACC_GX:for:acc#50.itm} 10 {ACC_GX:for:acc#50.itm(0)} {ACC_GX:for:acc#50.itm(1)} {ACC_GX:for:acc#50.itm(2)} {ACC_GX:for:acc#50.itm(3)} {ACC_GX:for:acc#50.itm(4)} {ACC_GX:for:acc#50.itm(5)} {ACC_GX:for:acc#50.itm(6)} {ACC_GX:for:acc#50.itm(7)} {ACC_GX:for:acc#50.itm(8)} {ACC_GX:for:acc#50.itm(9)} -attr xrf 18842 -attr oid 224 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {conc#337.itm(0)} -attr vt d
load net {conc#337.itm(1)} -attr vt d
load net {conc#337.itm(2)} -attr vt d
load net {conc#337.itm(3)} -attr vt d
load net {conc#337.itm(4)} -attr vt d
load net {conc#337.itm(5)} -attr vt d
load net {conc#337.itm(6)} -attr vt d
load net {conc#337.itm(7)} -attr vt d
load net {conc#337.itm(8)} -attr vt d
load net {conc#337.itm(9)} -attr vt d
load netBundle {conc#337.itm} 10 {conc#337.itm(0)} {conc#337.itm(1)} {conc#337.itm(2)} {conc#337.itm(3)} {conc#337.itm(4)} {conc#337.itm(5)} {conc#337.itm(6)} {conc#337.itm(7)} {conc#337.itm(8)} {conc#337.itm(9)} -attr xrf 18843 -attr oid 225 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#337.itm}
load net {ACC_GX:for:exs#135.itm(0)} -attr vt d
load net {ACC_GX:for:exs#135.itm(1)} -attr vt d
load netBundle {ACC_GX:for:exs#135.itm} 2 {ACC_GX:for:exs#135.itm(0)} {ACC_GX:for:exs#135.itm(1)} -attr xrf 18844 -attr oid 226 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#135.itm}
load net {ACC_GX:for:acc#48.itm(0)} -attr vt d
load net {ACC_GX:for:acc#48.itm(1)} -attr vt d
load net {ACC_GX:for:acc#48.itm(2)} -attr vt d
load net {ACC_GX:for:acc#48.itm(3)} -attr vt d
load net {ACC_GX:for:acc#48.itm(4)} -attr vt d
load net {ACC_GX:for:acc#48.itm(5)} -attr vt d
load net {ACC_GX:for:acc#48.itm(6)} -attr vt d
load net {ACC_GX:for:acc#48.itm(7)} -attr vt d
load net {ACC_GX:for:acc#48.itm(8)} -attr vt d
load netBundle {ACC_GX:for:acc#48.itm} 9 {ACC_GX:for:acc#48.itm(0)} {ACC_GX:for:acc#48.itm(1)} {ACC_GX:for:acc#48.itm(2)} {ACC_GX:for:acc#48.itm(3)} {ACC_GX:for:acc#48.itm(4)} {ACC_GX:for:acc#48.itm(5)} {ACC_GX:for:acc#48.itm(6)} {ACC_GX:for:acc#48.itm(7)} {ACC_GX:for:acc#48.itm(8)} -attr xrf 18845 -attr oid 227 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {conc#338.itm(0)} -attr vt d
load net {conc#338.itm(1)} -attr vt d
load net {conc#338.itm(2)} -attr vt d
load net {conc#338.itm(3)} -attr vt d
load net {conc#338.itm(4)} -attr vt d
load net {conc#338.itm(5)} -attr vt d
load net {conc#338.itm(6)} -attr vt d
load net {conc#338.itm(7)} -attr vt d
load netBundle {conc#338.itm} 8 {conc#338.itm(0)} {conc#338.itm(1)} {conc#338.itm(2)} {conc#338.itm(3)} {conc#338.itm(4)} {conc#338.itm(5)} {conc#338.itm(6)} {conc#338.itm(7)} -attr xrf 18846 -attr oid 228 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#338.itm}
load net {ACC_GX:for:exs#139.itm(0)} -attr vt d
load net {ACC_GX:for:exs#139.itm(1)} -attr vt d
load netBundle {ACC_GX:for:exs#139.itm} 2 {ACC_GX:for:exs#139.itm(0)} {ACC_GX:for:exs#139.itm(1)} -attr xrf 18847 -attr oid 229 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#139.itm}
load net {conc#339.itm(0)} -attr vt d
load net {conc#339.itm(1)} -attr vt d
load net {conc#339.itm(2)} -attr vt d
load net {conc#339.itm(3)} -attr vt d
load net {conc#339.itm(4)} -attr vt d
load net {conc#339.itm(5)} -attr vt d
load net {conc#339.itm(6)} -attr vt d
load netBundle {conc#339.itm} 7 {conc#339.itm(0)} {conc#339.itm(1)} {conc#339.itm(2)} {conc#339.itm(3)} {conc#339.itm(4)} {conc#339.itm(5)} {conc#339.itm(6)} -attr xrf 18848 -attr oid 230 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#339.itm}
load net {ACC_GX:for:slc#20.itm(0)} -attr vt d
load net {ACC_GX:for:slc#20.itm(1)} -attr vt d
load net {ACC_GX:for:slc#20.itm(2)} -attr vt d
load netBundle {ACC_GX:for:slc#20.itm} 3 {ACC_GX:for:slc#20.itm(0)} {ACC_GX:for:slc#20.itm(1)} {ACC_GX:for:slc#20.itm(2)} -attr xrf 18849 -attr oid 231 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#20.itm}
load net {ACC_GX:for:acc#39.itm(0)} -attr vt d
load net {ACC_GX:for:acc#39.itm(1)} -attr vt d
load net {ACC_GX:for:acc#39.itm(2)} -attr vt d
load net {ACC_GX:for:acc#39.itm(3)} -attr vt d
load netBundle {ACC_GX:for:acc#39.itm} 4 {ACC_GX:for:acc#39.itm(0)} {ACC_GX:for:acc#39.itm(1)} {ACC_GX:for:acc#39.itm(2)} {ACC_GX:for:acc#39.itm(3)} -attr xrf 18850 -attr oid 232 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#39.itm}
load net {exs#31.itm(0)} -attr vt d
load net {exs#31.itm(1)} -attr vt d
load net {exs#31.itm(2)} -attr vt d
load netBundle {exs#31.itm} 3 {exs#31.itm(0)} {exs#31.itm(1)} {exs#31.itm(2)} -attr xrf 18851 -attr oid 233 -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {conc#340.itm(0)} -attr vt d
load net {conc#340.itm(1)} -attr vt d
load netBundle {conc#340.itm} 2 {conc#340.itm(0)} {conc#340.itm(1)} -attr xrf 18852 -attr oid 234 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#340.itm}
load net {ACC_GX:for:exs#123.itm(0)} -attr vt d
load net {ACC_GX:for:exs#123.itm(1)} -attr vt d
load net {ACC_GX:for:exs#123.itm(2)} -attr vt d
load netBundle {ACC_GX:for:exs#123.itm} 3 {ACC_GX:for:exs#123.itm(0)} {ACC_GX:for:exs#123.itm(1)} {ACC_GX:for:exs#123.itm(2)} -attr xrf 18853 -attr oid 235 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#123.itm}
load net {ACC_GX:for:conc#96.itm(0)} -attr vt d
load net {ACC_GX:for:conc#96.itm(1)} -attr vt d
load netBundle {ACC_GX:for:conc#96.itm} 2 {ACC_GX:for:conc#96.itm(0)} {ACC_GX:for:conc#96.itm(1)} -attr xrf 18854 -attr oid 236 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#96.itm}
load net {ACC_GX:for:slc#19.itm(0)} -attr vt d
load net {ACC_GX:for:slc#19.itm(1)} -attr vt d
load net {ACC_GX:for:slc#19.itm(2)} -attr vt d
load netBundle {ACC_GX:for:slc#19.itm} 3 {ACC_GX:for:slc#19.itm(0)} {ACC_GX:for:slc#19.itm(1)} {ACC_GX:for:slc#19.itm(2)} -attr xrf 18855 -attr oid 237 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#19.itm}
load net {ACC_GX:for:acc#38.itm(0)} -attr vt d
load net {ACC_GX:for:acc#38.itm(1)} -attr vt d
load net {ACC_GX:for:acc#38.itm(2)} -attr vt d
load net {ACC_GX:for:acc#38.itm(3)} -attr vt d
load netBundle {ACC_GX:for:acc#38.itm} 4 {ACC_GX:for:acc#38.itm(0)} {ACC_GX:for:acc#38.itm(1)} {ACC_GX:for:acc#38.itm(2)} {ACC_GX:for:acc#38.itm(3)} -attr xrf 18856 -attr oid 238 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#38.itm}
load net {exs#32.itm(0)} -attr vt d
load net {exs#32.itm(1)} -attr vt d
load net {exs#32.itm(2)} -attr vt d
load netBundle {exs#32.itm} 3 {exs#32.itm(0)} {exs#32.itm(1)} {exs#32.itm(2)} -attr xrf 18857 -attr oid 239 -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {conc#342.itm(0)} -attr vt d
load net {conc#342.itm(1)} -attr vt d
load netBundle {conc#342.itm} 2 {conc#342.itm(0)} {conc#342.itm(1)} -attr xrf 18858 -attr oid 240 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#342.itm}
load net {ACC_GX:for:exs#125.itm(0)} -attr vt d
load net {ACC_GX:for:exs#125.itm(1)} -attr vt d
load net {ACC_GX:for:exs#125.itm(2)} -attr vt d
load netBundle {ACC_GX:for:exs#125.itm} 3 {ACC_GX:for:exs#125.itm(0)} {ACC_GX:for:exs#125.itm(1)} {ACC_GX:for:exs#125.itm(2)} -attr xrf 18859 -attr oid 241 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#125.itm}
load net {ACC_GX:for:conc#94.itm(0)} -attr vt d
load net {ACC_GX:for:conc#94.itm(1)} -attr vt d
load netBundle {ACC_GX:for:conc#94.itm} 2 {ACC_GX:for:conc#94.itm(0)} {ACC_GX:for:conc#94.itm(1)} -attr xrf 18860 -attr oid 242 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#94.itm}
load net {ACC_GX:for:slc#18.itm(0)} -attr vt d
load net {ACC_GX:for:slc#18.itm(1)} -attr vt d
load net {ACC_GX:for:slc#18.itm(2)} -attr vt d
load netBundle {ACC_GX:for:slc#18.itm} 3 {ACC_GX:for:slc#18.itm(0)} {ACC_GX:for:slc#18.itm(1)} {ACC_GX:for:slc#18.itm(2)} -attr xrf 18861 -attr oid 243 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#18.itm}
load net {ACC_GX:for:acc#37.itm(0)} -attr vt d
load net {ACC_GX:for:acc#37.itm(1)} -attr vt d
load net {ACC_GX:for:acc#37.itm(2)} -attr vt d
load net {ACC_GX:for:acc#37.itm(3)} -attr vt d
load netBundle {ACC_GX:for:acc#37.itm} 4 {ACC_GX:for:acc#37.itm(0)} {ACC_GX:for:acc#37.itm(1)} {ACC_GX:for:acc#37.itm(2)} {ACC_GX:for:acc#37.itm(3)} -attr xrf 18862 -attr oid 244 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#37.itm}
load net {exs#33.itm(0)} -attr vt d
load net {exs#33.itm(1)} -attr vt d
load net {exs#33.itm(2)} -attr vt d
load netBundle {exs#33.itm} 3 {exs#33.itm(0)} {exs#33.itm(1)} {exs#33.itm(2)} -attr xrf 18863 -attr oid 245 -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {conc#344.itm(0)} -attr vt d
load net {conc#344.itm(1)} -attr vt d
load netBundle {conc#344.itm} 2 {conc#344.itm(0)} {conc#344.itm(1)} -attr xrf 18864 -attr oid 246 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#344.itm}
load net {ACC_GX:for:exs#127.itm(0)} -attr vt d
load net {ACC_GX:for:exs#127.itm(1)} -attr vt d
load net {ACC_GX:for:exs#127.itm(2)} -attr vt d
load netBundle {ACC_GX:for:exs#127.itm} 3 {ACC_GX:for:exs#127.itm(0)} {ACC_GX:for:exs#127.itm(1)} {ACC_GX:for:exs#127.itm(2)} -attr xrf 18865 -attr oid 247 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#127.itm}
load net {ACC_GX:for:conc#92.itm(0)} -attr vt d
load net {ACC_GX:for:conc#92.itm(1)} -attr vt d
load netBundle {ACC_GX:for:conc#92.itm} 2 {ACC_GX:for:conc#92.itm(0)} {ACC_GX:for:conc#92.itm(1)} -attr xrf 18866 -attr oid 248 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#92.itm}
load net {ACC_GX:for:slc#17.itm(0)} -attr vt d
load net {ACC_GX:for:slc#17.itm(1)} -attr vt d
load net {ACC_GX:for:slc#17.itm(2)} -attr vt d
load netBundle {ACC_GX:for:slc#17.itm} 3 {ACC_GX:for:slc#17.itm(0)} {ACC_GX:for:slc#17.itm(1)} {ACC_GX:for:slc#17.itm(2)} -attr xrf 18867 -attr oid 249 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#17.itm}
load net {ACC_GX:for:acc#36.itm(0)} -attr vt d
load net {ACC_GX:for:acc#36.itm(1)} -attr vt d
load net {ACC_GX:for:acc#36.itm(2)} -attr vt d
load net {ACC_GX:for:acc#36.itm(3)} -attr vt d
load netBundle {ACC_GX:for:acc#36.itm} 4 {ACC_GX:for:acc#36.itm(0)} {ACC_GX:for:acc#36.itm(1)} {ACC_GX:for:acc#36.itm(2)} {ACC_GX:for:acc#36.itm(3)} -attr xrf 18868 -attr oid 250 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#36.itm}
load net {conc#346.itm(0)} -attr vt d
load net {conc#346.itm(1)} -attr vt d
load net {conc#346.itm(2)} -attr vt d
load netBundle {conc#346.itm} 3 {conc#346.itm(0)} {conc#346.itm(1)} {conc#346.itm(2)} -attr xrf 18869 -attr oid 251 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#346.itm}
load net {conc#347.itm(0)} -attr vt d
load net {conc#347.itm(1)} -attr vt d
load net {conc#347.itm(2)} -attr vt d
load netBundle {conc#347.itm} 3 {conc#347.itm(0)} {conc#347.itm(1)} {conc#347.itm(2)} -attr xrf 18870 -attr oid 252 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#347.itm}
load net {ACC_GX:for:slc#21.itm(0)} -attr vt d
load net {ACC_GX:for:slc#21.itm(1)} -attr vt d
load net {ACC_GX:for:slc#21.itm(2)} -attr vt d
load net {ACC_GX:for:slc#21.itm(3)} -attr vt d
load netBundle {ACC_GX:for:slc#21.itm} 4 {ACC_GX:for:slc#21.itm(0)} {ACC_GX:for:slc#21.itm(1)} {ACC_GX:for:slc#21.itm(2)} {ACC_GX:for:slc#21.itm(3)} -attr xrf 18871 -attr oid 253 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#21.itm}
load net {ACC_GX:for:acc#40.itm(0)} -attr vt d
load net {ACC_GX:for:acc#40.itm(1)} -attr vt d
load net {ACC_GX:for:acc#40.itm(2)} -attr vt d
load net {ACC_GX:for:acc#40.itm(3)} -attr vt d
load net {ACC_GX:for:acc#40.itm(4)} -attr vt d
load netBundle {ACC_GX:for:acc#40.itm} 5 {ACC_GX:for:acc#40.itm(0)} {ACC_GX:for:acc#40.itm(1)} {ACC_GX:for:acc#40.itm(2)} {ACC_GX:for:acc#40.itm(3)} {ACC_GX:for:acc#40.itm(4)} -attr xrf 18872 -attr oid 254 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#40.itm}
load net {conc#348.itm(0)} -attr vt d
load net {conc#348.itm(1)} -attr vt d
load net {conc#348.itm(2)} -attr vt d
load net {conc#348.itm(3)} -attr vt d
load netBundle {conc#348.itm} 4 {conc#348.itm(0)} {conc#348.itm(1)} {conc#348.itm(2)} {conc#348.itm(3)} -attr xrf 18873 -attr oid 255 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#348.itm}
load net {ACC_GX:for:exs#128.itm(0)} -attr vt d
load net {ACC_GX:for:exs#128.itm(1)} -attr vt d
load net {ACC_GX:for:exs#128.itm(2)} -attr vt d
load netBundle {ACC_GX:for:exs#128.itm} 3 {ACC_GX:for:exs#128.itm(0)} {ACC_GX:for:exs#128.itm(1)} {ACC_GX:for:exs#128.itm(2)} -attr xrf 18874 -attr oid 256 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#128.itm}
load net {ACC_GX:for:conc#98.itm(0)} -attr vt d
load net {ACC_GX:for:conc#98.itm(1)} -attr vt d
load netBundle {ACC_GX:for:conc#98.itm} 2 {ACC_GX:for:conc#98.itm(0)} {ACC_GX:for:conc#98.itm(1)} -attr xrf 18875 -attr oid 257 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#98.itm}
load net {ACC_GX:for:acc#55.itm(0)} -attr vt d
load net {ACC_GX:for:acc#55.itm(1)} -attr vt d
load net {ACC_GX:for:acc#55.itm(2)} -attr vt d
load net {ACC_GX:for:acc#55.itm(3)} -attr vt d
load netBundle {ACC_GX:for:acc#55.itm} 4 {ACC_GX:for:acc#55.itm(0)} {ACC_GX:for:acc#55.itm(1)} {ACC_GX:for:acc#55.itm(2)} {ACC_GX:for:acc#55.itm(3)} -attr xrf 18876 -attr oid 258 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#55.itm}
load net {conc#349.itm(0)} -attr vt d
load net {conc#349.itm(1)} -attr vt d
load net {conc#349.itm(2)} -attr vt d
load netBundle {conc#349.itm} 3 {conc#349.itm(0)} {conc#349.itm(1)} {conc#349.itm(2)} -attr xrf 18877 -attr oid 259 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#349.itm}
load net {conc#350.itm(0)} -attr vt d
load net {conc#350.itm(1)} -attr vt d
load net {conc#350.itm(2)} -attr vt d
load netBundle {conc#350.itm} 3 {conc#350.itm(0)} {conc#350.itm(1)} {conc#350.itm(2)} -attr xrf 18878 -attr oid 260 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#350.itm}
load net {ACC_GX:for:mux#11.itm(0)} -attr vt d
load net {ACC_GX:for:mux#11.itm(1)} -attr vt d
load net {ACC_GX:for:mux#11.itm(2)} -attr vt d
load net {ACC_GX:for:mux#11.itm(3)} -attr vt d
load net {ACC_GX:for:mux#11.itm(4)} -attr vt d
load net {ACC_GX:for:mux#11.itm(5)} -attr vt d
load net {ACC_GX:for:mux#11.itm(6)} -attr vt d
load net {ACC_GX:for:mux#11.itm(7)} -attr vt d
load net {ACC_GX:for:mux#11.itm(8)} -attr vt d
load net {ACC_GX:for:mux#11.itm(9)} -attr vt d
load net {ACC_GX:for:mux#11.itm(10)} -attr vt d
load net {ACC_GX:for:mux#11.itm(11)} -attr vt d
load net {ACC_GX:for:mux#11.itm(12)} -attr vt d
load net {ACC_GX:for:mux#11.itm(13)} -attr vt d
load net {ACC_GX:for:mux#11.itm(14)} -attr vt d
load net {ACC_GX:for:mux#11.itm(15)} -attr vt d
load netBundle {ACC_GX:for:mux#11.itm} 16 {ACC_GX:for:mux#11.itm(0)} {ACC_GX:for:mux#11.itm(1)} {ACC_GX:for:mux#11.itm(2)} {ACC_GX:for:mux#11.itm(3)} {ACC_GX:for:mux#11.itm(4)} {ACC_GX:for:mux#11.itm(5)} {ACC_GX:for:mux#11.itm(6)} {ACC_GX:for:mux#11.itm(7)} {ACC_GX:for:mux#11.itm(8)} {ACC_GX:for:mux#11.itm(9)} {ACC_GX:for:mux#11.itm(10)} {ACC_GX:for:mux#11.itm(11)} {ACC_GX:for:mux#11.itm(12)} {ACC_GX:for:mux#11.itm(13)} {ACC_GX:for:mux#11.itm(14)} {ACC_GX:for:mux#11.itm(15)} -attr xrf 18879 -attr oid 261 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:slc#15.itm(0)} -attr vt d
load net {ACC_GX:for:slc#15.itm(1)} -attr vt d
load net {ACC_GX:for:slc#15.itm(2)} -attr vt d
load netBundle {ACC_GX:for:slc#15.itm} 3 {ACC_GX:for:slc#15.itm(0)} {ACC_GX:for:slc#15.itm(1)} {ACC_GX:for:slc#15.itm(2)} -attr xrf 18880 -attr oid 262 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#15.itm}
load net {ACC_GX:for:acc#34.itm(0)} -attr vt d
load net {ACC_GX:for:acc#34.itm(1)} -attr vt d
load net {ACC_GX:for:acc#34.itm(2)} -attr vt d
load net {ACC_GX:for:acc#34.itm(3)} -attr vt d
load netBundle {ACC_GX:for:acc#34.itm} 4 {ACC_GX:for:acc#34.itm(0)} {ACC_GX:for:acc#34.itm(1)} {ACC_GX:for:acc#34.itm(2)} {ACC_GX:for:acc#34.itm(3)} -attr xrf 18881 -attr oid 263 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#34.itm}
load net {conc#351.itm(0)} -attr vt d
load net {conc#351.itm(1)} -attr vt d
load net {conc#351.itm(2)} -attr vt d
load netBundle {conc#351.itm} 3 {conc#351.itm(0)} {conc#351.itm(1)} {conc#351.itm(2)} -attr xrf 18882 -attr oid 264 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#351.itm}
load net {ACC_GX:for:slc#14.itm(0)} -attr vt d
load net {ACC_GX:for:slc#14.itm(1)} -attr vt d
load netBundle {ACC_GX:for:slc#14.itm} 2 {ACC_GX:for:slc#14.itm(0)} {ACC_GX:for:slc#14.itm(1)} -attr xrf 18883 -attr oid 265 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#14.itm}
load net {ACC_GX:for:acc#33.itm(0)} -attr vt d
load net {ACC_GX:for:acc#33.itm(1)} -attr vt d
load net {ACC_GX:for:acc#33.itm(2)} -attr vt d
load netBundle {ACC_GX:for:acc#33.itm} 3 {ACC_GX:for:acc#33.itm(0)} {ACC_GX:for:acc#33.itm(1)} {ACC_GX:for:acc#33.itm(2)} -attr xrf 18884 -attr oid 266 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#33.itm}
load net {conc#352.itm(0)} -attr vt d
load net {conc#352.itm(1)} -attr vt d
load netBundle {conc#352.itm} 2 {conc#352.itm(0)} {conc#352.itm(1)} -attr xrf 18885 -attr oid 267 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#352.itm}
load net {conc#353.itm(0)} -attr vt d
load net {conc#353.itm(1)} -attr vt d
load netBundle {conc#353.itm} 2 {conc#353.itm(0)} {conc#353.itm(1)} -attr xrf 18886 -attr oid 268 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#353.itm}
load net {ACC_GX:for:conc#84.itm(0)} -attr vt d
load net {ACC_GX:for:conc#84.itm(1)} -attr vt d
load netBundle {ACC_GX:for:conc#84.itm} 2 {ACC_GX:for:conc#84.itm(0)} {ACC_GX:for:conc#84.itm(1)} -attr xrf 18887 -attr oid 269 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#84.itm}
load net {nor#22.itm(0)} -attr vt d
load net {nor#22.itm(1)} -attr vt d
load netBundle {nor#22.itm} 2 {nor#22.itm(0)} {nor#22.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#22.itm}
load net {nor#23.itm(0)} -attr vt d
load net {nor#23.itm(1)} -attr vt d
load netBundle {nor#23.itm} 2 {nor#23.itm(0)} {nor#23.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#23.itm}
load net {mux#34.itm(0)} -attr vt d
load net {mux#34.itm(1)} -attr vt d
load netBundle {mux#34.itm} 2 {mux#34.itm(0)} {mux#34.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {exs#23.itm(0)} -attr vt d
load net {exs#23.itm(1)} -attr vt d
load netBundle {exs#23.itm} 2 {exs#23.itm(0)} {exs#23.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {exs.itm(0)} -attr vt d
load net {exs.itm(1)} -attr vt d
load netBundle {exs.itm} 2 {exs.itm(0)} {exs.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs.itm}
load net {nor#24.itm(0)} -attr vt d
load net {nor#24.itm(1)} -attr vt d
load netBundle {nor#24.itm} 2 {nor#24.itm(0)} {nor#24.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#24.itm}
load net {nor#25.itm(0)} -attr vt d
load net {nor#25.itm(1)} -attr vt d
load netBundle {nor#25.itm} 2 {nor#25.itm(0)} {nor#25.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#25.itm}
load net {mux#35.itm(0)} -attr vt d
load net {mux#35.itm(1)} -attr vt d
load netBundle {mux#35.itm} 2 {mux#35.itm(0)} {mux#35.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#35.itm}
load net {exs#24.itm(0)} -attr vt d
load net {exs#24.itm(1)} -attr vt d
load netBundle {exs#24.itm} 2 {exs#24.itm(0)} {exs#24.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {exs#7.itm(0)} -attr vt d
load net {exs#7.itm(1)} -attr vt d
load netBundle {exs#7.itm} 2 {exs#7.itm(0)} {exs#7.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {nor#26.itm(0)} -attr vt d
load net {nor#26.itm(1)} -attr vt d
load netBundle {nor#26.itm} 2 {nor#26.itm(0)} {nor#26.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#26.itm}
load net {nor#27.itm(0)} -attr vt d
load net {nor#27.itm(1)} -attr vt d
load netBundle {nor#27.itm} 2 {nor#27.itm(0)} {nor#27.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#27.itm}
load net {mux#36.itm(0)} -attr vt d
load net {mux#36.itm(1)} -attr vt d
load netBundle {mux#36.itm} 2 {mux#36.itm(0)} {mux#36.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#36.itm}
load net {exs#25.itm(0)} -attr vt d
load net {exs#25.itm(1)} -attr vt d
load netBundle {exs#25.itm} 2 {exs#25.itm(0)} {exs#25.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {exs#8.itm(0)} -attr vt d
load net {exs#8.itm(1)} -attr vt d
load netBundle {exs#8.itm} 2 {exs#8.itm(0)} {exs#8.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {mux#11.itm(0)} -attr vt d
load net {mux#11.itm(1)} -attr vt d
load netBundle {mux#11.itm} 2 {mux#11.itm(0)} {mux#11.itm(1)} -attr xrf 18888 -attr oid 270 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#12.itm(0)} -attr vt d
load net {mux#12.itm(1)} -attr vt d
load net {mux#12.itm(2)} -attr vt d
load net {mux#12.itm(3)} -attr vt d
load net {mux#12.itm(4)} -attr vt d
load net {mux#12.itm(5)} -attr vt d
load net {mux#12.itm(6)} -attr vt d
load net {mux#12.itm(7)} -attr vt d
load net {mux#12.itm(8)} -attr vt d
load net {mux#12.itm(9)} -attr vt d
load net {mux#12.itm(10)} -attr vt d
load net {mux#12.itm(11)} -attr vt d
load net {mux#12.itm(12)} -attr vt d
load net {mux#12.itm(13)} -attr vt d
load net {mux#12.itm(14)} -attr vt d
load net {mux#12.itm(15)} -attr vt d
load netBundle {mux#12.itm} 16 {mux#12.itm(0)} {mux#12.itm(1)} {mux#12.itm(2)} {mux#12.itm(3)} {mux#12.itm(4)} {mux#12.itm(5)} {mux#12.itm(6)} {mux#12.itm(7)} {mux#12.itm(8)} {mux#12.itm(9)} {mux#12.itm(10)} {mux#12.itm(11)} {mux#12.itm(12)} {mux#12.itm(13)} {mux#12.itm(14)} {mux#12.itm(15)} -attr xrf 18889 -attr oid 271 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#13.itm(0)} -attr vt d
load net {mux#13.itm(1)} -attr vt d
load net {mux#13.itm(2)} -attr vt d
load net {mux#13.itm(3)} -attr vt d
load net {mux#13.itm(4)} -attr vt d
load net {mux#13.itm(5)} -attr vt d
load net {mux#13.itm(6)} -attr vt d
load net {mux#13.itm(7)} -attr vt d
load net {mux#13.itm(8)} -attr vt d
load net {mux#13.itm(9)} -attr vt d
load net {mux#13.itm(10)} -attr vt d
load net {mux#13.itm(11)} -attr vt d
load net {mux#13.itm(12)} -attr vt d
load net {mux#13.itm(13)} -attr vt d
load net {mux#13.itm(14)} -attr vt d
load net {mux#13.itm(15)} -attr vt d
load netBundle {mux#13.itm} 16 {mux#13.itm(0)} {mux#13.itm(1)} {mux#13.itm(2)} {mux#13.itm(3)} {mux#13.itm(4)} {mux#13.itm(5)} {mux#13.itm(6)} {mux#13.itm(7)} {mux#13.itm(8)} {mux#13.itm(9)} {mux#13.itm(10)} {mux#13.itm(11)} {mux#13.itm(12)} {mux#13.itm(13)} {mux#13.itm(14)} {mux#13.itm(15)} -attr xrf 18890 -attr oid 272 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#14.itm(0)} -attr vt d
load net {mux#14.itm(1)} -attr vt d
load net {mux#14.itm(2)} -attr vt d
load net {mux#14.itm(3)} -attr vt d
load net {mux#14.itm(4)} -attr vt d
load net {mux#14.itm(5)} -attr vt d
load net {mux#14.itm(6)} -attr vt d
load net {mux#14.itm(7)} -attr vt d
load net {mux#14.itm(8)} -attr vt d
load net {mux#14.itm(9)} -attr vt d
load net {mux#14.itm(10)} -attr vt d
load net {mux#14.itm(11)} -attr vt d
load net {mux#14.itm(12)} -attr vt d
load net {mux#14.itm(13)} -attr vt d
load net {mux#14.itm(14)} -attr vt d
load net {mux#14.itm(15)} -attr vt d
load netBundle {mux#14.itm} 16 {mux#14.itm(0)} {mux#14.itm(1)} {mux#14.itm(2)} {mux#14.itm(3)} {mux#14.itm(4)} {mux#14.itm(5)} {mux#14.itm(6)} {mux#14.itm(7)} {mux#14.itm(8)} {mux#14.itm(9)} {mux#14.itm(10)} {mux#14.itm(11)} {mux#14.itm(12)} {mux#14.itm(13)} {mux#14.itm(14)} {mux#14.itm(15)} -attr xrf 18891 -attr oid 273 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#15.itm(0)} -attr vt d
load net {mux#15.itm(1)} -attr vt d
load net {mux#15.itm(2)} -attr vt d
load net {mux#15.itm(3)} -attr vt d
load net {mux#15.itm(4)} -attr vt d
load net {mux#15.itm(5)} -attr vt d
load net {mux#15.itm(6)} -attr vt d
load net {mux#15.itm(7)} -attr vt d
load net {mux#15.itm(8)} -attr vt d
load net {mux#15.itm(9)} -attr vt d
load net {mux#15.itm(10)} -attr vt d
load net {mux#15.itm(11)} -attr vt d
load net {mux#15.itm(12)} -attr vt d
load net {mux#15.itm(13)} -attr vt d
load net {mux#15.itm(14)} -attr vt d
load net {mux#15.itm(15)} -attr vt d
load netBundle {mux#15.itm} 16 {mux#15.itm(0)} {mux#15.itm(1)} {mux#15.itm(2)} {mux#15.itm(3)} {mux#15.itm(4)} {mux#15.itm(5)} {mux#15.itm(6)} {mux#15.itm(7)} {mux#15.itm(8)} {mux#15.itm(9)} {mux#15.itm(10)} {mux#15.itm(11)} {mux#15.itm(12)} {mux#15.itm(13)} {mux#15.itm(14)} {mux#15.itm(15)} -attr xrf 18892 -attr oid 274 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#16.itm(0)} -attr vt d
load net {mux#16.itm(1)} -attr vt d
load net {mux#16.itm(2)} -attr vt d
load net {mux#16.itm(3)} -attr vt d
load net {mux#16.itm(4)} -attr vt d
load net {mux#16.itm(5)} -attr vt d
load net {mux#16.itm(6)} -attr vt d
load net {mux#16.itm(7)} -attr vt d
load net {mux#16.itm(8)} -attr vt d
load net {mux#16.itm(9)} -attr vt d
load net {mux#16.itm(10)} -attr vt d
load net {mux#16.itm(11)} -attr vt d
load net {mux#16.itm(12)} -attr vt d
load net {mux#16.itm(13)} -attr vt d
load net {mux#16.itm(14)} -attr vt d
load net {mux#16.itm(15)} -attr vt d
load netBundle {mux#16.itm} 16 {mux#16.itm(0)} {mux#16.itm(1)} {mux#16.itm(2)} {mux#16.itm(3)} {mux#16.itm(4)} {mux#16.itm(5)} {mux#16.itm(6)} {mux#16.itm(7)} {mux#16.itm(8)} {mux#16.itm(9)} {mux#16.itm(10)} {mux#16.itm(11)} {mux#16.itm(12)} {mux#16.itm(13)} {mux#16.itm(14)} {mux#16.itm(15)} -attr xrf 18893 -attr oid 275 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#17.itm(0)} -attr vt d
load net {mux#17.itm(1)} -attr vt d
load net {mux#17.itm(2)} -attr vt d
load net {mux#17.itm(3)} -attr vt d
load net {mux#17.itm(4)} -attr vt d
load net {mux#17.itm(5)} -attr vt d
load net {mux#17.itm(6)} -attr vt d
load net {mux#17.itm(7)} -attr vt d
load net {mux#17.itm(8)} -attr vt d
load net {mux#17.itm(9)} -attr vt d
load net {mux#17.itm(10)} -attr vt d
load net {mux#17.itm(11)} -attr vt d
load net {mux#17.itm(12)} -attr vt d
load net {mux#17.itm(13)} -attr vt d
load net {mux#17.itm(14)} -attr vt d
load net {mux#17.itm(15)} -attr vt d
load netBundle {mux#17.itm} 16 {mux#17.itm(0)} {mux#17.itm(1)} {mux#17.itm(2)} {mux#17.itm(3)} {mux#17.itm(4)} {mux#17.itm(5)} {mux#17.itm(6)} {mux#17.itm(7)} {mux#17.itm(8)} {mux#17.itm(9)} {mux#17.itm(10)} {mux#17.itm(11)} {mux#17.itm(12)} {mux#17.itm(13)} {mux#17.itm(14)} {mux#17.itm(15)} -attr xrf 18894 -attr oid 276 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {nor#28.itm(0)} -attr vt d
load net {nor#28.itm(1)} -attr vt d
load netBundle {nor#28.itm} 2 {nor#28.itm(0)} {nor#28.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#28.itm}
load net {nor#29.itm(0)} -attr vt d
load net {nor#29.itm(1)} -attr vt d
load netBundle {nor#29.itm} 2 {nor#29.itm(0)} {nor#29.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#29.itm}
load net {mux#37.itm(0)} -attr vt d
load net {mux#37.itm(1)} -attr vt d
load netBundle {mux#37.itm} 2 {mux#37.itm(0)} {mux#37.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {exs#26.itm(0)} -attr vt d
load net {exs#26.itm(1)} -attr vt d
load netBundle {exs#26.itm} 2 {exs#26.itm(0)} {exs#26.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {exs#9.itm(0)} -attr vt d
load net {exs#9.itm(1)} -attr vt d
load netBundle {exs#9.itm} 2 {exs#9.itm(0)} {exs#9.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {nor#30.itm(0)} -attr vt d
load net {nor#30.itm(1)} -attr vt d
load netBundle {nor#30.itm} 2 {nor#30.itm(0)} {nor#30.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load net {nor#31.itm(0)} -attr vt d
load net {nor#31.itm(1)} -attr vt d
load netBundle {nor#31.itm} 2 {nor#31.itm(0)} {nor#31.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load net {mux#38.itm(0)} -attr vt d
load net {mux#38.itm(1)} -attr vt d
load netBundle {mux#38.itm} 2 {mux#38.itm(0)} {mux#38.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {exs#27.itm(0)} -attr vt d
load net {exs#27.itm(1)} -attr vt d
load netBundle {exs#27.itm} 2 {exs#27.itm(0)} {exs#27.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {exs#10.itm(0)} -attr vt d
load net {exs#10.itm(1)} -attr vt d
load netBundle {exs#10.itm} 2 {exs#10.itm(0)} {exs#10.itm(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {mux#18.itm(0)} -attr vt d
load net {mux#18.itm(1)} -attr vt d
load net {mux#18.itm(2)} -attr vt d
load net {mux#18.itm(3)} -attr vt d
load net {mux#18.itm(4)} -attr vt d
load net {mux#18.itm(5)} -attr vt d
load net {mux#18.itm(6)} -attr vt d
load net {mux#18.itm(7)} -attr vt d
load net {mux#18.itm(8)} -attr vt d
load net {mux#18.itm(9)} -attr vt d
load net {mux#18.itm(10)} -attr vt d
load net {mux#18.itm(11)} -attr vt d
load net {mux#18.itm(12)} -attr vt d
load net {mux#18.itm(13)} -attr vt d
load net {mux#18.itm(14)} -attr vt d
load net {mux#18.itm(15)} -attr vt d
load net {mux#18.itm(16)} -attr vt d
load net {mux#18.itm(17)} -attr vt d
load net {mux#18.itm(18)} -attr vt d
load net {mux#18.itm(19)} -attr vt d
load net {mux#18.itm(20)} -attr vt d
load net {mux#18.itm(21)} -attr vt d
load net {mux#18.itm(22)} -attr vt d
load net {mux#18.itm(23)} -attr vt d
load net {mux#18.itm(24)} -attr vt d
load net {mux#18.itm(25)} -attr vt d
load net {mux#18.itm(26)} -attr vt d
load net {mux#18.itm(27)} -attr vt d
load net {mux#18.itm(28)} -attr vt d
load net {mux#18.itm(29)} -attr vt d
load net {mux#18.itm(30)} -attr vt d
load net {mux#18.itm(31)} -attr vt d
load net {mux#18.itm(32)} -attr vt d
load net {mux#18.itm(33)} -attr vt d
load net {mux#18.itm(34)} -attr vt d
load net {mux#18.itm(35)} -attr vt d
load net {mux#18.itm(36)} -attr vt d
load net {mux#18.itm(37)} -attr vt d
load net {mux#18.itm(38)} -attr vt d
load net {mux#18.itm(39)} -attr vt d
load net {mux#18.itm(40)} -attr vt d
load net {mux#18.itm(41)} -attr vt d
load net {mux#18.itm(42)} -attr vt d
load net {mux#18.itm(43)} -attr vt d
load net {mux#18.itm(44)} -attr vt d
load net {mux#18.itm(45)} -attr vt d
load net {mux#18.itm(46)} -attr vt d
load net {mux#18.itm(47)} -attr vt d
load net {mux#18.itm(48)} -attr vt d
load net {mux#18.itm(49)} -attr vt d
load net {mux#18.itm(50)} -attr vt d
load net {mux#18.itm(51)} -attr vt d
load net {mux#18.itm(52)} -attr vt d
load net {mux#18.itm(53)} -attr vt d
load net {mux#18.itm(54)} -attr vt d
load net {mux#18.itm(55)} -attr vt d
load net {mux#18.itm(56)} -attr vt d
load net {mux#18.itm(57)} -attr vt d
load net {mux#18.itm(58)} -attr vt d
load net {mux#18.itm(59)} -attr vt d
load net {mux#18.itm(60)} -attr vt d
load net {mux#18.itm(61)} -attr vt d
load net {mux#18.itm(62)} -attr vt d
load net {mux#18.itm(63)} -attr vt d
load net {mux#18.itm(64)} -attr vt d
load net {mux#18.itm(65)} -attr vt d
load net {mux#18.itm(66)} -attr vt d
load net {mux#18.itm(67)} -attr vt d
load net {mux#18.itm(68)} -attr vt d
load net {mux#18.itm(69)} -attr vt d
load net {mux#18.itm(70)} -attr vt d
load net {mux#18.itm(71)} -attr vt d
load net {mux#18.itm(72)} -attr vt d
load net {mux#18.itm(73)} -attr vt d
load net {mux#18.itm(74)} -attr vt d
load net {mux#18.itm(75)} -attr vt d
load net {mux#18.itm(76)} -attr vt d
load net {mux#18.itm(77)} -attr vt d
load net {mux#18.itm(78)} -attr vt d
load net {mux#18.itm(79)} -attr vt d
load net {mux#18.itm(80)} -attr vt d
load net {mux#18.itm(81)} -attr vt d
load net {mux#18.itm(82)} -attr vt d
load net {mux#18.itm(83)} -attr vt d
load net {mux#18.itm(84)} -attr vt d
load net {mux#18.itm(85)} -attr vt d
load net {mux#18.itm(86)} -attr vt d
load net {mux#18.itm(87)} -attr vt d
load net {mux#18.itm(88)} -attr vt d
load net {mux#18.itm(89)} -attr vt d
load netBundle {mux#18.itm} 90 {mux#18.itm(0)} {mux#18.itm(1)} {mux#18.itm(2)} {mux#18.itm(3)} {mux#18.itm(4)} {mux#18.itm(5)} {mux#18.itm(6)} {mux#18.itm(7)} {mux#18.itm(8)} {mux#18.itm(9)} {mux#18.itm(10)} {mux#18.itm(11)} {mux#18.itm(12)} {mux#18.itm(13)} {mux#18.itm(14)} {mux#18.itm(15)} {mux#18.itm(16)} {mux#18.itm(17)} {mux#18.itm(18)} {mux#18.itm(19)} {mux#18.itm(20)} {mux#18.itm(21)} {mux#18.itm(22)} {mux#18.itm(23)} {mux#18.itm(24)} {mux#18.itm(25)} {mux#18.itm(26)} {mux#18.itm(27)} {mux#18.itm(28)} {mux#18.itm(29)} {mux#18.itm(30)} {mux#18.itm(31)} {mux#18.itm(32)} {mux#18.itm(33)} {mux#18.itm(34)} {mux#18.itm(35)} {mux#18.itm(36)} {mux#18.itm(37)} {mux#18.itm(38)} {mux#18.itm(39)} {mux#18.itm(40)} {mux#18.itm(41)} {mux#18.itm(42)} {mux#18.itm(43)} {mux#18.itm(44)} {mux#18.itm(45)} {mux#18.itm(46)} {mux#18.itm(47)} {mux#18.itm(48)} {mux#18.itm(49)} {mux#18.itm(50)} {mux#18.itm(51)} {mux#18.itm(52)} {mux#18.itm(53)} {mux#18.itm(54)} {mux#18.itm(55)} {mux#18.itm(56)} {mux#18.itm(57)} {mux#18.itm(58)} {mux#18.itm(59)} {mux#18.itm(60)} {mux#18.itm(61)} {mux#18.itm(62)} {mux#18.itm(63)} {mux#18.itm(64)} {mux#18.itm(65)} {mux#18.itm(66)} {mux#18.itm(67)} {mux#18.itm(68)} {mux#18.itm(69)} {mux#18.itm(70)} {mux#18.itm(71)} {mux#18.itm(72)} {mux#18.itm(73)} {mux#18.itm(74)} {mux#18.itm(75)} {mux#18.itm(76)} {mux#18.itm(77)} {mux#18.itm(78)} {mux#18.itm(79)} {mux#18.itm(80)} {mux#18.itm(81)} {mux#18.itm(82)} {mux#18.itm(83)} {mux#18.itm(84)} {mux#18.itm(85)} {mux#18.itm(86)} {mux#18.itm(87)} {mux#18.itm(88)} {mux#18.itm(89)} -attr xrf 18895 -attr oid 277 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#19.itm(0)} -attr vt d
load net {mux#19.itm(1)} -attr vt d
load net {mux#19.itm(2)} -attr vt d
load net {mux#19.itm(3)} -attr vt d
load net {mux#19.itm(4)} -attr vt d
load net {mux#19.itm(5)} -attr vt d
load net {mux#19.itm(6)} -attr vt d
load net {mux#19.itm(7)} -attr vt d
load net {mux#19.itm(8)} -attr vt d
load net {mux#19.itm(9)} -attr vt d
load net {mux#19.itm(10)} -attr vt d
load net {mux#19.itm(11)} -attr vt d
load net {mux#19.itm(12)} -attr vt d
load net {mux#19.itm(13)} -attr vt d
load net {mux#19.itm(14)} -attr vt d
load net {mux#19.itm(15)} -attr vt d
load net {mux#19.itm(16)} -attr vt d
load net {mux#19.itm(17)} -attr vt d
load net {mux#19.itm(18)} -attr vt d
load net {mux#19.itm(19)} -attr vt d
load net {mux#19.itm(20)} -attr vt d
load net {mux#19.itm(21)} -attr vt d
load net {mux#19.itm(22)} -attr vt d
load net {mux#19.itm(23)} -attr vt d
load net {mux#19.itm(24)} -attr vt d
load net {mux#19.itm(25)} -attr vt d
load net {mux#19.itm(26)} -attr vt d
load net {mux#19.itm(27)} -attr vt d
load net {mux#19.itm(28)} -attr vt d
load net {mux#19.itm(29)} -attr vt d
load net {mux#19.itm(30)} -attr vt d
load net {mux#19.itm(31)} -attr vt d
load net {mux#19.itm(32)} -attr vt d
load net {mux#19.itm(33)} -attr vt d
load net {mux#19.itm(34)} -attr vt d
load net {mux#19.itm(35)} -attr vt d
load net {mux#19.itm(36)} -attr vt d
load net {mux#19.itm(37)} -attr vt d
load net {mux#19.itm(38)} -attr vt d
load net {mux#19.itm(39)} -attr vt d
load net {mux#19.itm(40)} -attr vt d
load net {mux#19.itm(41)} -attr vt d
load net {mux#19.itm(42)} -attr vt d
load net {mux#19.itm(43)} -attr vt d
load net {mux#19.itm(44)} -attr vt d
load net {mux#19.itm(45)} -attr vt d
load net {mux#19.itm(46)} -attr vt d
load net {mux#19.itm(47)} -attr vt d
load net {mux#19.itm(48)} -attr vt d
load net {mux#19.itm(49)} -attr vt d
load net {mux#19.itm(50)} -attr vt d
load net {mux#19.itm(51)} -attr vt d
load net {mux#19.itm(52)} -attr vt d
load net {mux#19.itm(53)} -attr vt d
load net {mux#19.itm(54)} -attr vt d
load net {mux#19.itm(55)} -attr vt d
load net {mux#19.itm(56)} -attr vt d
load net {mux#19.itm(57)} -attr vt d
load net {mux#19.itm(58)} -attr vt d
load net {mux#19.itm(59)} -attr vt d
load net {mux#19.itm(60)} -attr vt d
load net {mux#19.itm(61)} -attr vt d
load net {mux#19.itm(62)} -attr vt d
load net {mux#19.itm(63)} -attr vt d
load net {mux#19.itm(64)} -attr vt d
load net {mux#19.itm(65)} -attr vt d
load net {mux#19.itm(66)} -attr vt d
load net {mux#19.itm(67)} -attr vt d
load net {mux#19.itm(68)} -attr vt d
load net {mux#19.itm(69)} -attr vt d
load net {mux#19.itm(70)} -attr vt d
load net {mux#19.itm(71)} -attr vt d
load net {mux#19.itm(72)} -attr vt d
load net {mux#19.itm(73)} -attr vt d
load net {mux#19.itm(74)} -attr vt d
load net {mux#19.itm(75)} -attr vt d
load net {mux#19.itm(76)} -attr vt d
load net {mux#19.itm(77)} -attr vt d
load net {mux#19.itm(78)} -attr vt d
load net {mux#19.itm(79)} -attr vt d
load net {mux#19.itm(80)} -attr vt d
load net {mux#19.itm(81)} -attr vt d
load net {mux#19.itm(82)} -attr vt d
load net {mux#19.itm(83)} -attr vt d
load net {mux#19.itm(84)} -attr vt d
load net {mux#19.itm(85)} -attr vt d
load net {mux#19.itm(86)} -attr vt d
load net {mux#19.itm(87)} -attr vt d
load net {mux#19.itm(88)} -attr vt d
load net {mux#19.itm(89)} -attr vt d
load netBundle {mux#19.itm} 90 {mux#19.itm(0)} {mux#19.itm(1)} {mux#19.itm(2)} {mux#19.itm(3)} {mux#19.itm(4)} {mux#19.itm(5)} {mux#19.itm(6)} {mux#19.itm(7)} {mux#19.itm(8)} {mux#19.itm(9)} {mux#19.itm(10)} {mux#19.itm(11)} {mux#19.itm(12)} {mux#19.itm(13)} {mux#19.itm(14)} {mux#19.itm(15)} {mux#19.itm(16)} {mux#19.itm(17)} {mux#19.itm(18)} {mux#19.itm(19)} {mux#19.itm(20)} {mux#19.itm(21)} {mux#19.itm(22)} {mux#19.itm(23)} {mux#19.itm(24)} {mux#19.itm(25)} {mux#19.itm(26)} {mux#19.itm(27)} {mux#19.itm(28)} {mux#19.itm(29)} {mux#19.itm(30)} {mux#19.itm(31)} {mux#19.itm(32)} {mux#19.itm(33)} {mux#19.itm(34)} {mux#19.itm(35)} {mux#19.itm(36)} {mux#19.itm(37)} {mux#19.itm(38)} {mux#19.itm(39)} {mux#19.itm(40)} {mux#19.itm(41)} {mux#19.itm(42)} {mux#19.itm(43)} {mux#19.itm(44)} {mux#19.itm(45)} {mux#19.itm(46)} {mux#19.itm(47)} {mux#19.itm(48)} {mux#19.itm(49)} {mux#19.itm(50)} {mux#19.itm(51)} {mux#19.itm(52)} {mux#19.itm(53)} {mux#19.itm(54)} {mux#19.itm(55)} {mux#19.itm(56)} {mux#19.itm(57)} {mux#19.itm(58)} {mux#19.itm(59)} {mux#19.itm(60)} {mux#19.itm(61)} {mux#19.itm(62)} {mux#19.itm(63)} {mux#19.itm(64)} {mux#19.itm(65)} {mux#19.itm(66)} {mux#19.itm(67)} {mux#19.itm(68)} {mux#19.itm(69)} {mux#19.itm(70)} {mux#19.itm(71)} {mux#19.itm(72)} {mux#19.itm(73)} {mux#19.itm(74)} {mux#19.itm(75)} {mux#19.itm(76)} {mux#19.itm(77)} {mux#19.itm(78)} {mux#19.itm(79)} {mux#19.itm(80)} {mux#19.itm(81)} {mux#19.itm(82)} {mux#19.itm(83)} {mux#19.itm(84)} {mux#19.itm(85)} {mux#19.itm(86)} {mux#19.itm(87)} {mux#19.itm(88)} {mux#19.itm(89)} -attr xrf 18896 -attr oid 278 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#20.itm(0)} -attr vt d
load net {mux#20.itm(1)} -attr vt d
load net {mux#20.itm(2)} -attr vt d
load net {mux#20.itm(3)} -attr vt d
load net {mux#20.itm(4)} -attr vt d
load net {mux#20.itm(5)} -attr vt d
load net {mux#20.itm(6)} -attr vt d
load net {mux#20.itm(7)} -attr vt d
load net {mux#20.itm(8)} -attr vt d
load net {mux#20.itm(9)} -attr vt d
load net {mux#20.itm(10)} -attr vt d
load net {mux#20.itm(11)} -attr vt d
load net {mux#20.itm(12)} -attr vt d
load net {mux#20.itm(13)} -attr vt d
load net {mux#20.itm(14)} -attr vt d
load net {mux#20.itm(15)} -attr vt d
load net {mux#20.itm(16)} -attr vt d
load net {mux#20.itm(17)} -attr vt d
load net {mux#20.itm(18)} -attr vt d
load net {mux#20.itm(19)} -attr vt d
load net {mux#20.itm(20)} -attr vt d
load net {mux#20.itm(21)} -attr vt d
load net {mux#20.itm(22)} -attr vt d
load net {mux#20.itm(23)} -attr vt d
load net {mux#20.itm(24)} -attr vt d
load net {mux#20.itm(25)} -attr vt d
load net {mux#20.itm(26)} -attr vt d
load net {mux#20.itm(27)} -attr vt d
load net {mux#20.itm(28)} -attr vt d
load net {mux#20.itm(29)} -attr vt d
load net {mux#20.itm(30)} -attr vt d
load net {mux#20.itm(31)} -attr vt d
load net {mux#20.itm(32)} -attr vt d
load net {mux#20.itm(33)} -attr vt d
load net {mux#20.itm(34)} -attr vt d
load net {mux#20.itm(35)} -attr vt d
load net {mux#20.itm(36)} -attr vt d
load net {mux#20.itm(37)} -attr vt d
load net {mux#20.itm(38)} -attr vt d
load net {mux#20.itm(39)} -attr vt d
load net {mux#20.itm(40)} -attr vt d
load net {mux#20.itm(41)} -attr vt d
load net {mux#20.itm(42)} -attr vt d
load net {mux#20.itm(43)} -attr vt d
load net {mux#20.itm(44)} -attr vt d
load net {mux#20.itm(45)} -attr vt d
load net {mux#20.itm(46)} -attr vt d
load net {mux#20.itm(47)} -attr vt d
load net {mux#20.itm(48)} -attr vt d
load net {mux#20.itm(49)} -attr vt d
load net {mux#20.itm(50)} -attr vt d
load net {mux#20.itm(51)} -attr vt d
load net {mux#20.itm(52)} -attr vt d
load net {mux#20.itm(53)} -attr vt d
load net {mux#20.itm(54)} -attr vt d
load net {mux#20.itm(55)} -attr vt d
load net {mux#20.itm(56)} -attr vt d
load net {mux#20.itm(57)} -attr vt d
load net {mux#20.itm(58)} -attr vt d
load net {mux#20.itm(59)} -attr vt d
load net {mux#20.itm(60)} -attr vt d
load net {mux#20.itm(61)} -attr vt d
load net {mux#20.itm(62)} -attr vt d
load net {mux#20.itm(63)} -attr vt d
load net {mux#20.itm(64)} -attr vt d
load net {mux#20.itm(65)} -attr vt d
load net {mux#20.itm(66)} -attr vt d
load net {mux#20.itm(67)} -attr vt d
load net {mux#20.itm(68)} -attr vt d
load net {mux#20.itm(69)} -attr vt d
load net {mux#20.itm(70)} -attr vt d
load net {mux#20.itm(71)} -attr vt d
load net {mux#20.itm(72)} -attr vt d
load net {mux#20.itm(73)} -attr vt d
load net {mux#20.itm(74)} -attr vt d
load net {mux#20.itm(75)} -attr vt d
load net {mux#20.itm(76)} -attr vt d
load net {mux#20.itm(77)} -attr vt d
load net {mux#20.itm(78)} -attr vt d
load net {mux#20.itm(79)} -attr vt d
load net {mux#20.itm(80)} -attr vt d
load net {mux#20.itm(81)} -attr vt d
load net {mux#20.itm(82)} -attr vt d
load net {mux#20.itm(83)} -attr vt d
load net {mux#20.itm(84)} -attr vt d
load net {mux#20.itm(85)} -attr vt d
load net {mux#20.itm(86)} -attr vt d
load net {mux#20.itm(87)} -attr vt d
load net {mux#20.itm(88)} -attr vt d
load net {mux#20.itm(89)} -attr vt d
load netBundle {mux#20.itm} 90 {mux#20.itm(0)} {mux#20.itm(1)} {mux#20.itm(2)} {mux#20.itm(3)} {mux#20.itm(4)} {mux#20.itm(5)} {mux#20.itm(6)} {mux#20.itm(7)} {mux#20.itm(8)} {mux#20.itm(9)} {mux#20.itm(10)} {mux#20.itm(11)} {mux#20.itm(12)} {mux#20.itm(13)} {mux#20.itm(14)} {mux#20.itm(15)} {mux#20.itm(16)} {mux#20.itm(17)} {mux#20.itm(18)} {mux#20.itm(19)} {mux#20.itm(20)} {mux#20.itm(21)} {mux#20.itm(22)} {mux#20.itm(23)} {mux#20.itm(24)} {mux#20.itm(25)} {mux#20.itm(26)} {mux#20.itm(27)} {mux#20.itm(28)} {mux#20.itm(29)} {mux#20.itm(30)} {mux#20.itm(31)} {mux#20.itm(32)} {mux#20.itm(33)} {mux#20.itm(34)} {mux#20.itm(35)} {mux#20.itm(36)} {mux#20.itm(37)} {mux#20.itm(38)} {mux#20.itm(39)} {mux#20.itm(40)} {mux#20.itm(41)} {mux#20.itm(42)} {mux#20.itm(43)} {mux#20.itm(44)} {mux#20.itm(45)} {mux#20.itm(46)} {mux#20.itm(47)} {mux#20.itm(48)} {mux#20.itm(49)} {mux#20.itm(50)} {mux#20.itm(51)} {mux#20.itm(52)} {mux#20.itm(53)} {mux#20.itm(54)} {mux#20.itm(55)} {mux#20.itm(56)} {mux#20.itm(57)} {mux#20.itm(58)} {mux#20.itm(59)} {mux#20.itm(60)} {mux#20.itm(61)} {mux#20.itm(62)} {mux#20.itm(63)} {mux#20.itm(64)} {mux#20.itm(65)} {mux#20.itm(66)} {mux#20.itm(67)} {mux#20.itm(68)} {mux#20.itm(69)} {mux#20.itm(70)} {mux#20.itm(71)} {mux#20.itm(72)} {mux#20.itm(73)} {mux#20.itm(74)} {mux#20.itm(75)} {mux#20.itm(76)} {mux#20.itm(77)} {mux#20.itm(78)} {mux#20.itm(79)} {mux#20.itm(80)} {mux#20.itm(81)} {mux#20.itm(82)} {mux#20.itm(83)} {mux#20.itm(84)} {mux#20.itm(85)} {mux#20.itm(86)} {mux#20.itm(87)} {mux#20.itm(88)} {mux#20.itm(89)} -attr xrf 18897 -attr oid 279 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {FRAME:acc#31.itm(0)} -attr vt d
load net {FRAME:acc#31.itm(1)} -attr vt d
load net {FRAME:acc#31.itm(2)} -attr vt d
load net {FRAME:acc#31.itm(3)} -attr vt d
load net {FRAME:acc#31.itm(4)} -attr vt d
load net {FRAME:acc#31.itm(5)} -attr vt d
load net {FRAME:acc#31.itm(6)} -attr vt d
load net {FRAME:acc#31.itm(7)} -attr vt d
load net {FRAME:acc#31.itm(8)} -attr vt d
load net {FRAME:acc#31.itm(9)} -attr vt d
load net {FRAME:acc#31.itm(10)} -attr vt d
load net {FRAME:acc#31.itm(11)} -attr vt d
load net {FRAME:acc#31.itm(12)} -attr vt d
load net {FRAME:acc#31.itm(13)} -attr vt d
load net {FRAME:acc#31.itm(14)} -attr vt d
load netBundle {FRAME:acc#31.itm} 15 {FRAME:acc#31.itm(0)} {FRAME:acc#31.itm(1)} {FRAME:acc#31.itm(2)} {FRAME:acc#31.itm(3)} {FRAME:acc#31.itm(4)} {FRAME:acc#31.itm(5)} {FRAME:acc#31.itm(6)} {FRAME:acc#31.itm(7)} {FRAME:acc#31.itm(8)} {FRAME:acc#31.itm(9)} {FRAME:acc#31.itm(10)} {FRAME:acc#31.itm(11)} {FRAME:acc#31.itm(12)} {FRAME:acc#31.itm(13)} {FRAME:acc#31.itm(14)} -attr xrf 18898 -attr oid 280 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:conc.itm(0)} -attr vt d
load net {FRAME:conc.itm(1)} -attr vt d
load net {FRAME:conc.itm(2)} -attr vt d
load net {FRAME:conc.itm(3)} -attr vt d
load net {FRAME:conc.itm(4)} -attr vt d
load net {FRAME:conc.itm(5)} -attr vt d
load net {FRAME:conc.itm(6)} -attr vt d
load net {FRAME:conc.itm(7)} -attr vt d
load net {FRAME:conc.itm(8)} -attr vt d
load net {FRAME:conc.itm(9)} -attr vt d
load net {FRAME:conc.itm(10)} -attr vt d
load net {FRAME:conc.itm(11)} -attr vt d
load net {FRAME:conc.itm(12)} -attr vt d
load netBundle {FRAME:conc.itm} 13 {FRAME:conc.itm(0)} {FRAME:conc.itm(1)} {FRAME:conc.itm(2)} {FRAME:conc.itm(3)} {FRAME:conc.itm(4)} {FRAME:conc.itm(5)} {FRAME:conc.itm(6)} {FRAME:conc.itm(7)} {FRAME:conc.itm(8)} {FRAME:conc.itm(9)} {FRAME:conc.itm(10)} {FRAME:conc.itm(11)} {FRAME:conc.itm(12)} -attr xrf 18899 -attr oid 281 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#37.itm(0)} -attr vt d
load net {FRAME:acc#37.itm(1)} -attr vt d
load net {FRAME:acc#37.itm(2)} -attr vt d
load net {FRAME:acc#37.itm(3)} -attr vt d
load net {FRAME:acc#37.itm(4)} -attr vt d
load net {FRAME:acc#37.itm(5)} -attr vt d
load net {FRAME:acc#37.itm(6)} -attr vt d
load net {FRAME:acc#37.itm(7)} -attr vt d
load net {FRAME:acc#37.itm(8)} -attr vt d
load net {FRAME:acc#37.itm(9)} -attr vt d
load net {FRAME:acc#37.itm(10)} -attr vt d
load net {FRAME:acc#37.itm(11)} -attr vt d
load netBundle {FRAME:acc#37.itm} 12 {FRAME:acc#37.itm(0)} {FRAME:acc#37.itm(1)} {FRAME:acc#37.itm(2)} {FRAME:acc#37.itm(3)} {FRAME:acc#37.itm(4)} {FRAME:acc#37.itm(5)} {FRAME:acc#37.itm(6)} {FRAME:acc#37.itm(7)} {FRAME:acc#37.itm(8)} {FRAME:acc#37.itm(9)} {FRAME:acc#37.itm(10)} {FRAME:acc#37.itm(11)} -attr xrf 18900 -attr oid 282 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load net {conc#417.itm(0)} -attr vt d
load net {conc#417.itm(1)} -attr vt d
load net {conc#417.itm(2)} -attr vt d
load net {conc#417.itm(3)} -attr vt d
load net {conc#417.itm(4)} -attr vt d
load net {conc#417.itm(5)} -attr vt d
load net {conc#417.itm(6)} -attr vt d
load net {conc#417.itm(7)} -attr vt d
load net {conc#417.itm(8)} -attr vt d
load net {conc#417.itm(9)} -attr vt d
load net {conc#417.itm(10)} -attr vt d
load netBundle {conc#417.itm} 11 {conc#417.itm(0)} {conc#417.itm(1)} {conc#417.itm(2)} {conc#417.itm(3)} {conc#417.itm(4)} {conc#417.itm(5)} {conc#417.itm(6)} {conc#417.itm(7)} {conc#417.itm(8)} {conc#417.itm(9)} {conc#417.itm(10)} -attr xrf 18901 -attr oid 283 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#417.itm}
load net {acc#12.itm(0)} -attr vt d
load net {acc#12.itm(1)} -attr vt d
load net {acc#12.itm(2)} -attr vt d
load net {acc#12.itm(3)} -attr vt d
load net {acc#12.itm(4)} -attr vt d
load net {acc#12.itm(5)} -attr vt d
load net {acc#12.itm(6)} -attr vt d
load net {acc#12.itm(7)} -attr vt d
load net {acc#12.itm(8)} -attr vt d
load net {acc#12.itm(9)} -attr vt d
load netBundle {acc#12.itm} 10 {acc#12.itm(0)} {acc#12.itm(1)} {acc#12.itm(2)} {acc#12.itm(3)} {acc#12.itm(4)} {acc#12.itm(5)} {acc#12.itm(6)} {acc#12.itm(7)} {acc#12.itm(8)} {acc#12.itm(9)} -attr xrf 18902 -attr oid 284 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#12.itm}
load net {conc#354.itm(0)} -attr vt d
load net {conc#354.itm(1)} -attr vt d
load net {conc#354.itm(2)} -attr vt d
load net {conc#354.itm(3)} -attr vt d
load net {conc#354.itm(4)} -attr vt d
load net {conc#354.itm(5)} -attr vt d
load net {conc#354.itm(6)} -attr vt d
load net {conc#354.itm(7)} -attr vt d
load net {conc#354.itm(8)} -attr vt d
load netBundle {conc#354.itm} 9 {conc#354.itm(0)} {conc#354.itm(1)} {conc#354.itm(2)} {conc#354.itm(3)} {conc#354.itm(4)} {conc#354.itm(5)} {conc#354.itm(6)} {conc#354.itm(7)} {conc#354.itm(8)} -attr xrf 18903 -attr oid 285 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#354.itm}
load net {FRAME:conc#152.itm(0)} -attr vt d
load net {FRAME:conc#152.itm(1)} -attr vt d
load net {FRAME:conc#152.itm(2)} -attr vt d
load net {FRAME:conc#152.itm(3)} -attr vt d
load net {FRAME:conc#152.itm(4)} -attr vt d
load net {FRAME:conc#152.itm(5)} -attr vt d
load net {FRAME:conc#152.itm(6)} -attr vt d
load net {FRAME:conc#152.itm(7)} -attr vt d
load net {FRAME:conc#152.itm(8)} -attr vt d
load netBundle {FRAME:conc#152.itm} 9 {FRAME:conc#152.itm(0)} {FRAME:conc#152.itm(1)} {FRAME:conc#152.itm(2)} {FRAME:conc#152.itm(3)} {FRAME:conc#152.itm(4)} {FRAME:conc#152.itm(5)} {FRAME:conc#152.itm(6)} {FRAME:conc#152.itm(7)} {FRAME:conc#152.itm(8)} -attr xrf 18904 -attr oid 286 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#152.itm}
load net {FRAME:slc#24.itm(0)} -attr vt d
load net {FRAME:slc#24.itm(1)} -attr vt d
load net {FRAME:slc#24.itm(2)} -attr vt d
load net {FRAME:slc#24.itm(3)} -attr vt d
load net {FRAME:slc#24.itm(4)} -attr vt d
load net {FRAME:slc#24.itm(5)} -attr vt d
load net {FRAME:slc#24.itm(6)} -attr vt d
load net {FRAME:slc#24.itm(7)} -attr vt d
load netBundle {FRAME:slc#24.itm} 8 {FRAME:slc#24.itm(0)} {FRAME:slc#24.itm(1)} {FRAME:slc#24.itm(2)} {FRAME:slc#24.itm(3)} {FRAME:slc#24.itm(4)} {FRAME:slc#24.itm(5)} {FRAME:slc#24.itm(6)} {FRAME:slc#24.itm(7)} -attr xrf 18905 -attr oid 287 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#24.itm}
load net {FRAME:acc#35.itm(0)} -attr vt d
load net {FRAME:acc#35.itm(1)} -attr vt d
load net {FRAME:acc#35.itm(2)} -attr vt d
load net {FRAME:acc#35.itm(3)} -attr vt d
load net {FRAME:acc#35.itm(4)} -attr vt d
load net {FRAME:acc#35.itm(5)} -attr vt d
load net {FRAME:acc#35.itm(6)} -attr vt d
load net {FRAME:acc#35.itm(7)} -attr vt d
load net {FRAME:acc#35.itm(8)} -attr vt d
load netBundle {FRAME:acc#35.itm} 9 {FRAME:acc#35.itm(0)} {FRAME:acc#35.itm(1)} {FRAME:acc#35.itm(2)} {FRAME:acc#35.itm(3)} {FRAME:acc#35.itm(4)} {FRAME:acc#35.itm(5)} {FRAME:acc#35.itm(6)} {FRAME:acc#35.itm(7)} {FRAME:acc#35.itm(8)} -attr xrf 18906 -attr oid 288 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#35.itm}
load net {conc#355.itm(0)} -attr vt d
load net {conc#355.itm(1)} -attr vt d
load net {conc#355.itm(2)} -attr vt d
load net {conc#355.itm(3)} -attr vt d
load net {conc#355.itm(4)} -attr vt d
load net {conc#355.itm(5)} -attr vt d
load net {conc#355.itm(6)} -attr vt d
load net {conc#355.itm(7)} -attr vt d
load netBundle {conc#355.itm} 8 {conc#355.itm(0)} {conc#355.itm(1)} {conc#355.itm(2)} {conc#355.itm(3)} {conc#355.itm(4)} {conc#355.itm(5)} {conc#355.itm(6)} {conc#355.itm(7)} -attr xrf 18907 -attr oid 289 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#355.itm}
load net {FRAME:conc#142.itm(0)} -attr vt d
load net {FRAME:conc#142.itm(1)} -attr vt d
load net {FRAME:conc#142.itm(2)} -attr vt d
load net {FRAME:conc#142.itm(3)} -attr vt d
load net {FRAME:conc#142.itm(4)} -attr vt d
load net {FRAME:conc#142.itm(5)} -attr vt d
load net {FRAME:conc#142.itm(6)} -attr vt d
load net {FRAME:conc#142.itm(7)} -attr vt d
load netBundle {FRAME:conc#142.itm} 8 {FRAME:conc#142.itm(0)} {FRAME:conc#142.itm(1)} {FRAME:conc#142.itm(2)} {FRAME:conc#142.itm(3)} {FRAME:conc#142.itm(4)} {FRAME:conc#142.itm(5)} {FRAME:conc#142.itm(6)} {FRAME:conc#142.itm(7)} -attr xrf 18908 -attr oid 290 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#142.itm}
load net {conc#356.itm(0)} -attr vt d
load net {conc#356.itm(1)} -attr vt d
load net {conc#356.itm(2)} -attr vt d
load net {conc#356.itm(3)} -attr vt d
load net {conc#356.itm(4)} -attr vt d
load net {conc#356.itm(5)} -attr vt d
load net {conc#356.itm(6)} -attr vt d
load net {conc#356.itm(7)} -attr vt d
load net {conc#356.itm(8)} -attr vt d
load net {conc#356.itm(9)} -attr vt d
load net {conc#356.itm(10)} -attr vt d
load netBundle {conc#356.itm} 11 {conc#356.itm(0)} {conc#356.itm(1)} {conc#356.itm(2)} {conc#356.itm(3)} {conc#356.itm(4)} {conc#356.itm(5)} {conc#356.itm(6)} {conc#356.itm(7)} {conc#356.itm(8)} {conc#356.itm(9)} {conc#356.itm(10)} -attr xrf 18909 -attr oid 291 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#356.itm}
load net {FRAME:acc#29.itm(0)} -attr vt d
load net {FRAME:acc#29.itm(1)} -attr vt d
load net {FRAME:acc#29.itm(2)} -attr vt d
load net {FRAME:acc#29.itm(3)} -attr vt d
load net {FRAME:acc#29.itm(4)} -attr vt d
load net {FRAME:acc#29.itm(5)} -attr vt d
load net {FRAME:acc#29.itm(6)} -attr vt d
load net {FRAME:acc#29.itm(7)} -attr vt d
load net {FRAME:acc#29.itm(8)} -attr vt d
load net {FRAME:acc#29.itm(9)} -attr vt d
load net {FRAME:acc#29.itm(10)} -attr vt d
load net {FRAME:acc#29.itm(11)} -attr vt d
load net {FRAME:acc#29.itm(12)} -attr vt d
load netBundle {FRAME:acc#29.itm} 13 {FRAME:acc#29.itm(0)} {FRAME:acc#29.itm(1)} {FRAME:acc#29.itm(2)} {FRAME:acc#29.itm(3)} {FRAME:acc#29.itm(4)} {FRAME:acc#29.itm(5)} {FRAME:acc#29.itm(6)} {FRAME:acc#29.itm(7)} {FRAME:acc#29.itm(8)} {FRAME:acc#29.itm(9)} {FRAME:acc#29.itm(10)} {FRAME:acc#29.itm(11)} {FRAME:acc#29.itm(12)} -attr xrf 18910 -attr oid 292 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {conc#357.itm(0)} -attr vt d
load net {conc#357.itm(1)} -attr vt d
load net {conc#357.itm(2)} -attr vt d
load net {conc#357.itm(3)} -attr vt d
load net {conc#357.itm(4)} -attr vt d
load net {conc#357.itm(5)} -attr vt d
load net {conc#357.itm(6)} -attr vt d
load net {conc#357.itm(7)} -attr vt d
load net {conc#357.itm(8)} -attr vt d
load net {conc#357.itm(9)} -attr vt d
load net {conc#357.itm(10)} -attr vt d
load net {conc#357.itm(11)} -attr vt d
load netBundle {conc#357.itm} 12 {conc#357.itm(0)} {conc#357.itm(1)} {conc#357.itm(2)} {conc#357.itm(3)} {conc#357.itm(4)} {conc#357.itm(5)} {conc#357.itm(6)} {conc#357.itm(7)} {conc#357.itm(8)} {conc#357.itm(9)} {conc#357.itm(10)} {conc#357.itm(11)} -attr xrf 18911 -attr oid 293 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {FRAME:exs#18.itm(0)} -attr vt d
load net {FRAME:exs#18.itm(1)} -attr vt d
load netBundle {FRAME:exs#18.itm} 2 {FRAME:exs#18.itm(0)} {FRAME:exs#18.itm(1)} -attr xrf 18912 -attr oid 294 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#18.itm}
load net {FRAME:acc#27.itm(0)} -attr vt d
load net {FRAME:acc#27.itm(1)} -attr vt d
load net {FRAME:acc#27.itm(2)} -attr vt d
load net {FRAME:acc#27.itm(3)} -attr vt d
load net {FRAME:acc#27.itm(4)} -attr vt d
load net {FRAME:acc#27.itm(5)} -attr vt d
load net {FRAME:acc#27.itm(6)} -attr vt d
load net {FRAME:acc#27.itm(7)} -attr vt d
load net {FRAME:acc#27.itm(8)} -attr vt d
load net {FRAME:acc#27.itm(9)} -attr vt d
load net {FRAME:acc#27.itm(10)} -attr vt d
load netBundle {FRAME:acc#27.itm} 11 {FRAME:acc#27.itm(0)} {FRAME:acc#27.itm(1)} {FRAME:acc#27.itm(2)} {FRAME:acc#27.itm(3)} {FRAME:acc#27.itm(4)} {FRAME:acc#27.itm(5)} {FRAME:acc#27.itm(6)} {FRAME:acc#27.itm(7)} {FRAME:acc#27.itm(8)} {FRAME:acc#27.itm(9)} {FRAME:acc#27.itm(10)} -attr xrf 18913 -attr oid 295 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {conc#358.itm(0)} -attr vt d
load net {conc#358.itm(1)} -attr vt d
load net {conc#358.itm(2)} -attr vt d
load net {conc#358.itm(3)} -attr vt d
load net {conc#358.itm(4)} -attr vt d
load net {conc#358.itm(5)} -attr vt d
load net {conc#358.itm(6)} -attr vt d
load net {conc#358.itm(7)} -attr vt d
load net {conc#358.itm(8)} -attr vt d
load net {conc#358.itm(9)} -attr vt d
load netBundle {conc#358.itm} 10 {conc#358.itm(0)} {conc#358.itm(1)} {conc#358.itm(2)} {conc#358.itm(3)} {conc#358.itm(4)} {conc#358.itm(5)} {conc#358.itm(6)} {conc#358.itm(7)} {conc#358.itm(8)} {conc#358.itm(9)} -attr xrf 18914 -attr oid 296 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#358.itm}
load net {FRAME:exs#23.itm(0)} -attr vt d
load net {FRAME:exs#23.itm(1)} -attr vt d
load netBundle {FRAME:exs#23.itm} 2 {FRAME:exs#23.itm(0)} {FRAME:exs#23.itm(1)} -attr xrf 18915 -attr oid 297 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:exs#23.itm}
load net {ACC_GY:for:acc#53.itm(0)} -attr vt d
load net {ACC_GY:for:acc#53.itm(1)} -attr vt d
load net {ACC_GY:for:acc#53.itm(2)} -attr vt d
load net {ACC_GY:for:acc#53.itm(3)} -attr vt d
load net {ACC_GY:for:acc#53.itm(4)} -attr vt d
load net {ACC_GY:for:acc#53.itm(5)} -attr vt d
load net {ACC_GY:for:acc#53.itm(6)} -attr vt d
load net {ACC_GY:for:acc#53.itm(7)} -attr vt d
load net {ACC_GY:for:acc#53.itm(8)} -attr vt d
load net {ACC_GY:for:acc#53.itm(9)} -attr vt d
load net {ACC_GY:for:acc#53.itm(10)} -attr vt d
load net {ACC_GY:for:acc#53.itm(11)} -attr vt d
load net {ACC_GY:for:acc#53.itm(12)} -attr vt d
load netBundle {ACC_GY:for:acc#53.itm} 13 {ACC_GY:for:acc#53.itm(0)} {ACC_GY:for:acc#53.itm(1)} {ACC_GY:for:acc#53.itm(2)} {ACC_GY:for:acc#53.itm(3)} {ACC_GY:for:acc#53.itm(4)} {ACC_GY:for:acc#53.itm(5)} {ACC_GY:for:acc#53.itm(6)} {ACC_GY:for:acc#53.itm(7)} {ACC_GY:for:acc#53.itm(8)} {ACC_GY:for:acc#53.itm(9)} {ACC_GY:for:acc#53.itm(10)} {ACC_GY:for:acc#53.itm(11)} {ACC_GY:for:acc#53.itm(12)} -attr xrf 18916 -attr oid 298 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#52.itm(0)} -attr vt d
load net {ACC_GY:for:acc#52.itm(1)} -attr vt d
load net {ACC_GY:for:acc#52.itm(2)} -attr vt d
load net {ACC_GY:for:acc#52.itm(3)} -attr vt d
load net {ACC_GY:for:acc#52.itm(4)} -attr vt d
load net {ACC_GY:for:acc#52.itm(5)} -attr vt d
load net {ACC_GY:for:acc#52.itm(6)} -attr vt d
load net {ACC_GY:for:acc#52.itm(7)} -attr vt d
load net {ACC_GY:for:acc#52.itm(8)} -attr vt d
load net {ACC_GY:for:acc#52.itm(9)} -attr vt d
load net {ACC_GY:for:acc#52.itm(10)} -attr vt d
load net {ACC_GY:for:acc#52.itm(11)} -attr vt d
load net {ACC_GY:for:acc#52.itm(12)} -attr vt d
load netBundle {ACC_GY:for:acc#52.itm} 13 {ACC_GY:for:acc#52.itm(0)} {ACC_GY:for:acc#52.itm(1)} {ACC_GY:for:acc#52.itm(2)} {ACC_GY:for:acc#52.itm(3)} {ACC_GY:for:acc#52.itm(4)} {ACC_GY:for:acc#52.itm(5)} {ACC_GY:for:acc#52.itm(6)} {ACC_GY:for:acc#52.itm(7)} {ACC_GY:for:acc#52.itm(8)} {ACC_GY:for:acc#52.itm(9)} {ACC_GY:for:acc#52.itm(10)} {ACC_GY:for:acc#52.itm(11)} {ACC_GY:for:acc#52.itm(12)} -attr xrf 18917 -attr oid 299 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#51.itm(0)} -attr vt d
load net {ACC_GY:for:acc#51.itm(1)} -attr vt d
load net {ACC_GY:for:acc#51.itm(2)} -attr vt d
load net {ACC_GY:for:acc#51.itm(3)} -attr vt d
load net {ACC_GY:for:acc#51.itm(4)} -attr vt d
load net {ACC_GY:for:acc#51.itm(5)} -attr vt d
load net {ACC_GY:for:acc#51.itm(6)} -attr vt d
load net {ACC_GY:for:acc#51.itm(7)} -attr vt d
load net {ACC_GY:for:acc#51.itm(8)} -attr vt d
load net {ACC_GY:for:acc#51.itm(9)} -attr vt d
load net {ACC_GY:for:acc#51.itm(10)} -attr vt d
load net {ACC_GY:for:acc#51.itm(11)} -attr vt d
load netBundle {ACC_GY:for:acc#51.itm} 12 {ACC_GY:for:acc#51.itm(0)} {ACC_GY:for:acc#51.itm(1)} {ACC_GY:for:acc#51.itm(2)} {ACC_GY:for:acc#51.itm(3)} {ACC_GY:for:acc#51.itm(4)} {ACC_GY:for:acc#51.itm(5)} {ACC_GY:for:acc#51.itm(6)} {ACC_GY:for:acc#51.itm(7)} {ACC_GY:for:acc#51.itm(8)} {ACC_GY:for:acc#51.itm(9)} {ACC_GY:for:acc#51.itm(10)} {ACC_GY:for:acc#51.itm(11)} -attr xrf 18918 -attr oid 300 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#49.itm(0)} -attr vt d
load net {ACC_GY:for:acc#49.itm(1)} -attr vt d
load net {ACC_GY:for:acc#49.itm(2)} -attr vt d
load net {ACC_GY:for:acc#49.itm(3)} -attr vt d
load net {ACC_GY:for:acc#49.itm(4)} -attr vt d
load net {ACC_GY:for:acc#49.itm(5)} -attr vt d
load net {ACC_GY:for:acc#49.itm(6)} -attr vt d
load net {ACC_GY:for:acc#49.itm(7)} -attr vt d
load net {ACC_GY:for:acc#49.itm(8)} -attr vt d
load net {ACC_GY:for:acc#49.itm(9)} -attr vt d
load netBundle {ACC_GY:for:acc#49.itm} 10 {ACC_GY:for:acc#49.itm(0)} {ACC_GY:for:acc#49.itm(1)} {ACC_GY:for:acc#49.itm(2)} {ACC_GY:for:acc#49.itm(3)} {ACC_GY:for:acc#49.itm(4)} {ACC_GY:for:acc#49.itm(5)} {ACC_GY:for:acc#49.itm(6)} {ACC_GY:for:acc#49.itm(7)} {ACC_GY:for:acc#49.itm(8)} {ACC_GY:for:acc#49.itm(9)} -attr xrf 18919 -attr oid 301 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {conc#359.itm(0)} -attr vt d
load net {conc#359.itm(1)} -attr vt d
load net {conc#359.itm(2)} -attr vt d
load net {conc#359.itm(3)} -attr vt d
load net {conc#359.itm(4)} -attr vt d
load net {conc#359.itm(5)} -attr vt d
load net {conc#359.itm(6)} -attr vt d
load net {conc#359.itm(7)} -attr vt d
load net {conc#359.itm(8)} -attr vt d
load netBundle {conc#359.itm} 9 {conc#359.itm(0)} {conc#359.itm(1)} {conc#359.itm(2)} {conc#359.itm(3)} {conc#359.itm(4)} {conc#359.itm(5)} {conc#359.itm(6)} {conc#359.itm(7)} {conc#359.itm(8)} -attr xrf 18920 -attr oid 302 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#359.itm}
load net {ACC_GY:for:acc#47.itm(0)} -attr vt d
load net {ACC_GY:for:acc#47.itm(1)} -attr vt d
load net {ACC_GY:for:acc#47.itm(2)} -attr vt d
load net {ACC_GY:for:acc#47.itm(3)} -attr vt d
load net {ACC_GY:for:acc#47.itm(4)} -attr vt d
load net {ACC_GY:for:acc#47.itm(5)} -attr vt d
load net {ACC_GY:for:acc#47.itm(6)} -attr vt d
load net {ACC_GY:for:acc#47.itm(7)} -attr vt d
load netBundle {ACC_GY:for:acc#47.itm} 8 {ACC_GY:for:acc#47.itm(0)} {ACC_GY:for:acc#47.itm(1)} {ACC_GY:for:acc#47.itm(2)} {ACC_GY:for:acc#47.itm(3)} {ACC_GY:for:acc#47.itm(4)} {ACC_GY:for:acc#47.itm(5)} {ACC_GY:for:acc#47.itm(6)} {ACC_GY:for:acc#47.itm(7)} -attr xrf 18921 -attr oid 303 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#46.itm(0)} -attr vt d
load net {ACC_GY:for:acc#46.itm(1)} -attr vt d
load net {ACC_GY:for:acc#46.itm(2)} -attr vt d
load net {ACC_GY:for:acc#46.itm(3)} -attr vt d
load net {ACC_GY:for:acc#46.itm(4)} -attr vt d
load net {ACC_GY:for:acc#46.itm(5)} -attr vt d
load netBundle {ACC_GY:for:acc#46.itm} 6 {ACC_GY:for:acc#46.itm(0)} {ACC_GY:for:acc#46.itm(1)} {ACC_GY:for:acc#46.itm(2)} {ACC_GY:for:acc#46.itm(3)} {ACC_GY:for:acc#46.itm(4)} {ACC_GY:for:acc#46.itm(5)} -attr xrf 18922 -attr oid 304 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load net {ACC_GY:for:slc#25.itm(0)} -attr vt d
load net {ACC_GY:for:slc#25.itm(1)} -attr vt d
load net {ACC_GY:for:slc#25.itm(2)} -attr vt d
load net {ACC_GY:for:slc#25.itm(3)} -attr vt d
load net {ACC_GY:for:slc#25.itm(4)} -attr vt d
load netBundle {ACC_GY:for:slc#25.itm} 5 {ACC_GY:for:slc#25.itm(0)} {ACC_GY:for:slc#25.itm(1)} {ACC_GY:for:slc#25.itm(2)} {ACC_GY:for:slc#25.itm(3)} {ACC_GY:for:slc#25.itm(4)} -attr xrf 18923 -attr oid 305 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#25.itm}
load net {ACC_GY:for:acc#44.itm(0)} -attr vt d
load net {ACC_GY:for:acc#44.itm(1)} -attr vt d
load net {ACC_GY:for:acc#44.itm(2)} -attr vt d
load net {ACC_GY:for:acc#44.itm(3)} -attr vt d
load net {ACC_GY:for:acc#44.itm(4)} -attr vt d
load net {ACC_GY:for:acc#44.itm(5)} -attr vt d
load netBundle {ACC_GY:for:acc#44.itm} 6 {ACC_GY:for:acc#44.itm(0)} {ACC_GY:for:acc#44.itm(1)} {ACC_GY:for:acc#44.itm(2)} {ACC_GY:for:acc#44.itm(3)} {ACC_GY:for:acc#44.itm(4)} {ACC_GY:for:acc#44.itm(5)} -attr xrf 18924 -attr oid 306 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#44.itm}
load net {conc#360.itm(0)} -attr vt d
load net {conc#360.itm(1)} -attr vt d
load net {conc#360.itm(2)} -attr vt d
load net {conc#360.itm(3)} -attr vt d
load net {conc#360.itm(4)} -attr vt d
load netBundle {conc#360.itm} 5 {conc#360.itm(0)} {conc#360.itm(1)} {conc#360.itm(2)} {conc#360.itm(3)} {conc#360.itm(4)} -attr xrf 18925 -attr oid 307 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#360.itm}
load net {ACC_GY:for:slc#23.itm(0)} -attr vt d
load net {ACC_GY:for:slc#23.itm(1)} -attr vt d
load net {ACC_GY:for:slc#23.itm(2)} -attr vt d
load net {ACC_GY:for:slc#23.itm(3)} -attr vt d
load netBundle {ACC_GY:for:slc#23.itm} 4 {ACC_GY:for:slc#23.itm(0)} {ACC_GY:for:slc#23.itm(1)} {ACC_GY:for:slc#23.itm(2)} {ACC_GY:for:slc#23.itm(3)} -attr xrf 18926 -attr oid 308 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#23.itm}
load net {ACC_GY:for:acc#42.itm(0)} -attr vt d
load net {ACC_GY:for:acc#42.itm(1)} -attr vt d
load net {ACC_GY:for:acc#42.itm(2)} -attr vt d
load net {ACC_GY:for:acc#42.itm(3)} -attr vt d
load net {ACC_GY:for:acc#42.itm(4)} -attr vt d
load netBundle {ACC_GY:for:acc#42.itm} 5 {ACC_GY:for:acc#42.itm(0)} {ACC_GY:for:acc#42.itm(1)} {ACC_GY:for:acc#42.itm(2)} {ACC_GY:for:acc#42.itm(3)} {ACC_GY:for:acc#42.itm(4)} -attr xrf 18927 -attr oid 309 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#42.itm}
load net {conc#361.itm(0)} -attr vt d
load net {conc#361.itm(1)} -attr vt d
load net {conc#361.itm(2)} -attr vt d
load net {conc#361.itm(3)} -attr vt d
load netBundle {conc#361.itm} 4 {conc#361.itm(0)} {conc#361.itm(1)} {conc#361.itm(2)} {conc#361.itm(3)} -attr xrf 18928 -attr oid 310 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#361.itm}
load net {ACC_GY:for:conc#102.itm(0)} -attr vt d
load net {ACC_GY:for:conc#102.itm(1)} -attr vt d
load net {ACC_GY:for:conc#102.itm(2)} -attr vt d
load net {ACC_GY:for:conc#102.itm(3)} -attr vt d
load netBundle {ACC_GY:for:conc#102.itm} 4 {ACC_GY:for:conc#102.itm(0)} {ACC_GY:for:conc#102.itm(1)} {ACC_GY:for:conc#102.itm(2)} {ACC_GY:for:conc#102.itm(3)} -attr xrf 18929 -attr oid 311 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#102.itm}
load net {ACC_GY:for:conc#106.itm(0)} -attr vt d
load net {ACC_GY:for:conc#106.itm(1)} -attr vt d
load net {ACC_GY:for:conc#106.itm(2)} -attr vt d
load net {ACC_GY:for:conc#106.itm(3)} -attr vt d
load net {ACC_GY:for:conc#106.itm(4)} -attr vt d
load netBundle {ACC_GY:for:conc#106.itm} 5 {ACC_GY:for:conc#106.itm(0)} {ACC_GY:for:conc#106.itm(1)} {ACC_GY:for:conc#106.itm(2)} {ACC_GY:for:conc#106.itm(3)} {ACC_GY:for:conc#106.itm(4)} -attr xrf 18930 -attr oid 312 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#106.itm}
load net {ACC_GY:for:slc#22.itm(0)} -attr vt d
load net {ACC_GY:for:slc#22.itm(1)} -attr vt d
load net {ACC_GY:for:slc#22.itm(2)} -attr vt d
load net {ACC_GY:for:slc#22.itm(3)} -attr vt d
load netBundle {ACC_GY:for:slc#22.itm} 4 {ACC_GY:for:slc#22.itm(0)} {ACC_GY:for:slc#22.itm(1)} {ACC_GY:for:slc#22.itm(2)} {ACC_GY:for:slc#22.itm(3)} -attr xrf 18931 -attr oid 313 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#22.itm}
load net {ACC_GY:for:acc#41.itm(0)} -attr vt d
load net {ACC_GY:for:acc#41.itm(1)} -attr vt d
load net {ACC_GY:for:acc#41.itm(2)} -attr vt d
load net {ACC_GY:for:acc#41.itm(3)} -attr vt d
load net {ACC_GY:for:acc#41.itm(4)} -attr vt d
load netBundle {ACC_GY:for:acc#41.itm} 5 {ACC_GY:for:acc#41.itm(0)} {ACC_GY:for:acc#41.itm(1)} {ACC_GY:for:acc#41.itm(2)} {ACC_GY:for:acc#41.itm(3)} {ACC_GY:for:acc#41.itm(4)} -attr xrf 18932 -attr oid 314 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#41.itm}
load net {conc#362.itm(0)} -attr vt d
load net {conc#362.itm(1)} -attr vt d
load net {conc#362.itm(2)} -attr vt d
load net {conc#362.itm(3)} -attr vt d
load netBundle {conc#362.itm} 4 {conc#362.itm(0)} {conc#362.itm(1)} {conc#362.itm(2)} {conc#362.itm(3)} -attr xrf 18933 -attr oid 315 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#362.itm}
load net {ACC_GY:for:conc#100.itm(0)} -attr vt d
load net {ACC_GY:for:conc#100.itm(1)} -attr vt d
load net {ACC_GY:for:conc#100.itm(2)} -attr vt d
load net {ACC_GY:for:conc#100.itm(3)} -attr vt d
load netBundle {ACC_GY:for:conc#100.itm} 4 {ACC_GY:for:conc#100.itm(0)} {ACC_GY:for:conc#100.itm(1)} {ACC_GY:for:conc#100.itm(2)} {ACC_GY:for:conc#100.itm(3)} -attr xrf 18934 -attr oid 316 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#100.itm}
load net {ACC_GY:for:slc#24.itm(0)} -attr vt d
load net {ACC_GY:for:slc#24.itm(1)} -attr vt d
load net {ACC_GY:for:slc#24.itm(2)} -attr vt d
load net {ACC_GY:for:slc#24.itm(3)} -attr vt d
load net {ACC_GY:for:slc#24.itm(4)} -attr vt d
load netBundle {ACC_GY:for:slc#24.itm} 5 {ACC_GY:for:slc#24.itm(0)} {ACC_GY:for:slc#24.itm(1)} {ACC_GY:for:slc#24.itm(2)} {ACC_GY:for:slc#24.itm(3)} {ACC_GY:for:slc#24.itm(4)} -attr xrf 18935 -attr oid 317 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#24.itm}
load net {ACC_GY:for:acc#43.itm(0)} -attr vt d
load net {ACC_GY:for:acc#43.itm(1)} -attr vt d
load net {ACC_GY:for:acc#43.itm(2)} -attr vt d
load net {ACC_GY:for:acc#43.itm(3)} -attr vt d
load net {ACC_GY:for:acc#43.itm(4)} -attr vt d
load net {ACC_GY:for:acc#43.itm(5)} -attr vt d
load netBundle {ACC_GY:for:acc#43.itm} 6 {ACC_GY:for:acc#43.itm(0)} {ACC_GY:for:acc#43.itm(1)} {ACC_GY:for:acc#43.itm(2)} {ACC_GY:for:acc#43.itm(3)} {ACC_GY:for:acc#43.itm(4)} {ACC_GY:for:acc#43.itm(5)} -attr xrf 18936 -attr oid 318 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#43.itm}
load net {conc#363.itm(0)} -attr vt d
load net {conc#363.itm(1)} -attr vt d
load net {conc#363.itm(2)} -attr vt d
load net {conc#363.itm(3)} -attr vt d
load net {conc#363.itm(4)} -attr vt d
load netBundle {conc#363.itm} 5 {conc#363.itm(0)} {conc#363.itm(1)} {conc#363.itm(2)} {conc#363.itm(3)} {conc#363.itm(4)} -attr xrf 18937 -attr oid 319 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#363.itm}
load net {ACC_GY:for:conc#104.itm(0)} -attr vt d
load net {ACC_GY:for:conc#104.itm(1)} -attr vt d
load net {ACC_GY:for:conc#104.itm(2)} -attr vt d
load net {ACC_GY:for:conc#104.itm(3)} -attr vt d
load net {ACC_GY:for:conc#104.itm(4)} -attr vt d
load netBundle {ACC_GY:for:conc#104.itm} 5 {ACC_GY:for:conc#104.itm(0)} {ACC_GY:for:conc#104.itm(1)} {ACC_GY:for:conc#104.itm(2)} {ACC_GY:for:conc#104.itm(3)} {ACC_GY:for:conc#104.itm(4)} -attr xrf 18938 -attr oid 320 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#104.itm}
load net {ACC_GY:for:exs#134.itm(0)} -attr vt d
load net {ACC_GY:for:exs#134.itm(1)} -attr vt d
load netBundle {ACC_GY:for:exs#134.itm} 2 {ACC_GY:for:exs#134.itm(0)} {ACC_GY:for:exs#134.itm(1)} -attr xrf 18939 -attr oid 321 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#134.itm}
load net {ACC_GY:for:conc#111.itm(0)} -attr vt d
load net {ACC_GY:for:conc#111.itm(1)} -attr vt d
load net {ACC_GY:for:conc#111.itm(2)} -attr vt d
load net {ACC_GY:for:conc#111.itm(3)} -attr vt d
load net {ACC_GY:for:conc#111.itm(4)} -attr vt d
load netBundle {ACC_GY:for:conc#111.itm} 5 {ACC_GY:for:conc#111.itm(0)} {ACC_GY:for:conc#111.itm(1)} {ACC_GY:for:conc#111.itm(2)} {ACC_GY:for:conc#111.itm(3)} {ACC_GY:for:conc#111.itm(4)} -attr xrf 18940 -attr oid 322 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#111.itm}
load net {conc#364.itm(0)} -attr vt d
load net {conc#364.itm(1)} -attr vt d
load net {conc#364.itm(2)} -attr vt d
load net {conc#364.itm(3)} -attr vt d
load net {conc#364.itm(4)} -attr vt d
load net {conc#364.itm(5)} -attr vt d
load net {conc#364.itm(6)} -attr vt d
load net {conc#364.itm(7)} -attr vt d
load net {conc#364.itm(8)} -attr vt d
load net {conc#364.itm(9)} -attr vt d
load net {conc#364.itm(10)} -attr vt d
load netBundle {conc#364.itm} 11 {conc#364.itm(0)} {conc#364.itm(1)} {conc#364.itm(2)} {conc#364.itm(3)} {conc#364.itm(4)} {conc#364.itm(5)} {conc#364.itm(6)} {conc#364.itm(7)} {conc#364.itm(8)} {conc#364.itm(9)} {conc#364.itm(10)} -attr xrf 18941 -attr oid 323 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#364.itm}
load net {conc#365.itm(0)} -attr vt d
load net {conc#365.itm(1)} -attr vt d
load net {conc#365.itm(2)} -attr vt d
load net {conc#365.itm(3)} -attr vt d
load net {conc#365.itm(4)} -attr vt d
load net {conc#365.itm(5)} -attr vt d
load net {conc#365.itm(6)} -attr vt d
load net {conc#365.itm(7)} -attr vt d
load net {conc#365.itm(8)} -attr vt d
load net {conc#365.itm(9)} -attr vt d
load net {conc#365.itm(10)} -attr vt d
load net {conc#365.itm(11)} -attr vt d
load net {conc#365.itm(12)} -attr vt d
load netBundle {conc#365.itm} 13 {conc#365.itm(0)} {conc#365.itm(1)} {conc#365.itm(2)} {conc#365.itm(3)} {conc#365.itm(4)} {conc#365.itm(5)} {conc#365.itm(6)} {conc#365.itm(7)} {conc#365.itm(8)} {conc#365.itm(9)} {conc#365.itm(10)} {conc#365.itm(11)} {conc#365.itm(12)} -attr xrf 18942 -attr oid 324 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {ACC_GY:for:exs#142.itm(0)} -attr vt d
load net {ACC_GY:for:exs#142.itm(1)} -attr vt d
load netBundle {ACC_GY:for:exs#142.itm} 2 {ACC_GY:for:exs#142.itm(0)} {ACC_GY:for:exs#142.itm(1)} -attr xrf 18943 -attr oid 325 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#142.itm}
load net {ACC_GX:for:acc#53.itm(0)} -attr vt d
load net {ACC_GX:for:acc#53.itm(1)} -attr vt d
load net {ACC_GX:for:acc#53.itm(2)} -attr vt d
load net {ACC_GX:for:acc#53.itm(3)} -attr vt d
load net {ACC_GX:for:acc#53.itm(4)} -attr vt d
load net {ACC_GX:for:acc#53.itm(5)} -attr vt d
load net {ACC_GX:for:acc#53.itm(6)} -attr vt d
load net {ACC_GX:for:acc#53.itm(7)} -attr vt d
load net {ACC_GX:for:acc#53.itm(8)} -attr vt d
load net {ACC_GX:for:acc#53.itm(9)} -attr vt d
load net {ACC_GX:for:acc#53.itm(10)} -attr vt d
load net {ACC_GX:for:acc#53.itm(11)} -attr vt d
load net {ACC_GX:for:acc#53.itm(12)} -attr vt d
load netBundle {ACC_GX:for:acc#53.itm} 13 {ACC_GX:for:acc#53.itm(0)} {ACC_GX:for:acc#53.itm(1)} {ACC_GX:for:acc#53.itm(2)} {ACC_GX:for:acc#53.itm(3)} {ACC_GX:for:acc#53.itm(4)} {ACC_GX:for:acc#53.itm(5)} {ACC_GX:for:acc#53.itm(6)} {ACC_GX:for:acc#53.itm(7)} {ACC_GX:for:acc#53.itm(8)} {ACC_GX:for:acc#53.itm(9)} {ACC_GX:for:acc#53.itm(10)} {ACC_GX:for:acc#53.itm(11)} {ACC_GX:for:acc#53.itm(12)} -attr xrf 18944 -attr oid 326 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#52.itm(0)} -attr vt d
load net {ACC_GX:for:acc#52.itm(1)} -attr vt d
load net {ACC_GX:for:acc#52.itm(2)} -attr vt d
load net {ACC_GX:for:acc#52.itm(3)} -attr vt d
load net {ACC_GX:for:acc#52.itm(4)} -attr vt d
load net {ACC_GX:for:acc#52.itm(5)} -attr vt d
load net {ACC_GX:for:acc#52.itm(6)} -attr vt d
load net {ACC_GX:for:acc#52.itm(7)} -attr vt d
load net {ACC_GX:for:acc#52.itm(8)} -attr vt d
load net {ACC_GX:for:acc#52.itm(9)} -attr vt d
load net {ACC_GX:for:acc#52.itm(10)} -attr vt d
load net {ACC_GX:for:acc#52.itm(11)} -attr vt d
load net {ACC_GX:for:acc#52.itm(12)} -attr vt d
load netBundle {ACC_GX:for:acc#52.itm} 13 {ACC_GX:for:acc#52.itm(0)} {ACC_GX:for:acc#52.itm(1)} {ACC_GX:for:acc#52.itm(2)} {ACC_GX:for:acc#52.itm(3)} {ACC_GX:for:acc#52.itm(4)} {ACC_GX:for:acc#52.itm(5)} {ACC_GX:for:acc#52.itm(6)} {ACC_GX:for:acc#52.itm(7)} {ACC_GX:for:acc#52.itm(8)} {ACC_GX:for:acc#52.itm(9)} {ACC_GX:for:acc#52.itm(10)} {ACC_GX:for:acc#52.itm(11)} {ACC_GX:for:acc#52.itm(12)} -attr xrf 18945 -attr oid 327 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#51.itm(0)} -attr vt d
load net {ACC_GX:for:acc#51.itm(1)} -attr vt d
load net {ACC_GX:for:acc#51.itm(2)} -attr vt d
load net {ACC_GX:for:acc#51.itm(3)} -attr vt d
load net {ACC_GX:for:acc#51.itm(4)} -attr vt d
load net {ACC_GX:for:acc#51.itm(5)} -attr vt d
load net {ACC_GX:for:acc#51.itm(6)} -attr vt d
load net {ACC_GX:for:acc#51.itm(7)} -attr vt d
load net {ACC_GX:for:acc#51.itm(8)} -attr vt d
load net {ACC_GX:for:acc#51.itm(9)} -attr vt d
load net {ACC_GX:for:acc#51.itm(10)} -attr vt d
load net {ACC_GX:for:acc#51.itm(11)} -attr vt d
load netBundle {ACC_GX:for:acc#51.itm} 12 {ACC_GX:for:acc#51.itm(0)} {ACC_GX:for:acc#51.itm(1)} {ACC_GX:for:acc#51.itm(2)} {ACC_GX:for:acc#51.itm(3)} {ACC_GX:for:acc#51.itm(4)} {ACC_GX:for:acc#51.itm(5)} {ACC_GX:for:acc#51.itm(6)} {ACC_GX:for:acc#51.itm(7)} {ACC_GX:for:acc#51.itm(8)} {ACC_GX:for:acc#51.itm(9)} {ACC_GX:for:acc#51.itm(10)} {ACC_GX:for:acc#51.itm(11)} -attr xrf 18946 -attr oid 328 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#49.itm(0)} -attr vt d
load net {ACC_GX:for:acc#49.itm(1)} -attr vt d
load net {ACC_GX:for:acc#49.itm(2)} -attr vt d
load net {ACC_GX:for:acc#49.itm(3)} -attr vt d
load net {ACC_GX:for:acc#49.itm(4)} -attr vt d
load net {ACC_GX:for:acc#49.itm(5)} -attr vt d
load net {ACC_GX:for:acc#49.itm(6)} -attr vt d
load net {ACC_GX:for:acc#49.itm(7)} -attr vt d
load net {ACC_GX:for:acc#49.itm(8)} -attr vt d
load net {ACC_GX:for:acc#49.itm(9)} -attr vt d
load netBundle {ACC_GX:for:acc#49.itm} 10 {ACC_GX:for:acc#49.itm(0)} {ACC_GX:for:acc#49.itm(1)} {ACC_GX:for:acc#49.itm(2)} {ACC_GX:for:acc#49.itm(3)} {ACC_GX:for:acc#49.itm(4)} {ACC_GX:for:acc#49.itm(5)} {ACC_GX:for:acc#49.itm(6)} {ACC_GX:for:acc#49.itm(7)} {ACC_GX:for:acc#49.itm(8)} {ACC_GX:for:acc#49.itm(9)} -attr xrf 18947 -attr oid 329 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {conc#366.itm(0)} -attr vt d
load net {conc#366.itm(1)} -attr vt d
load net {conc#366.itm(2)} -attr vt d
load net {conc#366.itm(3)} -attr vt d
load net {conc#366.itm(4)} -attr vt d
load net {conc#366.itm(5)} -attr vt d
load net {conc#366.itm(6)} -attr vt d
load net {conc#366.itm(7)} -attr vt d
load net {conc#366.itm(8)} -attr vt d
load netBundle {conc#366.itm} 9 {conc#366.itm(0)} {conc#366.itm(1)} {conc#366.itm(2)} {conc#366.itm(3)} {conc#366.itm(4)} {conc#366.itm(5)} {conc#366.itm(6)} {conc#366.itm(7)} {conc#366.itm(8)} -attr xrf 18948 -attr oid 330 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#366.itm}
load net {ACC_GX:for:acc#47.itm(0)} -attr vt d
load net {ACC_GX:for:acc#47.itm(1)} -attr vt d
load net {ACC_GX:for:acc#47.itm(2)} -attr vt d
load net {ACC_GX:for:acc#47.itm(3)} -attr vt d
load net {ACC_GX:for:acc#47.itm(4)} -attr vt d
load net {ACC_GX:for:acc#47.itm(5)} -attr vt d
load net {ACC_GX:for:acc#47.itm(6)} -attr vt d
load net {ACC_GX:for:acc#47.itm(7)} -attr vt d
load netBundle {ACC_GX:for:acc#47.itm} 8 {ACC_GX:for:acc#47.itm(0)} {ACC_GX:for:acc#47.itm(1)} {ACC_GX:for:acc#47.itm(2)} {ACC_GX:for:acc#47.itm(3)} {ACC_GX:for:acc#47.itm(4)} {ACC_GX:for:acc#47.itm(5)} {ACC_GX:for:acc#47.itm(6)} {ACC_GX:for:acc#47.itm(7)} -attr xrf 18949 -attr oid 331 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#46.itm(0)} -attr vt d
load net {ACC_GX:for:acc#46.itm(1)} -attr vt d
load net {ACC_GX:for:acc#46.itm(2)} -attr vt d
load net {ACC_GX:for:acc#46.itm(3)} -attr vt d
load net {ACC_GX:for:acc#46.itm(4)} -attr vt d
load net {ACC_GX:for:acc#46.itm(5)} -attr vt d
load netBundle {ACC_GX:for:acc#46.itm} 6 {ACC_GX:for:acc#46.itm(0)} {ACC_GX:for:acc#46.itm(1)} {ACC_GX:for:acc#46.itm(2)} {ACC_GX:for:acc#46.itm(3)} {ACC_GX:for:acc#46.itm(4)} {ACC_GX:for:acc#46.itm(5)} -attr xrf 18950 -attr oid 332 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load net {ACC_GX:for:slc#25.itm(0)} -attr vt d
load net {ACC_GX:for:slc#25.itm(1)} -attr vt d
load net {ACC_GX:for:slc#25.itm(2)} -attr vt d
load net {ACC_GX:for:slc#25.itm(3)} -attr vt d
load net {ACC_GX:for:slc#25.itm(4)} -attr vt d
load netBundle {ACC_GX:for:slc#25.itm} 5 {ACC_GX:for:slc#25.itm(0)} {ACC_GX:for:slc#25.itm(1)} {ACC_GX:for:slc#25.itm(2)} {ACC_GX:for:slc#25.itm(3)} {ACC_GX:for:slc#25.itm(4)} -attr xrf 18951 -attr oid 333 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#25.itm}
load net {ACC_GX:for:acc#44.itm(0)} -attr vt d
load net {ACC_GX:for:acc#44.itm(1)} -attr vt d
load net {ACC_GX:for:acc#44.itm(2)} -attr vt d
load net {ACC_GX:for:acc#44.itm(3)} -attr vt d
load net {ACC_GX:for:acc#44.itm(4)} -attr vt d
load net {ACC_GX:for:acc#44.itm(5)} -attr vt d
load netBundle {ACC_GX:for:acc#44.itm} 6 {ACC_GX:for:acc#44.itm(0)} {ACC_GX:for:acc#44.itm(1)} {ACC_GX:for:acc#44.itm(2)} {ACC_GX:for:acc#44.itm(3)} {ACC_GX:for:acc#44.itm(4)} {ACC_GX:for:acc#44.itm(5)} -attr xrf 18952 -attr oid 334 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#44.itm}
load net {conc#367.itm(0)} -attr vt d
load net {conc#367.itm(1)} -attr vt d
load net {conc#367.itm(2)} -attr vt d
load net {conc#367.itm(3)} -attr vt d
load net {conc#367.itm(4)} -attr vt d
load netBundle {conc#367.itm} 5 {conc#367.itm(0)} {conc#367.itm(1)} {conc#367.itm(2)} {conc#367.itm(3)} {conc#367.itm(4)} -attr xrf 18953 -attr oid 335 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#367.itm}
load net {ACC_GX:for:slc#23.itm(0)} -attr vt d
load net {ACC_GX:for:slc#23.itm(1)} -attr vt d
load net {ACC_GX:for:slc#23.itm(2)} -attr vt d
load net {ACC_GX:for:slc#23.itm(3)} -attr vt d
load netBundle {ACC_GX:for:slc#23.itm} 4 {ACC_GX:for:slc#23.itm(0)} {ACC_GX:for:slc#23.itm(1)} {ACC_GX:for:slc#23.itm(2)} {ACC_GX:for:slc#23.itm(3)} -attr xrf 18954 -attr oid 336 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#23.itm}
load net {ACC_GX:for:acc#42.itm(0)} -attr vt d
load net {ACC_GX:for:acc#42.itm(1)} -attr vt d
load net {ACC_GX:for:acc#42.itm(2)} -attr vt d
load net {ACC_GX:for:acc#42.itm(3)} -attr vt d
load net {ACC_GX:for:acc#42.itm(4)} -attr vt d
load netBundle {ACC_GX:for:acc#42.itm} 5 {ACC_GX:for:acc#42.itm(0)} {ACC_GX:for:acc#42.itm(1)} {ACC_GX:for:acc#42.itm(2)} {ACC_GX:for:acc#42.itm(3)} {ACC_GX:for:acc#42.itm(4)} -attr xrf 18955 -attr oid 337 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#42.itm}
load net {conc#368.itm(0)} -attr vt d
load net {conc#368.itm(1)} -attr vt d
load net {conc#368.itm(2)} -attr vt d
load net {conc#368.itm(3)} -attr vt d
load netBundle {conc#368.itm} 4 {conc#368.itm(0)} {conc#368.itm(1)} {conc#368.itm(2)} {conc#368.itm(3)} -attr xrf 18956 -attr oid 338 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#368.itm}
load net {ACC_GX:for:conc#102.itm(0)} -attr vt d
load net {ACC_GX:for:conc#102.itm(1)} -attr vt d
load net {ACC_GX:for:conc#102.itm(2)} -attr vt d
load net {ACC_GX:for:conc#102.itm(3)} -attr vt d
load netBundle {ACC_GX:for:conc#102.itm} 4 {ACC_GX:for:conc#102.itm(0)} {ACC_GX:for:conc#102.itm(1)} {ACC_GX:for:conc#102.itm(2)} {ACC_GX:for:conc#102.itm(3)} -attr xrf 18957 -attr oid 339 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#102.itm}
load net {ACC_GX:for:conc#106.itm(0)} -attr vt d
load net {ACC_GX:for:conc#106.itm(1)} -attr vt d
load net {ACC_GX:for:conc#106.itm(2)} -attr vt d
load net {ACC_GX:for:conc#106.itm(3)} -attr vt d
load net {ACC_GX:for:conc#106.itm(4)} -attr vt d
load netBundle {ACC_GX:for:conc#106.itm} 5 {ACC_GX:for:conc#106.itm(0)} {ACC_GX:for:conc#106.itm(1)} {ACC_GX:for:conc#106.itm(2)} {ACC_GX:for:conc#106.itm(3)} {ACC_GX:for:conc#106.itm(4)} -attr xrf 18958 -attr oid 340 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#106.itm}
load net {ACC_GX:for:slc#22.itm(0)} -attr vt d
load net {ACC_GX:for:slc#22.itm(1)} -attr vt d
load net {ACC_GX:for:slc#22.itm(2)} -attr vt d
load net {ACC_GX:for:slc#22.itm(3)} -attr vt d
load netBundle {ACC_GX:for:slc#22.itm} 4 {ACC_GX:for:slc#22.itm(0)} {ACC_GX:for:slc#22.itm(1)} {ACC_GX:for:slc#22.itm(2)} {ACC_GX:for:slc#22.itm(3)} -attr xrf 18959 -attr oid 341 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#22.itm}
load net {ACC_GX:for:acc#41.itm(0)} -attr vt d
load net {ACC_GX:for:acc#41.itm(1)} -attr vt d
load net {ACC_GX:for:acc#41.itm(2)} -attr vt d
load net {ACC_GX:for:acc#41.itm(3)} -attr vt d
load net {ACC_GX:for:acc#41.itm(4)} -attr vt d
load netBundle {ACC_GX:for:acc#41.itm} 5 {ACC_GX:for:acc#41.itm(0)} {ACC_GX:for:acc#41.itm(1)} {ACC_GX:for:acc#41.itm(2)} {ACC_GX:for:acc#41.itm(3)} {ACC_GX:for:acc#41.itm(4)} -attr xrf 18960 -attr oid 342 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#41.itm}
load net {conc#369.itm(0)} -attr vt d
load net {conc#369.itm(1)} -attr vt d
load net {conc#369.itm(2)} -attr vt d
load net {conc#369.itm(3)} -attr vt d
load netBundle {conc#369.itm} 4 {conc#369.itm(0)} {conc#369.itm(1)} {conc#369.itm(2)} {conc#369.itm(3)} -attr xrf 18961 -attr oid 343 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#369.itm}
load net {ACC_GX:for:conc#100.itm(0)} -attr vt d
load net {ACC_GX:for:conc#100.itm(1)} -attr vt d
load net {ACC_GX:for:conc#100.itm(2)} -attr vt d
load net {ACC_GX:for:conc#100.itm(3)} -attr vt d
load netBundle {ACC_GX:for:conc#100.itm} 4 {ACC_GX:for:conc#100.itm(0)} {ACC_GX:for:conc#100.itm(1)} {ACC_GX:for:conc#100.itm(2)} {ACC_GX:for:conc#100.itm(3)} -attr xrf 18962 -attr oid 344 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#100.itm}
load net {ACC_GX:for:slc#24.itm(0)} -attr vt d
load net {ACC_GX:for:slc#24.itm(1)} -attr vt d
load net {ACC_GX:for:slc#24.itm(2)} -attr vt d
load net {ACC_GX:for:slc#24.itm(3)} -attr vt d
load net {ACC_GX:for:slc#24.itm(4)} -attr vt d
load netBundle {ACC_GX:for:slc#24.itm} 5 {ACC_GX:for:slc#24.itm(0)} {ACC_GX:for:slc#24.itm(1)} {ACC_GX:for:slc#24.itm(2)} {ACC_GX:for:slc#24.itm(3)} {ACC_GX:for:slc#24.itm(4)} -attr xrf 18963 -attr oid 345 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#24.itm}
load net {ACC_GX:for:acc#43.itm(0)} -attr vt d
load net {ACC_GX:for:acc#43.itm(1)} -attr vt d
load net {ACC_GX:for:acc#43.itm(2)} -attr vt d
load net {ACC_GX:for:acc#43.itm(3)} -attr vt d
load net {ACC_GX:for:acc#43.itm(4)} -attr vt d
load net {ACC_GX:for:acc#43.itm(5)} -attr vt d
load netBundle {ACC_GX:for:acc#43.itm} 6 {ACC_GX:for:acc#43.itm(0)} {ACC_GX:for:acc#43.itm(1)} {ACC_GX:for:acc#43.itm(2)} {ACC_GX:for:acc#43.itm(3)} {ACC_GX:for:acc#43.itm(4)} {ACC_GX:for:acc#43.itm(5)} -attr xrf 18964 -attr oid 346 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#43.itm}
load net {conc#370.itm(0)} -attr vt d
load net {conc#370.itm(1)} -attr vt d
load net {conc#370.itm(2)} -attr vt d
load net {conc#370.itm(3)} -attr vt d
load net {conc#370.itm(4)} -attr vt d
load netBundle {conc#370.itm} 5 {conc#370.itm(0)} {conc#370.itm(1)} {conc#370.itm(2)} {conc#370.itm(3)} {conc#370.itm(4)} -attr xrf 18965 -attr oid 347 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#370.itm}
load net {ACC_GX:for:conc#104.itm(0)} -attr vt d
load net {ACC_GX:for:conc#104.itm(1)} -attr vt d
load net {ACC_GX:for:conc#104.itm(2)} -attr vt d
load net {ACC_GX:for:conc#104.itm(3)} -attr vt d
load net {ACC_GX:for:conc#104.itm(4)} -attr vt d
load netBundle {ACC_GX:for:conc#104.itm} 5 {ACC_GX:for:conc#104.itm(0)} {ACC_GX:for:conc#104.itm(1)} {ACC_GX:for:conc#104.itm(2)} {ACC_GX:for:conc#104.itm(3)} {ACC_GX:for:conc#104.itm(4)} -attr xrf 18966 -attr oid 348 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#104.itm}
load net {ACC_GX:for:exs#134.itm(0)} -attr vt d
load net {ACC_GX:for:exs#134.itm(1)} -attr vt d
load netBundle {ACC_GX:for:exs#134.itm} 2 {ACC_GX:for:exs#134.itm(0)} {ACC_GX:for:exs#134.itm(1)} -attr xrf 18967 -attr oid 349 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#134.itm}
load net {ACC_GX:for:conc#111.itm(0)} -attr vt d
load net {ACC_GX:for:conc#111.itm(1)} -attr vt d
load net {ACC_GX:for:conc#111.itm(2)} -attr vt d
load net {ACC_GX:for:conc#111.itm(3)} -attr vt d
load net {ACC_GX:for:conc#111.itm(4)} -attr vt d
load netBundle {ACC_GX:for:conc#111.itm} 5 {ACC_GX:for:conc#111.itm(0)} {ACC_GX:for:conc#111.itm(1)} {ACC_GX:for:conc#111.itm(2)} {ACC_GX:for:conc#111.itm(3)} {ACC_GX:for:conc#111.itm(4)} -attr xrf 18968 -attr oid 350 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#111.itm}
load net {conc#371.itm(0)} -attr vt d
load net {conc#371.itm(1)} -attr vt d
load net {conc#371.itm(2)} -attr vt d
load net {conc#371.itm(3)} -attr vt d
load net {conc#371.itm(4)} -attr vt d
load net {conc#371.itm(5)} -attr vt d
load net {conc#371.itm(6)} -attr vt d
load net {conc#371.itm(7)} -attr vt d
load net {conc#371.itm(8)} -attr vt d
load net {conc#371.itm(9)} -attr vt d
load net {conc#371.itm(10)} -attr vt d
load netBundle {conc#371.itm} 11 {conc#371.itm(0)} {conc#371.itm(1)} {conc#371.itm(2)} {conc#371.itm(3)} {conc#371.itm(4)} {conc#371.itm(5)} {conc#371.itm(6)} {conc#371.itm(7)} {conc#371.itm(8)} {conc#371.itm(9)} {conc#371.itm(10)} -attr xrf 18969 -attr oid 351 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#371.itm}
load net {conc#372.itm(0)} -attr vt d
load net {conc#372.itm(1)} -attr vt d
load net {conc#372.itm(2)} -attr vt d
load net {conc#372.itm(3)} -attr vt d
load net {conc#372.itm(4)} -attr vt d
load net {conc#372.itm(5)} -attr vt d
load net {conc#372.itm(6)} -attr vt d
load net {conc#372.itm(7)} -attr vt d
load net {conc#372.itm(8)} -attr vt d
load net {conc#372.itm(9)} -attr vt d
load net {conc#372.itm(10)} -attr vt d
load net {conc#372.itm(11)} -attr vt d
load net {conc#372.itm(12)} -attr vt d
load netBundle {conc#372.itm} 13 {conc#372.itm(0)} {conc#372.itm(1)} {conc#372.itm(2)} {conc#372.itm(3)} {conc#372.itm(4)} {conc#372.itm(5)} {conc#372.itm(6)} {conc#372.itm(7)} {conc#372.itm(8)} {conc#372.itm(9)} {conc#372.itm(10)} {conc#372.itm(11)} {conc#372.itm(12)} -attr xrf 18970 -attr oid 352 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {ACC_GX:for:exs#142.itm(0)} -attr vt d
load net {ACC_GX:for:exs#142.itm(1)} -attr vt d
load netBundle {ACC_GX:for:exs#142.itm} 2 {ACC_GX:for:exs#142.itm(0)} {ACC_GX:for:exs#142.itm(1)} -attr xrf 18971 -attr oid 353 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#142.itm}
load net {AbsAndMax:mux1h.itm(0)} -attr vt d
load net {AbsAndMax:mux1h.itm(1)} -attr vt d
load net {AbsAndMax:mux1h.itm(2)} -attr vt d
load net {AbsAndMax:mux1h.itm(3)} -attr vt d
load net {AbsAndMax:mux1h.itm(4)} -attr vt d
load net {AbsAndMax:mux1h.itm(5)} -attr vt d
load net {AbsAndMax:mux1h.itm(6)} -attr vt d
load net {AbsAndMax:mux1h.itm(7)} -attr vt d
load net {AbsAndMax:mux1h.itm(8)} -attr vt d
load net {AbsAndMax:mux1h.itm(9)} -attr vt d
load net {AbsAndMax:mux1h.itm(10)} -attr vt d
load net {AbsAndMax:mux1h.itm(11)} -attr vt d
load net {AbsAndMax:mux1h.itm(12)} -attr vt d
load net {AbsAndMax:mux1h.itm(13)} -attr vt d
load net {AbsAndMax:mux1h.itm(14)} -attr vt d
load net {AbsAndMax:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax:mux1h.itm} 16 {AbsAndMax:mux1h.itm(0)} {AbsAndMax:mux1h.itm(1)} {AbsAndMax:mux1h.itm(2)} {AbsAndMax:mux1h.itm(3)} {AbsAndMax:mux1h.itm(4)} {AbsAndMax:mux1h.itm(5)} {AbsAndMax:mux1h.itm(6)} {AbsAndMax:mux1h.itm(7)} {AbsAndMax:mux1h.itm(8)} {AbsAndMax:mux1h.itm(9)} {AbsAndMax:mux1h.itm(10)} {AbsAndMax:mux1h.itm(11)} {AbsAndMax:mux1h.itm(12)} {AbsAndMax:mux1h.itm(13)} {AbsAndMax:mux1h.itm(14)} {AbsAndMax:mux1h.itm(15)} -attr xrf 18972 -attr oid 354 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {conc#373.itm(0)} -attr vt d
load net {conc#373.itm(1)} -attr vt d
load net {conc#373.itm(2)} -attr vt d
load net {conc#373.itm(3)} -attr vt d
load net {conc#373.itm(4)} -attr vt d
load net {conc#373.itm(5)} -attr vt d
load net {conc#373.itm(6)} -attr vt d
load net {conc#373.itm(7)} -attr vt d
load net {conc#373.itm(8)} -attr vt d
load net {conc#373.itm(9)} -attr vt d
load net {conc#373.itm(10)} -attr vt d
load net {conc#373.itm(11)} -attr vt d
load net {conc#373.itm(12)} -attr vt d
load net {conc#373.itm(13)} -attr vt d
load net {conc#373.itm(14)} -attr vt d
load net {conc#373.itm(15)} -attr vt d
load netBundle {conc#373.itm} 16 {conc#373.itm(0)} {conc#373.itm(1)} {conc#373.itm(2)} {conc#373.itm(3)} {conc#373.itm(4)} {conc#373.itm(5)} {conc#373.itm(6)} {conc#373.itm(7)} {conc#373.itm(8)} {conc#373.itm(9)} {conc#373.itm(10)} {conc#373.itm(11)} {conc#373.itm(12)} {conc#373.itm(13)} {conc#373.itm(14)} {conc#373.itm(15)} -attr xrf 18973 -attr oid 355 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {AbsAndMax#1:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#1:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#1:mux1h.itm} 16 {AbsAndMax#1:mux1h.itm(0)} {AbsAndMax#1:mux1h.itm(1)} {AbsAndMax#1:mux1h.itm(2)} {AbsAndMax#1:mux1h.itm(3)} {AbsAndMax#1:mux1h.itm(4)} {AbsAndMax#1:mux1h.itm(5)} {AbsAndMax#1:mux1h.itm(6)} {AbsAndMax#1:mux1h.itm(7)} {AbsAndMax#1:mux1h.itm(8)} {AbsAndMax#1:mux1h.itm(9)} {AbsAndMax#1:mux1h.itm(10)} {AbsAndMax#1:mux1h.itm(11)} {AbsAndMax#1:mux1h.itm(12)} {AbsAndMax#1:mux1h.itm(13)} {AbsAndMax#1:mux1h.itm(14)} {AbsAndMax#1:mux1h.itm(15)} -attr xrf 18974 -attr oid 356 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {conc#374.itm(0)} -attr vt d
load net {conc#374.itm(1)} -attr vt d
load net {conc#374.itm(2)} -attr vt d
load net {conc#374.itm(3)} -attr vt d
load net {conc#374.itm(4)} -attr vt d
load net {conc#374.itm(5)} -attr vt d
load net {conc#374.itm(6)} -attr vt d
load net {conc#374.itm(7)} -attr vt d
load net {conc#374.itm(8)} -attr vt d
load net {conc#374.itm(9)} -attr vt d
load net {conc#374.itm(10)} -attr vt d
load net {conc#374.itm(11)} -attr vt d
load net {conc#374.itm(12)} -attr vt d
load net {conc#374.itm(13)} -attr vt d
load net {conc#374.itm(14)} -attr vt d
load net {conc#374.itm(15)} -attr vt d
load netBundle {conc#374.itm} 16 {conc#374.itm(0)} {conc#374.itm(1)} {conc#374.itm(2)} {conc#374.itm(3)} {conc#374.itm(4)} {conc#374.itm(5)} {conc#374.itm(6)} {conc#374.itm(7)} {conc#374.itm(8)} {conc#374.itm(9)} {conc#374.itm(10)} {conc#374.itm(11)} {conc#374.itm(12)} {conc#374.itm(13)} {conc#374.itm(14)} {conc#374.itm(15)} -attr xrf 18975 -attr oid 357 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {AbsAndMax#4:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#4:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#4:mux1h.itm} 16 {AbsAndMax#4:mux1h.itm(0)} {AbsAndMax#4:mux1h.itm(1)} {AbsAndMax#4:mux1h.itm(2)} {AbsAndMax#4:mux1h.itm(3)} {AbsAndMax#4:mux1h.itm(4)} {AbsAndMax#4:mux1h.itm(5)} {AbsAndMax#4:mux1h.itm(6)} {AbsAndMax#4:mux1h.itm(7)} {AbsAndMax#4:mux1h.itm(8)} {AbsAndMax#4:mux1h.itm(9)} {AbsAndMax#4:mux1h.itm(10)} {AbsAndMax#4:mux1h.itm(11)} {AbsAndMax#4:mux1h.itm(12)} {AbsAndMax#4:mux1h.itm(13)} {AbsAndMax#4:mux1h.itm(14)} {AbsAndMax#4:mux1h.itm(15)} -attr xrf 18976 -attr oid 358 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {conc#375.itm(0)} -attr vt d
load net {conc#375.itm(1)} -attr vt d
load net {conc#375.itm(2)} -attr vt d
load net {conc#375.itm(3)} -attr vt d
load net {conc#375.itm(4)} -attr vt d
load net {conc#375.itm(5)} -attr vt d
load net {conc#375.itm(6)} -attr vt d
load net {conc#375.itm(7)} -attr vt d
load net {conc#375.itm(8)} -attr vt d
load net {conc#375.itm(9)} -attr vt d
load net {conc#375.itm(10)} -attr vt d
load net {conc#375.itm(11)} -attr vt d
load net {conc#375.itm(12)} -attr vt d
load net {conc#375.itm(13)} -attr vt d
load net {conc#375.itm(14)} -attr vt d
load net {conc#375.itm(15)} -attr vt d
load netBundle {conc#375.itm} 16 {conc#375.itm(0)} {conc#375.itm(1)} {conc#375.itm(2)} {conc#375.itm(3)} {conc#375.itm(4)} {conc#375.itm(5)} {conc#375.itm(6)} {conc#375.itm(7)} {conc#375.itm(8)} {conc#375.itm(9)} {conc#375.itm(10)} {conc#375.itm(11)} {conc#375.itm(12)} {conc#375.itm(13)} {conc#375.itm(14)} {conc#375.itm(15)} -attr xrf 18977 -attr oid 359 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {AbsAndMax#5:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#5:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#5:mux1h.itm} 16 {AbsAndMax#5:mux1h.itm(0)} {AbsAndMax#5:mux1h.itm(1)} {AbsAndMax#5:mux1h.itm(2)} {AbsAndMax#5:mux1h.itm(3)} {AbsAndMax#5:mux1h.itm(4)} {AbsAndMax#5:mux1h.itm(5)} {AbsAndMax#5:mux1h.itm(6)} {AbsAndMax#5:mux1h.itm(7)} {AbsAndMax#5:mux1h.itm(8)} {AbsAndMax#5:mux1h.itm(9)} {AbsAndMax#5:mux1h.itm(10)} {AbsAndMax#5:mux1h.itm(11)} {AbsAndMax#5:mux1h.itm(12)} {AbsAndMax#5:mux1h.itm(13)} {AbsAndMax#5:mux1h.itm(14)} {AbsAndMax#5:mux1h.itm(15)} -attr xrf 18978 -attr oid 360 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {conc#376.itm(0)} -attr vt d
load net {conc#376.itm(1)} -attr vt d
load net {conc#376.itm(2)} -attr vt d
load net {conc#376.itm(3)} -attr vt d
load net {conc#376.itm(4)} -attr vt d
load net {conc#376.itm(5)} -attr vt d
load net {conc#376.itm(6)} -attr vt d
load net {conc#376.itm(7)} -attr vt d
load net {conc#376.itm(8)} -attr vt d
load net {conc#376.itm(9)} -attr vt d
load net {conc#376.itm(10)} -attr vt d
load net {conc#376.itm(11)} -attr vt d
load net {conc#376.itm(12)} -attr vt d
load net {conc#376.itm(13)} -attr vt d
load net {conc#376.itm(14)} -attr vt d
load net {conc#376.itm(15)} -attr vt d
load netBundle {conc#376.itm} 16 {conc#376.itm(0)} {conc#376.itm(1)} {conc#376.itm(2)} {conc#376.itm(3)} {conc#376.itm(4)} {conc#376.itm(5)} {conc#376.itm(6)} {conc#376.itm(7)} {conc#376.itm(8)} {conc#376.itm(9)} {conc#376.itm(10)} {conc#376.itm(11)} {conc#376.itm(12)} {conc#376.itm(13)} {conc#376.itm(14)} {conc#376.itm(15)} -attr xrf 18979 -attr oid 361 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {AbsAndMax#2:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#2:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#2:mux1h.itm} 16 {AbsAndMax#2:mux1h.itm(0)} {AbsAndMax#2:mux1h.itm(1)} {AbsAndMax#2:mux1h.itm(2)} {AbsAndMax#2:mux1h.itm(3)} {AbsAndMax#2:mux1h.itm(4)} {AbsAndMax#2:mux1h.itm(5)} {AbsAndMax#2:mux1h.itm(6)} {AbsAndMax#2:mux1h.itm(7)} {AbsAndMax#2:mux1h.itm(8)} {AbsAndMax#2:mux1h.itm(9)} {AbsAndMax#2:mux1h.itm(10)} {AbsAndMax#2:mux1h.itm(11)} {AbsAndMax#2:mux1h.itm(12)} {AbsAndMax#2:mux1h.itm(13)} {AbsAndMax#2:mux1h.itm(14)} {AbsAndMax#2:mux1h.itm(15)} -attr xrf 18980 -attr oid 362 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {conc#377.itm(0)} -attr vt d
load net {conc#377.itm(1)} -attr vt d
load net {conc#377.itm(2)} -attr vt d
load net {conc#377.itm(3)} -attr vt d
load net {conc#377.itm(4)} -attr vt d
load net {conc#377.itm(5)} -attr vt d
load net {conc#377.itm(6)} -attr vt d
load net {conc#377.itm(7)} -attr vt d
load net {conc#377.itm(8)} -attr vt d
load net {conc#377.itm(9)} -attr vt d
load net {conc#377.itm(10)} -attr vt d
load net {conc#377.itm(11)} -attr vt d
load net {conc#377.itm(12)} -attr vt d
load net {conc#377.itm(13)} -attr vt d
load net {conc#377.itm(14)} -attr vt d
load net {conc#377.itm(15)} -attr vt d
load netBundle {conc#377.itm} 16 {conc#377.itm(0)} {conc#377.itm(1)} {conc#377.itm(2)} {conc#377.itm(3)} {conc#377.itm(4)} {conc#377.itm(5)} {conc#377.itm(6)} {conc#377.itm(7)} {conc#377.itm(8)} {conc#377.itm(9)} {conc#377.itm(10)} {conc#377.itm(11)} {conc#377.itm(12)} {conc#377.itm(13)} {conc#377.itm(14)} {conc#377.itm(15)} -attr xrf 18981 -attr oid 363 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {AbsAndMax#3:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#3:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#3:mux1h.itm} 16 {AbsAndMax#3:mux1h.itm(0)} {AbsAndMax#3:mux1h.itm(1)} {AbsAndMax#3:mux1h.itm(2)} {AbsAndMax#3:mux1h.itm(3)} {AbsAndMax#3:mux1h.itm(4)} {AbsAndMax#3:mux1h.itm(5)} {AbsAndMax#3:mux1h.itm(6)} {AbsAndMax#3:mux1h.itm(7)} {AbsAndMax#3:mux1h.itm(8)} {AbsAndMax#3:mux1h.itm(9)} {AbsAndMax#3:mux1h.itm(10)} {AbsAndMax#3:mux1h.itm(11)} {AbsAndMax#3:mux1h.itm(12)} {AbsAndMax#3:mux1h.itm(13)} {AbsAndMax#3:mux1h.itm(14)} {AbsAndMax#3:mux1h.itm(15)} -attr xrf 18982 -attr oid 364 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {conc#378.itm(0)} -attr vt d
load net {conc#378.itm(1)} -attr vt d
load net {conc#378.itm(2)} -attr vt d
load net {conc#378.itm(3)} -attr vt d
load net {conc#378.itm(4)} -attr vt d
load net {conc#378.itm(5)} -attr vt d
load net {conc#378.itm(6)} -attr vt d
load net {conc#378.itm(7)} -attr vt d
load net {conc#378.itm(8)} -attr vt d
load net {conc#378.itm(9)} -attr vt d
load net {conc#378.itm(10)} -attr vt d
load net {conc#378.itm(11)} -attr vt d
load net {conc#378.itm(12)} -attr vt d
load net {conc#378.itm(13)} -attr vt d
load net {conc#378.itm(14)} -attr vt d
load net {conc#378.itm(15)} -attr vt d
load netBundle {conc#378.itm} 16 {conc#378.itm(0)} {conc#378.itm(1)} {conc#378.itm(2)} {conc#378.itm(3)} {conc#378.itm(4)} {conc#378.itm(5)} {conc#378.itm(6)} {conc#378.itm(7)} {conc#378.itm(8)} {conc#378.itm(9)} {conc#378.itm(10)} {conc#378.itm(11)} {conc#378.itm(12)} {conc#378.itm(13)} {conc#378.itm(14)} {conc#378.itm(15)} -attr xrf 18983 -attr oid 365 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {AbsAndMax#8:not.itm(0)} -attr vt d
load net {AbsAndMax#8:not.itm(1)} -attr vt d
load net {AbsAndMax#8:not.itm(2)} -attr vt d
load net {AbsAndMax#8:not.itm(3)} -attr vt d
load net {AbsAndMax#8:not.itm(4)} -attr vt d
load net {AbsAndMax#8:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#8:not.itm} 6 {AbsAndMax#8:not.itm(0)} {AbsAndMax#8:not.itm(1)} {AbsAndMax#8:not.itm(2)} {AbsAndMax#8:not.itm(3)} {AbsAndMax#8:not.itm(4)} {AbsAndMax#8:not.itm(5)} -attr xrf 18984 -attr oid 366 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {slc(AbsAndMax:x#8.sva).itm(0)} -attr vt d
load net {slc(AbsAndMax:x#8.sva).itm(1)} -attr vt d
load net {slc(AbsAndMax:x#8.sva).itm(2)} -attr vt d
load net {slc(AbsAndMax:x#8.sva).itm(3)} -attr vt d
load net {slc(AbsAndMax:x#8.sva).itm(4)} -attr vt d
load net {slc(AbsAndMax:x#8.sva).itm(5)} -attr vt d
load netBundle {slc(AbsAndMax:x#8.sva).itm} 6 {slc(AbsAndMax:x#8.sva).itm(0)} {slc(AbsAndMax:x#8.sva).itm(1)} {slc(AbsAndMax:x#8.sva).itm(2)} {slc(AbsAndMax:x#8.sva).itm(3)} {slc(AbsAndMax:x#8.sva).itm(4)} {slc(AbsAndMax:x#8.sva).itm(5)} -attr xrf 18985 -attr oid 367 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva).itm}
load net {AbsAndMax#2:not.itm(0)} -attr vt d
load net {AbsAndMax#2:not.itm(1)} -attr vt d
load net {AbsAndMax#2:not.itm(2)} -attr vt d
load net {AbsAndMax#2:not.itm(3)} -attr vt d
load net {AbsAndMax#2:not.itm(4)} -attr vt d
load net {AbsAndMax#2:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#2:not.itm} 6 {AbsAndMax#2:not.itm(0)} {AbsAndMax#2:not.itm(1)} {AbsAndMax#2:not.itm(2)} {AbsAndMax#2:not.itm(3)} {AbsAndMax#2:not.itm(4)} {AbsAndMax#2:not.itm(5)} -attr xrf 18986 -attr oid 368 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {slc(greenx.sva#1).itm(0)} -attr vt d
load net {slc(greenx.sva#1).itm(1)} -attr vt d
load net {slc(greenx.sva#1).itm(2)} -attr vt d
load net {slc(greenx.sva#1).itm(3)} -attr vt d
load net {slc(greenx.sva#1).itm(4)} -attr vt d
load net {slc(greenx.sva#1).itm(5)} -attr vt d
load netBundle {slc(greenx.sva#1).itm} 6 {slc(greenx.sva#1).itm(0)} {slc(greenx.sva#1).itm(1)} {slc(greenx.sva#1).itm(2)} {slc(greenx.sva#1).itm(3)} {slc(greenx.sva#1).itm(4)} {slc(greenx.sva#1).itm(5)} -attr xrf 18987 -attr oid 369 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {AbsAndMax#3:not.itm(0)} -attr vt d
load net {AbsAndMax#3:not.itm(1)} -attr vt d
load net {AbsAndMax#3:not.itm(2)} -attr vt d
load net {AbsAndMax#3:not.itm(3)} -attr vt d
load net {AbsAndMax#3:not.itm(4)} -attr vt d
load net {AbsAndMax#3:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#3:not.itm} 6 {AbsAndMax#3:not.itm(0)} {AbsAndMax#3:not.itm(1)} {AbsAndMax#3:not.itm(2)} {AbsAndMax#3:not.itm(3)} {AbsAndMax#3:not.itm(4)} {AbsAndMax#3:not.itm(5)} -attr xrf 18988 -attr oid 370 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {slc(greeny.sva#1).itm(0)} -attr vt d
load net {slc(greeny.sva#1).itm(1)} -attr vt d
load net {slc(greeny.sva#1).itm(2)} -attr vt d
load net {slc(greeny.sva#1).itm(3)} -attr vt d
load net {slc(greeny.sva#1).itm(4)} -attr vt d
load net {slc(greeny.sva#1).itm(5)} -attr vt d
load netBundle {slc(greeny.sva#1).itm} 6 {slc(greeny.sva#1).itm(0)} {slc(greeny.sva#1).itm(1)} {slc(greeny.sva#1).itm(2)} {slc(greeny.sva#1).itm(3)} {slc(greeny.sva#1).itm(4)} {slc(greeny.sva#1).itm(5)} -attr xrf 18989 -attr oid 371 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {AbsAndMax#7:not.itm(0)} -attr vt d
load net {AbsAndMax#7:not.itm(1)} -attr vt d
load net {AbsAndMax#7:not.itm(2)} -attr vt d
load net {AbsAndMax#7:not.itm(3)} -attr vt d
load net {AbsAndMax#7:not.itm(4)} -attr vt d
load net {AbsAndMax#7:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#7:not.itm} 6 {AbsAndMax#7:not.itm(0)} {AbsAndMax#7:not.itm(1)} {AbsAndMax#7:not.itm(2)} {AbsAndMax#7:not.itm(3)} {AbsAndMax#7:not.itm(4)} {AbsAndMax#7:not.itm(5)} -attr xrf 18990 -attr oid 372 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {slc(AbsAndMax:x#7.sva).itm(0)} -attr vt d
load net {slc(AbsAndMax:x#7.sva).itm(1)} -attr vt d
load net {slc(AbsAndMax:x#7.sva).itm(2)} -attr vt d
load net {slc(AbsAndMax:x#7.sva).itm(3)} -attr vt d
load net {slc(AbsAndMax:x#7.sva).itm(4)} -attr vt d
load net {slc(AbsAndMax:x#7.sva).itm(5)} -attr vt d
load netBundle {slc(AbsAndMax:x#7.sva).itm} 6 {slc(AbsAndMax:x#7.sva).itm(0)} {slc(AbsAndMax:x#7.sva).itm(1)} {slc(AbsAndMax:x#7.sva).itm(2)} {slc(AbsAndMax:x#7.sva).itm(3)} {slc(AbsAndMax:x#7.sva).itm(4)} {slc(AbsAndMax:x#7.sva).itm(5)} -attr xrf 18991 -attr oid 373 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva).itm}
load net {AbsAndMax#4:not.itm(0)} -attr vt d
load net {AbsAndMax#4:not.itm(1)} -attr vt d
load net {AbsAndMax#4:not.itm(2)} -attr vt d
load net {AbsAndMax#4:not.itm(3)} -attr vt d
load net {AbsAndMax#4:not.itm(4)} -attr vt d
load net {AbsAndMax#4:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#4:not.itm} 6 {AbsAndMax#4:not.itm(0)} {AbsAndMax#4:not.itm(1)} {AbsAndMax#4:not.itm(2)} {AbsAndMax#4:not.itm(3)} {AbsAndMax#4:not.itm(4)} {AbsAndMax#4:not.itm(5)} -attr xrf 18992 -attr oid 374 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {slc(bluex.sva#1).itm(0)} -attr vt d
load net {slc(bluex.sva#1).itm(1)} -attr vt d
load net {slc(bluex.sva#1).itm(2)} -attr vt d
load net {slc(bluex.sva#1).itm(3)} -attr vt d
load net {slc(bluex.sva#1).itm(4)} -attr vt d
load net {slc(bluex.sva#1).itm(5)} -attr vt d
load netBundle {slc(bluex.sva#1).itm} 6 {slc(bluex.sva#1).itm(0)} {slc(bluex.sva#1).itm(1)} {slc(bluex.sva#1).itm(2)} {slc(bluex.sva#1).itm(3)} {slc(bluex.sva#1).itm(4)} {slc(bluex.sva#1).itm(5)} -attr xrf 18993 -attr oid 375 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {AbsAndMax#5:not.itm(0)} -attr vt d
load net {AbsAndMax#5:not.itm(1)} -attr vt d
load net {AbsAndMax#5:not.itm(2)} -attr vt d
load net {AbsAndMax#5:not.itm(3)} -attr vt d
load net {AbsAndMax#5:not.itm(4)} -attr vt d
load net {AbsAndMax#5:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#5:not.itm} 6 {AbsAndMax#5:not.itm(0)} {AbsAndMax#5:not.itm(1)} {AbsAndMax#5:not.itm(2)} {AbsAndMax#5:not.itm(3)} {AbsAndMax#5:not.itm(4)} {AbsAndMax#5:not.itm(5)} -attr xrf 18994 -attr oid 376 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {slc(bluey.sva#1).itm(0)} -attr vt d
load net {slc(bluey.sva#1).itm(1)} -attr vt d
load net {slc(bluey.sva#1).itm(2)} -attr vt d
load net {slc(bluey.sva#1).itm(3)} -attr vt d
load net {slc(bluey.sva#1).itm(4)} -attr vt d
load net {slc(bluey.sva#1).itm(5)} -attr vt d
load netBundle {slc(bluey.sva#1).itm} 6 {slc(bluey.sva#1).itm(0)} {slc(bluey.sva#1).itm(1)} {slc(bluey.sva#1).itm(2)} {slc(bluey.sva#1).itm(3)} {slc(bluey.sva#1).itm(4)} {slc(bluey.sva#1).itm(5)} -attr xrf 18995 -attr oid 377 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {AbsAndMax#6:not.itm(0)} -attr vt d
load net {AbsAndMax#6:not.itm(1)} -attr vt d
load net {AbsAndMax#6:not.itm(2)} -attr vt d
load net {AbsAndMax#6:not.itm(3)} -attr vt d
load net {AbsAndMax#6:not.itm(4)} -attr vt d
load net {AbsAndMax#6:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#6:not.itm} 6 {AbsAndMax#6:not.itm(0)} {AbsAndMax#6:not.itm(1)} {AbsAndMax#6:not.itm(2)} {AbsAndMax#6:not.itm(3)} {AbsAndMax#6:not.itm(4)} {AbsAndMax#6:not.itm(5)} -attr xrf 18996 -attr oid 378 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {slc(AbsAndMax:x#6.sva).itm(0)} -attr vt d
load net {slc(AbsAndMax:x#6.sva).itm(1)} -attr vt d
load net {slc(AbsAndMax:x#6.sva).itm(2)} -attr vt d
load net {slc(AbsAndMax:x#6.sva).itm(3)} -attr vt d
load net {slc(AbsAndMax:x#6.sva).itm(4)} -attr vt d
load net {slc(AbsAndMax:x#6.sva).itm(5)} -attr vt d
load netBundle {slc(AbsAndMax:x#6.sva).itm} 6 {slc(AbsAndMax:x#6.sva).itm(0)} {slc(AbsAndMax:x#6.sva).itm(1)} {slc(AbsAndMax:x#6.sva).itm(2)} {slc(AbsAndMax:x#6.sva).itm(3)} {slc(AbsAndMax:x#6.sva).itm(4)} {slc(AbsAndMax:x#6.sva).itm(5)} -attr xrf 18997 -attr oid 379 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva).itm}
load net {AbsAndMax:not.itm(0)} -attr vt d
load net {AbsAndMax:not.itm(1)} -attr vt d
load net {AbsAndMax:not.itm(2)} -attr vt d
load net {AbsAndMax:not.itm(3)} -attr vt d
load net {AbsAndMax:not.itm(4)} -attr vt d
load net {AbsAndMax:not.itm(5)} -attr vt d
load netBundle {AbsAndMax:not.itm} 6 {AbsAndMax:not.itm(0)} {AbsAndMax:not.itm(1)} {AbsAndMax:not.itm(2)} {AbsAndMax:not.itm(3)} {AbsAndMax:not.itm(4)} {AbsAndMax:not.itm(5)} -attr xrf 18998 -attr oid 380 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {slc(redx.sva#1).itm(0)} -attr vt d
load net {slc(redx.sva#1).itm(1)} -attr vt d
load net {slc(redx.sva#1).itm(2)} -attr vt d
load net {slc(redx.sva#1).itm(3)} -attr vt d
load net {slc(redx.sva#1).itm(4)} -attr vt d
load net {slc(redx.sva#1).itm(5)} -attr vt d
load netBundle {slc(redx.sva#1).itm} 6 {slc(redx.sva#1).itm(0)} {slc(redx.sva#1).itm(1)} {slc(redx.sva#1).itm(2)} {slc(redx.sva#1).itm(3)} {slc(redx.sva#1).itm(4)} {slc(redx.sva#1).itm(5)} -attr xrf 18999 -attr oid 381 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {AbsAndMax#1:not.itm(0)} -attr vt d
load net {AbsAndMax#1:not.itm(1)} -attr vt d
load net {AbsAndMax#1:not.itm(2)} -attr vt d
load net {AbsAndMax#1:not.itm(3)} -attr vt d
load net {AbsAndMax#1:not.itm(4)} -attr vt d
load net {AbsAndMax#1:not.itm(5)} -attr vt d
load netBundle {AbsAndMax#1:not.itm} 6 {AbsAndMax#1:not.itm(0)} {AbsAndMax#1:not.itm(1)} {AbsAndMax#1:not.itm(2)} {AbsAndMax#1:not.itm(3)} {AbsAndMax#1:not.itm(4)} {AbsAndMax#1:not.itm(5)} -attr xrf 19000 -attr oid 382 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {slc(redy.sva#1).itm(0)} -attr vt d
load net {slc(redy.sva#1).itm(1)} -attr vt d
load net {slc(redy.sva#1).itm(2)} -attr vt d
load net {slc(redy.sva#1).itm(3)} -attr vt d
load net {slc(redy.sva#1).itm(4)} -attr vt d
load net {slc(redy.sva#1).itm(5)} -attr vt d
load netBundle {slc(redy.sva#1).itm} 6 {slc(redy.sva#1).itm(0)} {slc(redy.sva#1).itm(1)} {slc(redy.sva#1).itm(2)} {slc(redy.sva#1).itm(3)} {slc(redy.sva#1).itm(4)} {slc(redy.sva#1).itm(5)} -attr xrf 19001 -attr oid 383 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {conc#379.itm(0)} -attr vt d
load net {conc#379.itm(1)} -attr vt d
load net {conc#379.itm(2)} -attr vt d
load netBundle {conc#379.itm} 3 {conc#379.itm(0)} {conc#379.itm(1)} {conc#379.itm(2)} -attr xrf 19002 -attr oid 384 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#379.itm}
load net {ACC_GY:for:acc#35.itm(0)} -attr vt d
load net {ACC_GY:for:acc#35.itm(1)} -attr vt d
load net {ACC_GY:for:acc#35.itm(2)} -attr vt d
load netBundle {ACC_GY:for:acc#35.itm} 3 {ACC_GY:for:acc#35.itm(0)} {ACC_GY:for:acc#35.itm(1)} {ACC_GY:for:acc#35.itm(2)} -attr xrf 19003 -attr oid 385 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#35.itm}
load net {conc#380.itm(0)} -attr vt d
load net {conc#380.itm(1)} -attr vt d
load net {conc#380.itm(2)} -attr vt d
load netBundle {conc#380.itm} 3 {conc#380.itm(0)} {conc#380.itm(1)} {conc#380.itm(2)} -attr xrf 19004 -attr oid 386 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#380.itm}
load net {ACC_GY:for:conc#87.itm(0)} -attr vt d
load net {ACC_GY:for:conc#87.itm(1)} -attr vt d
load netBundle {ACC_GY:for:conc#87.itm} 2 {ACC_GY:for:conc#87.itm(0)} {ACC_GY:for:conc#87.itm(1)} -attr xrf 19005 -attr oid 387 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#87.itm}
load net {conc#381.itm(0)} -attr vt d
load net {conc#381.itm(1)} -attr vt d
load net {conc#381.itm(2)} -attr vt d
load netBundle {conc#381.itm} 3 {conc#381.itm(0)} {conc#381.itm(1)} {conc#381.itm(2)} -attr xrf 19006 -attr oid 388 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#381.itm}
load net {ACC_GX:for:acc#35.itm(0)} -attr vt d
load net {ACC_GX:for:acc#35.itm(1)} -attr vt d
load net {ACC_GX:for:acc#35.itm(2)} -attr vt d
load netBundle {ACC_GX:for:acc#35.itm} 3 {ACC_GX:for:acc#35.itm(0)} {ACC_GX:for:acc#35.itm(1)} {ACC_GX:for:acc#35.itm(2)} -attr xrf 19007 -attr oid 389 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#35.itm}
load net {conc#382.itm(0)} -attr vt d
load net {conc#382.itm(1)} -attr vt d
load net {conc#382.itm(2)} -attr vt d
load netBundle {conc#382.itm} 3 {conc#382.itm(0)} {conc#382.itm(1)} {conc#382.itm(2)} -attr xrf 19008 -attr oid 390 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#382.itm}
load net {ACC_GX:for:conc#87.itm(0)} -attr vt d
load net {ACC_GX:for:conc#87.itm(1)} -attr vt d
load netBundle {ACC_GX:for:conc#87.itm} 2 {ACC_GX:for:conc#87.itm(0)} {ACC_GX:for:conc#87.itm(1)} -attr xrf 19009 -attr oid 391 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#87.itm}
load net {mux#28.itm(0)} -attr vt d
load net {mux#28.itm(1)} -attr vt d
load net {mux#28.itm(2)} -attr vt d
load net {mux#28.itm(3)} -attr vt d
load net {mux#28.itm(4)} -attr vt d
load net {mux#28.itm(5)} -attr vt d
load net {mux#28.itm(6)} -attr vt d
load net {mux#28.itm(7)} -attr vt d
load net {mux#28.itm(8)} -attr vt d
load net {mux#28.itm(9)} -attr vt d
load net {mux#28.itm(10)} -attr vt d
load net {mux#28.itm(11)} -attr vt d
load net {mux#28.itm(12)} -attr vt d
load net {mux#28.itm(13)} -attr vt d
load net {mux#28.itm(14)} -attr vt d
load net {mux#28.itm(15)} -attr vt d
load netBundle {mux#28.itm} 16 {mux#28.itm(0)} {mux#28.itm(1)} {mux#28.itm(2)} {mux#28.itm(3)} {mux#28.itm(4)} {mux#28.itm(5)} {mux#28.itm(6)} {mux#28.itm(7)} {mux#28.itm(8)} {mux#28.itm(9)} {mux#28.itm(10)} {mux#28.itm(11)} {mux#28.itm(12)} {mux#28.itm(13)} {mux#28.itm(14)} {mux#28.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {exs#11.itm(0)} -attr vt d
load net {exs#11.itm(1)} -attr vt d
load net {exs#11.itm(2)} -attr vt d
load net {exs#11.itm(3)} -attr vt d
load net {exs#11.itm(4)} -attr vt d
load net {exs#11.itm(5)} -attr vt d
load net {exs#11.itm(6)} -attr vt d
load net {exs#11.itm(7)} -attr vt d
load net {exs#11.itm(8)} -attr vt d
load net {exs#11.itm(9)} -attr vt d
load net {exs#11.itm(10)} -attr vt d
load net {exs#11.itm(11)} -attr vt d
load net {exs#11.itm(12)} -attr vt d
load net {exs#11.itm(13)} -attr vt d
load net {exs#11.itm(14)} -attr vt d
load net {exs#11.itm(15)} -attr vt d
load netBundle {exs#11.itm} 16 {exs#11.itm(0)} {exs#11.itm(1)} {exs#11.itm(2)} {exs#11.itm(3)} {exs#11.itm(4)} {exs#11.itm(5)} {exs#11.itm(6)} {exs#11.itm(7)} {exs#11.itm(8)} {exs#11.itm(9)} {exs#11.itm(10)} {exs#11.itm(11)} {exs#11.itm(12)} {exs#11.itm(13)} {exs#11.itm(14)} {exs#11.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {mux#29.itm(0)} -attr vt d
load net {mux#29.itm(1)} -attr vt d
load net {mux#29.itm(2)} -attr vt d
load net {mux#29.itm(3)} -attr vt d
load net {mux#29.itm(4)} -attr vt d
load net {mux#29.itm(5)} -attr vt d
load net {mux#29.itm(6)} -attr vt d
load net {mux#29.itm(7)} -attr vt d
load net {mux#29.itm(8)} -attr vt d
load net {mux#29.itm(9)} -attr vt d
load net {mux#29.itm(10)} -attr vt d
load net {mux#29.itm(11)} -attr vt d
load net {mux#29.itm(12)} -attr vt d
load net {mux#29.itm(13)} -attr vt d
load net {mux#29.itm(14)} -attr vt d
load net {mux#29.itm(15)} -attr vt d
load netBundle {mux#29.itm} 16 {mux#29.itm(0)} {mux#29.itm(1)} {mux#29.itm(2)} {mux#29.itm(3)} {mux#29.itm(4)} {mux#29.itm(5)} {mux#29.itm(6)} {mux#29.itm(7)} {mux#29.itm(8)} {mux#29.itm(9)} {mux#29.itm(10)} {mux#29.itm(11)} {mux#29.itm(12)} {mux#29.itm(13)} {mux#29.itm(14)} {mux#29.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {exs#12.itm(0)} -attr vt d
load net {exs#12.itm(1)} -attr vt d
load net {exs#12.itm(2)} -attr vt d
load net {exs#12.itm(3)} -attr vt d
load net {exs#12.itm(4)} -attr vt d
load net {exs#12.itm(5)} -attr vt d
load net {exs#12.itm(6)} -attr vt d
load net {exs#12.itm(7)} -attr vt d
load net {exs#12.itm(8)} -attr vt d
load net {exs#12.itm(9)} -attr vt d
load net {exs#12.itm(10)} -attr vt d
load net {exs#12.itm(11)} -attr vt d
load net {exs#12.itm(12)} -attr vt d
load net {exs#12.itm(13)} -attr vt d
load net {exs#12.itm(14)} -attr vt d
load net {exs#12.itm(15)} -attr vt d
load netBundle {exs#12.itm} 16 {exs#12.itm(0)} {exs#12.itm(1)} {exs#12.itm(2)} {exs#12.itm(3)} {exs#12.itm(4)} {exs#12.itm(5)} {exs#12.itm(6)} {exs#12.itm(7)} {exs#12.itm(8)} {exs#12.itm(9)} {exs#12.itm(10)} {exs#12.itm(11)} {exs#12.itm(12)} {exs#12.itm(13)} {exs#12.itm(14)} {exs#12.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {mux#30.itm(0)} -attr vt d
load net {mux#30.itm(1)} -attr vt d
load net {mux#30.itm(2)} -attr vt d
load net {mux#30.itm(3)} -attr vt d
load net {mux#30.itm(4)} -attr vt d
load net {mux#30.itm(5)} -attr vt d
load net {mux#30.itm(6)} -attr vt d
load net {mux#30.itm(7)} -attr vt d
load net {mux#30.itm(8)} -attr vt d
load net {mux#30.itm(9)} -attr vt d
load net {mux#30.itm(10)} -attr vt d
load net {mux#30.itm(11)} -attr vt d
load net {mux#30.itm(12)} -attr vt d
load net {mux#30.itm(13)} -attr vt d
load net {mux#30.itm(14)} -attr vt d
load net {mux#30.itm(15)} -attr vt d
load netBundle {mux#30.itm} 16 {mux#30.itm(0)} {mux#30.itm(1)} {mux#30.itm(2)} {mux#30.itm(3)} {mux#30.itm(4)} {mux#30.itm(5)} {mux#30.itm(6)} {mux#30.itm(7)} {mux#30.itm(8)} {mux#30.itm(9)} {mux#30.itm(10)} {mux#30.itm(11)} {mux#30.itm(12)} {mux#30.itm(13)} {mux#30.itm(14)} {mux#30.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {exs#13.itm(0)} -attr vt d
load net {exs#13.itm(1)} -attr vt d
load net {exs#13.itm(2)} -attr vt d
load net {exs#13.itm(3)} -attr vt d
load net {exs#13.itm(4)} -attr vt d
load net {exs#13.itm(5)} -attr vt d
load net {exs#13.itm(6)} -attr vt d
load net {exs#13.itm(7)} -attr vt d
load net {exs#13.itm(8)} -attr vt d
load net {exs#13.itm(9)} -attr vt d
load net {exs#13.itm(10)} -attr vt d
load net {exs#13.itm(11)} -attr vt d
load net {exs#13.itm(12)} -attr vt d
load net {exs#13.itm(13)} -attr vt d
load net {exs#13.itm(14)} -attr vt d
load net {exs#13.itm(15)} -attr vt d
load netBundle {exs#13.itm} 16 {exs#13.itm(0)} {exs#13.itm(1)} {exs#13.itm(2)} {exs#13.itm(3)} {exs#13.itm(4)} {exs#13.itm(5)} {exs#13.itm(6)} {exs#13.itm(7)} {exs#13.itm(8)} {exs#13.itm(9)} {exs#13.itm(10)} {exs#13.itm(11)} {exs#13.itm(12)} {exs#13.itm(13)} {exs#13.itm(14)} {exs#13.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {mux#31.itm(0)} -attr vt d
load net {mux#31.itm(1)} -attr vt d
load net {mux#31.itm(2)} -attr vt d
load net {mux#31.itm(3)} -attr vt d
load net {mux#31.itm(4)} -attr vt d
load net {mux#31.itm(5)} -attr vt d
load net {mux#31.itm(6)} -attr vt d
load net {mux#31.itm(7)} -attr vt d
load net {mux#31.itm(8)} -attr vt d
load net {mux#31.itm(9)} -attr vt d
load net {mux#31.itm(10)} -attr vt d
load net {mux#31.itm(11)} -attr vt d
load net {mux#31.itm(12)} -attr vt d
load net {mux#31.itm(13)} -attr vt d
load net {mux#31.itm(14)} -attr vt d
load net {mux#31.itm(15)} -attr vt d
load netBundle {mux#31.itm} 16 {mux#31.itm(0)} {mux#31.itm(1)} {mux#31.itm(2)} {mux#31.itm(3)} {mux#31.itm(4)} {mux#31.itm(5)} {mux#31.itm(6)} {mux#31.itm(7)} {mux#31.itm(8)} {mux#31.itm(9)} {mux#31.itm(10)} {mux#31.itm(11)} {mux#31.itm(12)} {mux#31.itm(13)} {mux#31.itm(14)} {mux#31.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {exs#14.itm(0)} -attr vt d
load net {exs#14.itm(1)} -attr vt d
load net {exs#14.itm(2)} -attr vt d
load net {exs#14.itm(3)} -attr vt d
load net {exs#14.itm(4)} -attr vt d
load net {exs#14.itm(5)} -attr vt d
load net {exs#14.itm(6)} -attr vt d
load net {exs#14.itm(7)} -attr vt d
load net {exs#14.itm(8)} -attr vt d
load net {exs#14.itm(9)} -attr vt d
load net {exs#14.itm(10)} -attr vt d
load net {exs#14.itm(11)} -attr vt d
load net {exs#14.itm(12)} -attr vt d
load net {exs#14.itm(13)} -attr vt d
load net {exs#14.itm(14)} -attr vt d
load net {exs#14.itm(15)} -attr vt d
load netBundle {exs#14.itm} 16 {exs#14.itm(0)} {exs#14.itm(1)} {exs#14.itm(2)} {exs#14.itm(3)} {exs#14.itm(4)} {exs#14.itm(5)} {exs#14.itm(6)} {exs#14.itm(7)} {exs#14.itm(8)} {exs#14.itm(9)} {exs#14.itm(10)} {exs#14.itm(11)} {exs#14.itm(12)} {exs#14.itm(13)} {exs#14.itm(14)} {exs#14.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {mux#32.itm(0)} -attr vt d
load net {mux#32.itm(1)} -attr vt d
load net {mux#32.itm(2)} -attr vt d
load net {mux#32.itm(3)} -attr vt d
load net {mux#32.itm(4)} -attr vt d
load net {mux#32.itm(5)} -attr vt d
load net {mux#32.itm(6)} -attr vt d
load net {mux#32.itm(7)} -attr vt d
load net {mux#32.itm(8)} -attr vt d
load net {mux#32.itm(9)} -attr vt d
load net {mux#32.itm(10)} -attr vt d
load net {mux#32.itm(11)} -attr vt d
load net {mux#32.itm(12)} -attr vt d
load net {mux#32.itm(13)} -attr vt d
load net {mux#32.itm(14)} -attr vt d
load net {mux#32.itm(15)} -attr vt d
load netBundle {mux#32.itm} 16 {mux#32.itm(0)} {mux#32.itm(1)} {mux#32.itm(2)} {mux#32.itm(3)} {mux#32.itm(4)} {mux#32.itm(5)} {mux#32.itm(6)} {mux#32.itm(7)} {mux#32.itm(8)} {mux#32.itm(9)} {mux#32.itm(10)} {mux#32.itm(11)} {mux#32.itm(12)} {mux#32.itm(13)} {mux#32.itm(14)} {mux#32.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {exs#15.itm(0)} -attr vt d
load net {exs#15.itm(1)} -attr vt d
load net {exs#15.itm(2)} -attr vt d
load net {exs#15.itm(3)} -attr vt d
load net {exs#15.itm(4)} -attr vt d
load net {exs#15.itm(5)} -attr vt d
load net {exs#15.itm(6)} -attr vt d
load net {exs#15.itm(7)} -attr vt d
load net {exs#15.itm(8)} -attr vt d
load net {exs#15.itm(9)} -attr vt d
load net {exs#15.itm(10)} -attr vt d
load net {exs#15.itm(11)} -attr vt d
load net {exs#15.itm(12)} -attr vt d
load net {exs#15.itm(13)} -attr vt d
load net {exs#15.itm(14)} -attr vt d
load net {exs#15.itm(15)} -attr vt d
load netBundle {exs#15.itm} 16 {exs#15.itm(0)} {exs#15.itm(1)} {exs#15.itm(2)} {exs#15.itm(3)} {exs#15.itm(4)} {exs#15.itm(5)} {exs#15.itm(6)} {exs#15.itm(7)} {exs#15.itm(8)} {exs#15.itm(9)} {exs#15.itm(10)} {exs#15.itm(11)} {exs#15.itm(12)} {exs#15.itm(13)} {exs#15.itm(14)} {exs#15.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {mux#33.itm(0)} -attr vt d
load net {mux#33.itm(1)} -attr vt d
load net {mux#33.itm(2)} -attr vt d
load net {mux#33.itm(3)} -attr vt d
load net {mux#33.itm(4)} -attr vt d
load net {mux#33.itm(5)} -attr vt d
load net {mux#33.itm(6)} -attr vt d
load net {mux#33.itm(7)} -attr vt d
load net {mux#33.itm(8)} -attr vt d
load net {mux#33.itm(9)} -attr vt d
load net {mux#33.itm(10)} -attr vt d
load net {mux#33.itm(11)} -attr vt d
load net {mux#33.itm(12)} -attr vt d
load net {mux#33.itm(13)} -attr vt d
load net {mux#33.itm(14)} -attr vt d
load net {mux#33.itm(15)} -attr vt d
load netBundle {mux#33.itm} 16 {mux#33.itm(0)} {mux#33.itm(1)} {mux#33.itm(2)} {mux#33.itm(3)} {mux#33.itm(4)} {mux#33.itm(5)} {mux#33.itm(6)} {mux#33.itm(7)} {mux#33.itm(8)} {mux#33.itm(9)} {mux#33.itm(10)} {mux#33.itm(11)} {mux#33.itm(12)} {mux#33.itm(13)} {mux#33.itm(14)} {mux#33.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {exs#16.itm(0)} -attr vt d
load net {exs#16.itm(1)} -attr vt d
load net {exs#16.itm(2)} -attr vt d
load net {exs#16.itm(3)} -attr vt d
load net {exs#16.itm(4)} -attr vt d
load net {exs#16.itm(5)} -attr vt d
load net {exs#16.itm(6)} -attr vt d
load net {exs#16.itm(7)} -attr vt d
load net {exs#16.itm(8)} -attr vt d
load net {exs#16.itm(9)} -attr vt d
load net {exs#16.itm(10)} -attr vt d
load net {exs#16.itm(11)} -attr vt d
load net {exs#16.itm(12)} -attr vt d
load net {exs#16.itm(13)} -attr vt d
load net {exs#16.itm(14)} -attr vt d
load net {exs#16.itm(15)} -attr vt d
load netBundle {exs#16.itm} 16 {exs#16.itm(0)} {exs#16.itm(1)} {exs#16.itm(2)} {exs#16.itm(3)} {exs#16.itm(4)} {exs#16.itm(5)} {exs#16.itm(6)} {exs#16.itm(7)} {exs#16.itm(8)} {exs#16.itm(9)} {exs#16.itm(10)} {exs#16.itm(11)} {exs#16.itm(12)} {exs#16.itm(13)} {exs#16.itm(14)} {exs#16.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {exs#17.itm(0)} -attr vt d
load net {exs#17.itm(1)} -attr vt d
load net {exs#17.itm(2)} -attr vt d
load net {exs#17.itm(3)} -attr vt d
load net {exs#17.itm(4)} -attr vt d
load net {exs#17.itm(5)} -attr vt d
load net {exs#17.itm(6)} -attr vt d
load net {exs#17.itm(7)} -attr vt d
load net {exs#17.itm(8)} -attr vt d
load net {exs#17.itm(9)} -attr vt d
load net {exs#17.itm(10)} -attr vt d
load net {exs#17.itm(11)} -attr vt d
load net {exs#17.itm(12)} -attr vt d
load net {exs#17.itm(13)} -attr vt d
load net {exs#17.itm(14)} -attr vt d
load net {exs#17.itm(15)} -attr vt d
load netBundle {exs#17.itm} 16 {exs#17.itm(0)} {exs#17.itm(1)} {exs#17.itm(2)} {exs#17.itm(3)} {exs#17.itm(4)} {exs#17.itm(5)} {exs#17.itm(6)} {exs#17.itm(7)} {exs#17.itm(8)} {exs#17.itm(9)} {exs#17.itm(10)} {exs#17.itm(11)} {exs#17.itm(12)} {exs#17.itm(13)} {exs#17.itm(14)} {exs#17.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {exs#18.itm(0)} -attr vt d
load net {exs#18.itm(1)} -attr vt d
load net {exs#18.itm(2)} -attr vt d
load net {exs#18.itm(3)} -attr vt d
load net {exs#18.itm(4)} -attr vt d
load net {exs#18.itm(5)} -attr vt d
load net {exs#18.itm(6)} -attr vt d
load net {exs#18.itm(7)} -attr vt d
load net {exs#18.itm(8)} -attr vt d
load net {exs#18.itm(9)} -attr vt d
load net {exs#18.itm(10)} -attr vt d
load net {exs#18.itm(11)} -attr vt d
load net {exs#18.itm(12)} -attr vt d
load net {exs#18.itm(13)} -attr vt d
load net {exs#18.itm(14)} -attr vt d
load net {exs#18.itm(15)} -attr vt d
load netBundle {exs#18.itm} 16 {exs#18.itm(0)} {exs#18.itm(1)} {exs#18.itm(2)} {exs#18.itm(3)} {exs#18.itm(4)} {exs#18.itm(5)} {exs#18.itm(6)} {exs#18.itm(7)} {exs#18.itm(8)} {exs#18.itm(9)} {exs#18.itm(10)} {exs#18.itm(11)} {exs#18.itm(12)} {exs#18.itm(13)} {exs#18.itm(14)} {exs#18.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {exs#19.itm(0)} -attr vt d
load net {exs#19.itm(1)} -attr vt d
load net {exs#19.itm(2)} -attr vt d
load net {exs#19.itm(3)} -attr vt d
load net {exs#19.itm(4)} -attr vt d
load net {exs#19.itm(5)} -attr vt d
load net {exs#19.itm(6)} -attr vt d
load net {exs#19.itm(7)} -attr vt d
load net {exs#19.itm(8)} -attr vt d
load net {exs#19.itm(9)} -attr vt d
load net {exs#19.itm(10)} -attr vt d
load net {exs#19.itm(11)} -attr vt d
load net {exs#19.itm(12)} -attr vt d
load net {exs#19.itm(13)} -attr vt d
load net {exs#19.itm(14)} -attr vt d
load net {exs#19.itm(15)} -attr vt d
load netBundle {exs#19.itm} 16 {exs#19.itm(0)} {exs#19.itm(1)} {exs#19.itm(2)} {exs#19.itm(3)} {exs#19.itm(4)} {exs#19.itm(5)} {exs#19.itm(6)} {exs#19.itm(7)} {exs#19.itm(8)} {exs#19.itm(9)} {exs#19.itm(10)} {exs#19.itm(11)} {exs#19.itm(12)} {exs#19.itm(13)} {exs#19.itm(14)} {exs#19.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {exs#20.itm(0)} -attr vt d
load net {exs#20.itm(1)} -attr vt d
load net {exs#20.itm(2)} -attr vt d
load net {exs#20.itm(3)} -attr vt d
load net {exs#20.itm(4)} -attr vt d
load net {exs#20.itm(5)} -attr vt d
load net {exs#20.itm(6)} -attr vt d
load net {exs#20.itm(7)} -attr vt d
load net {exs#20.itm(8)} -attr vt d
load net {exs#20.itm(9)} -attr vt d
load net {exs#20.itm(10)} -attr vt d
load net {exs#20.itm(11)} -attr vt d
load net {exs#20.itm(12)} -attr vt d
load net {exs#20.itm(13)} -attr vt d
load net {exs#20.itm(14)} -attr vt d
load net {exs#20.itm(15)} -attr vt d
load netBundle {exs#20.itm} 16 {exs#20.itm(0)} {exs#20.itm(1)} {exs#20.itm(2)} {exs#20.itm(3)} {exs#20.itm(4)} {exs#20.itm(5)} {exs#20.itm(6)} {exs#20.itm(7)} {exs#20.itm(8)} {exs#20.itm(9)} {exs#20.itm(10)} {exs#20.itm(11)} {exs#20.itm(12)} {exs#20.itm(13)} {exs#20.itm(14)} {exs#20.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {exs#21.itm(0)} -attr vt d
load net {exs#21.itm(1)} -attr vt d
load net {exs#21.itm(2)} -attr vt d
load net {exs#21.itm(3)} -attr vt d
load net {exs#21.itm(4)} -attr vt d
load net {exs#21.itm(5)} -attr vt d
load net {exs#21.itm(6)} -attr vt d
load net {exs#21.itm(7)} -attr vt d
load net {exs#21.itm(8)} -attr vt d
load net {exs#21.itm(9)} -attr vt d
load net {exs#21.itm(10)} -attr vt d
load net {exs#21.itm(11)} -attr vt d
load net {exs#21.itm(12)} -attr vt d
load net {exs#21.itm(13)} -attr vt d
load net {exs#21.itm(14)} -attr vt d
load net {exs#21.itm(15)} -attr vt d
load netBundle {exs#21.itm} 16 {exs#21.itm(0)} {exs#21.itm(1)} {exs#21.itm(2)} {exs#21.itm(3)} {exs#21.itm(4)} {exs#21.itm(5)} {exs#21.itm(6)} {exs#21.itm(7)} {exs#21.itm(8)} {exs#21.itm(9)} {exs#21.itm(10)} {exs#21.itm(11)} {exs#21.itm(12)} {exs#21.itm(13)} {exs#21.itm(14)} {exs#21.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {exs#22.itm(0)} -attr vt d
load net {exs#22.itm(1)} -attr vt d
load net {exs#22.itm(2)} -attr vt d
load net {exs#22.itm(3)} -attr vt d
load net {exs#22.itm(4)} -attr vt d
load net {exs#22.itm(5)} -attr vt d
load net {exs#22.itm(6)} -attr vt d
load net {exs#22.itm(7)} -attr vt d
load net {exs#22.itm(8)} -attr vt d
load net {exs#22.itm(9)} -attr vt d
load net {exs#22.itm(10)} -attr vt d
load net {exs#22.itm(11)} -attr vt d
load net {exs#22.itm(12)} -attr vt d
load net {exs#22.itm(13)} -attr vt d
load net {exs#22.itm(14)} -attr vt d
load net {exs#22.itm(15)} -attr vt d
load netBundle {exs#22.itm} 16 {exs#22.itm(0)} {exs#22.itm(1)} {exs#22.itm(2)} {exs#22.itm(3)} {exs#22.itm(4)} {exs#22.itm(5)} {exs#22.itm(6)} {exs#22.itm(7)} {exs#22.itm(8)} {exs#22.itm(9)} {exs#22.itm(10)} {exs#22.itm(11)} {exs#22.itm(12)} {exs#22.itm(13)} {exs#22.itm(14)} {exs#22.itm(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {FRAME:acc.itm(0)} -attr vt d
load net {FRAME:acc.itm(1)} -attr vt d
load net {FRAME:acc.itm(2)} -attr vt d
load net {FRAME:acc.itm(3)} -attr vt d
load net {FRAME:acc.itm(4)} -attr vt d
load net {FRAME:acc.itm(5)} -attr vt d
load net {FRAME:acc.itm(6)} -attr vt d
load net {FRAME:acc.itm(7)} -attr vt d
load net {FRAME:acc.itm(8)} -attr vt d
load net {FRAME:acc.itm(9)} -attr vt d
load net {FRAME:acc.itm(10)} -attr vt d
load net {FRAME:acc.itm(11)} -attr vt d
load net {FRAME:acc.itm(12)} -attr vt d
load net {FRAME:acc.itm(13)} -attr vt d
load net {FRAME:acc.itm(14)} -attr vt d
load net {FRAME:acc.itm(15)} -attr vt d
load net {FRAME:acc.itm(16)} -attr vt d
load netBundle {FRAME:acc.itm} 17 {FRAME:acc.itm(0)} {FRAME:acc.itm(1)} {FRAME:acc.itm(2)} {FRAME:acc.itm(3)} {FRAME:acc.itm(4)} {FRAME:acc.itm(5)} {FRAME:acc.itm(6)} {FRAME:acc.itm(7)} {FRAME:acc.itm(8)} {FRAME:acc.itm(9)} {FRAME:acc.itm(10)} {FRAME:acc.itm(11)} {FRAME:acc.itm(12)} {FRAME:acc.itm(13)} {FRAME:acc.itm(14)} {FRAME:acc.itm(15)} {FRAME:acc.itm(16)} -attr xrf 19010 -attr oid 392 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {AbsAndMax#7:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#7:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#7:mux1h.itm} 16 {AbsAndMax#7:mux1h.itm(0)} {AbsAndMax#7:mux1h.itm(1)} {AbsAndMax#7:mux1h.itm(2)} {AbsAndMax#7:mux1h.itm(3)} {AbsAndMax#7:mux1h.itm(4)} {AbsAndMax#7:mux1h.itm(5)} {AbsAndMax#7:mux1h.itm(6)} {AbsAndMax#7:mux1h.itm(7)} {AbsAndMax#7:mux1h.itm(8)} {AbsAndMax#7:mux1h.itm(9)} {AbsAndMax#7:mux1h.itm(10)} {AbsAndMax#7:mux1h.itm(11)} {AbsAndMax#7:mux1h.itm(12)} {AbsAndMax#7:mux1h.itm(13)} {AbsAndMax#7:mux1h.itm(14)} {AbsAndMax#7:mux1h.itm(15)} -attr xrf 19011 -attr oid 393 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#7:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#7:else:if:acc.itm} 16 {AbsAndMax#7:else:if:acc.itm(0)} {AbsAndMax#7:else:if:acc.itm(1)} {AbsAndMax#7:else:if:acc.itm(2)} {AbsAndMax#7:else:if:acc.itm(3)} {AbsAndMax#7:else:if:acc.itm(4)} {AbsAndMax#7:else:if:acc.itm(5)} {AbsAndMax#7:else:if:acc.itm(6)} {AbsAndMax#7:else:if:acc.itm(7)} {AbsAndMax#7:else:if:acc.itm(8)} {AbsAndMax#7:else:if:acc.itm(9)} {AbsAndMax#7:else:if:acc.itm(10)} {AbsAndMax#7:else:if:acc.itm(11)} {AbsAndMax#7:else:if:acc.itm(12)} {AbsAndMax#7:else:if:acc.itm(13)} {AbsAndMax#7:else:if:acc.itm(14)} {AbsAndMax#7:else:if:acc.itm(15)} -attr xrf 19012 -attr oid 394 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#7:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#7:else:if:not.itm} 15 {AbsAndMax#7:else:if:not.itm(0)} {AbsAndMax#7:else:if:not.itm(1)} {AbsAndMax#7:else:if:not.itm(2)} {AbsAndMax#7:else:if:not.itm(3)} {AbsAndMax#7:else:if:not.itm(4)} {AbsAndMax#7:else:if:not.itm(5)} {AbsAndMax#7:else:if:not.itm(6)} {AbsAndMax#7:else:if:not.itm(7)} {AbsAndMax#7:else:if:not.itm(8)} {AbsAndMax#7:else:if:not.itm(9)} {AbsAndMax#7:else:if:not.itm(10)} {AbsAndMax#7:else:if:not.itm(11)} {AbsAndMax#7:else:if:not.itm(12)} {AbsAndMax#7:else:if:not.itm(13)} {AbsAndMax#7:else:if:not.itm(14)} -attr xrf 19013 -attr oid 395 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {slc(AbsAndMax:x#7.sva)#1.itm(0)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(1)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(2)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(3)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(4)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(5)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(6)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(7)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(8)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(9)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(10)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(11)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(12)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(13)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#1.itm(14)} -attr vt d
load netBundle {slc(AbsAndMax:x#7.sva)#1.itm} 15 {slc(AbsAndMax:x#7.sva)#1.itm(0)} {slc(AbsAndMax:x#7.sva)#1.itm(1)} {slc(AbsAndMax:x#7.sva)#1.itm(2)} {slc(AbsAndMax:x#7.sva)#1.itm(3)} {slc(AbsAndMax:x#7.sva)#1.itm(4)} {slc(AbsAndMax:x#7.sva)#1.itm(5)} {slc(AbsAndMax:x#7.sva)#1.itm(6)} {slc(AbsAndMax:x#7.sva)#1.itm(7)} {slc(AbsAndMax:x#7.sva)#1.itm(8)} {slc(AbsAndMax:x#7.sva)#1.itm(9)} {slc(AbsAndMax:x#7.sva)#1.itm(10)} {slc(AbsAndMax:x#7.sva)#1.itm(11)} {slc(AbsAndMax:x#7.sva)#1.itm(12)} {slc(AbsAndMax:x#7.sva)#1.itm(13)} {slc(AbsAndMax:x#7.sva)#1.itm(14)} -attr xrf 19014 -attr oid 396 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {conc#383.itm(0)} -attr vt d
load net {conc#383.itm(1)} -attr vt d
load net {conc#383.itm(2)} -attr vt d
load net {conc#383.itm(3)} -attr vt d
load net {conc#383.itm(4)} -attr vt d
load net {conc#383.itm(5)} -attr vt d
load net {conc#383.itm(6)} -attr vt d
load net {conc#383.itm(7)} -attr vt d
load net {conc#383.itm(8)} -attr vt d
load net {conc#383.itm(9)} -attr vt d
load net {conc#383.itm(10)} -attr vt d
load net {conc#383.itm(11)} -attr vt d
load net {conc#383.itm(12)} -attr vt d
load net {conc#383.itm(13)} -attr vt d
load net {conc#383.itm(14)} -attr vt d
load net {conc#383.itm(15)} -attr vt d
load netBundle {conc#383.itm} 16 {conc#383.itm(0)} {conc#383.itm(1)} {conc#383.itm(2)} {conc#383.itm(3)} {conc#383.itm(4)} {conc#383.itm(5)} {conc#383.itm(6)} {conc#383.itm(7)} {conc#383.itm(8)} {conc#383.itm(9)} {conc#383.itm(10)} {conc#383.itm(11)} {conc#383.itm(12)} {conc#383.itm(13)} {conc#383.itm(14)} {conc#383.itm(15)} -attr xrf 19015 -attr oid 397 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {slc(AbsAndMax:x#7.sva)#3.itm(0)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#3.itm(1)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#3.itm(2)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#3.itm(3)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#3.itm(4)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#3.itm(5)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#3.itm(6)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#3.itm(7)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#3.itm(8)} -attr vt d
load net {slc(AbsAndMax:x#7.sva)#3.itm(9)} -attr vt d
load netBundle {slc(AbsAndMax:x#7.sva)#3.itm} 10 {slc(AbsAndMax:x#7.sva)#3.itm(0)} {slc(AbsAndMax:x#7.sva)#3.itm(1)} {slc(AbsAndMax:x#7.sva)#3.itm(2)} {slc(AbsAndMax:x#7.sva)#3.itm(3)} {slc(AbsAndMax:x#7.sva)#3.itm(4)} {slc(AbsAndMax:x#7.sva)#3.itm(5)} {slc(AbsAndMax:x#7.sva)#3.itm(6)} {slc(AbsAndMax:x#7.sva)#3.itm(7)} {slc(AbsAndMax:x#7.sva)#3.itm(8)} {slc(AbsAndMax:x#7.sva)#3.itm(9)} -attr xrf 19016 -attr oid 398 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#3.itm}
load net {AbsAndMax#8:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#8:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#8:mux1h.itm} 16 {AbsAndMax#8:mux1h.itm(0)} {AbsAndMax#8:mux1h.itm(1)} {AbsAndMax#8:mux1h.itm(2)} {AbsAndMax#8:mux1h.itm(3)} {AbsAndMax#8:mux1h.itm(4)} {AbsAndMax#8:mux1h.itm(5)} {AbsAndMax#8:mux1h.itm(6)} {AbsAndMax#8:mux1h.itm(7)} {AbsAndMax#8:mux1h.itm(8)} {AbsAndMax#8:mux1h.itm(9)} {AbsAndMax#8:mux1h.itm(10)} {AbsAndMax#8:mux1h.itm(11)} {AbsAndMax#8:mux1h.itm(12)} {AbsAndMax#8:mux1h.itm(13)} {AbsAndMax#8:mux1h.itm(14)} {AbsAndMax#8:mux1h.itm(15)} -attr xrf 19017 -attr oid 399 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#8:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#8:else:if:acc.itm} 16 {AbsAndMax#8:else:if:acc.itm(0)} {AbsAndMax#8:else:if:acc.itm(1)} {AbsAndMax#8:else:if:acc.itm(2)} {AbsAndMax#8:else:if:acc.itm(3)} {AbsAndMax#8:else:if:acc.itm(4)} {AbsAndMax#8:else:if:acc.itm(5)} {AbsAndMax#8:else:if:acc.itm(6)} {AbsAndMax#8:else:if:acc.itm(7)} {AbsAndMax#8:else:if:acc.itm(8)} {AbsAndMax#8:else:if:acc.itm(9)} {AbsAndMax#8:else:if:acc.itm(10)} {AbsAndMax#8:else:if:acc.itm(11)} {AbsAndMax#8:else:if:acc.itm(12)} {AbsAndMax#8:else:if:acc.itm(13)} {AbsAndMax#8:else:if:acc.itm(14)} {AbsAndMax#8:else:if:acc.itm(15)} -attr xrf 19018 -attr oid 400 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#8:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#8:else:if:not.itm} 15 {AbsAndMax#8:else:if:not.itm(0)} {AbsAndMax#8:else:if:not.itm(1)} {AbsAndMax#8:else:if:not.itm(2)} {AbsAndMax#8:else:if:not.itm(3)} {AbsAndMax#8:else:if:not.itm(4)} {AbsAndMax#8:else:if:not.itm(5)} {AbsAndMax#8:else:if:not.itm(6)} {AbsAndMax#8:else:if:not.itm(7)} {AbsAndMax#8:else:if:not.itm(8)} {AbsAndMax#8:else:if:not.itm(9)} {AbsAndMax#8:else:if:not.itm(10)} {AbsAndMax#8:else:if:not.itm(11)} {AbsAndMax#8:else:if:not.itm(12)} {AbsAndMax#8:else:if:not.itm(13)} {AbsAndMax#8:else:if:not.itm(14)} -attr xrf 19019 -attr oid 401 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {slc(AbsAndMax:x#8.sva)#1.itm(0)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(1)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(2)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(3)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(4)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(5)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(6)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(7)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(8)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(9)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(10)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(11)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(12)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(13)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#1.itm(14)} -attr vt d
load netBundle {slc(AbsAndMax:x#8.sva)#1.itm} 15 {slc(AbsAndMax:x#8.sva)#1.itm(0)} {slc(AbsAndMax:x#8.sva)#1.itm(1)} {slc(AbsAndMax:x#8.sva)#1.itm(2)} {slc(AbsAndMax:x#8.sva)#1.itm(3)} {slc(AbsAndMax:x#8.sva)#1.itm(4)} {slc(AbsAndMax:x#8.sva)#1.itm(5)} {slc(AbsAndMax:x#8.sva)#1.itm(6)} {slc(AbsAndMax:x#8.sva)#1.itm(7)} {slc(AbsAndMax:x#8.sva)#1.itm(8)} {slc(AbsAndMax:x#8.sva)#1.itm(9)} {slc(AbsAndMax:x#8.sva)#1.itm(10)} {slc(AbsAndMax:x#8.sva)#1.itm(11)} {slc(AbsAndMax:x#8.sva)#1.itm(12)} {slc(AbsAndMax:x#8.sva)#1.itm(13)} {slc(AbsAndMax:x#8.sva)#1.itm(14)} -attr xrf 19020 -attr oid 402 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {conc#384.itm(0)} -attr vt d
load net {conc#384.itm(1)} -attr vt d
load net {conc#384.itm(2)} -attr vt d
load net {conc#384.itm(3)} -attr vt d
load net {conc#384.itm(4)} -attr vt d
load net {conc#384.itm(5)} -attr vt d
load net {conc#384.itm(6)} -attr vt d
load net {conc#384.itm(7)} -attr vt d
load net {conc#384.itm(8)} -attr vt d
load net {conc#384.itm(9)} -attr vt d
load net {conc#384.itm(10)} -attr vt d
load net {conc#384.itm(11)} -attr vt d
load net {conc#384.itm(12)} -attr vt d
load net {conc#384.itm(13)} -attr vt d
load net {conc#384.itm(14)} -attr vt d
load net {conc#384.itm(15)} -attr vt d
load netBundle {conc#384.itm} 16 {conc#384.itm(0)} {conc#384.itm(1)} {conc#384.itm(2)} {conc#384.itm(3)} {conc#384.itm(4)} {conc#384.itm(5)} {conc#384.itm(6)} {conc#384.itm(7)} {conc#384.itm(8)} {conc#384.itm(9)} {conc#384.itm(10)} {conc#384.itm(11)} {conc#384.itm(12)} {conc#384.itm(13)} {conc#384.itm(14)} {conc#384.itm(15)} -attr xrf 19021 -attr oid 403 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {slc(AbsAndMax:x#8.sva)#3.itm(0)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#3.itm(1)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#3.itm(2)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#3.itm(3)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#3.itm(4)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#3.itm(5)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#3.itm(6)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#3.itm(7)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#3.itm(8)} -attr vt d
load net {slc(AbsAndMax:x#8.sva)#3.itm(9)} -attr vt d
load netBundle {slc(AbsAndMax:x#8.sva)#3.itm} 10 {slc(AbsAndMax:x#8.sva)#3.itm(0)} {slc(AbsAndMax:x#8.sva)#3.itm(1)} {slc(AbsAndMax:x#8.sva)#3.itm(2)} {slc(AbsAndMax:x#8.sva)#3.itm(3)} {slc(AbsAndMax:x#8.sva)#3.itm(4)} {slc(AbsAndMax:x#8.sva)#3.itm(5)} {slc(AbsAndMax:x#8.sva)#3.itm(6)} {slc(AbsAndMax:x#8.sva)#3.itm(7)} {slc(AbsAndMax:x#8.sva)#3.itm(8)} {slc(AbsAndMax:x#8.sva)#3.itm(9)} -attr xrf 19022 -attr oid 404 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#3.itm}
load net {AbsAndMax#6:mux1h.itm(0)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(1)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(2)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(3)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(4)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(5)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(6)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(7)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(8)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(9)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(10)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(11)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(12)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(13)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(14)} -attr vt d
load net {AbsAndMax#6:mux1h.itm(15)} -attr vt d
load netBundle {AbsAndMax#6:mux1h.itm} 16 {AbsAndMax#6:mux1h.itm(0)} {AbsAndMax#6:mux1h.itm(1)} {AbsAndMax#6:mux1h.itm(2)} {AbsAndMax#6:mux1h.itm(3)} {AbsAndMax#6:mux1h.itm(4)} {AbsAndMax#6:mux1h.itm(5)} {AbsAndMax#6:mux1h.itm(6)} {AbsAndMax#6:mux1h.itm(7)} {AbsAndMax#6:mux1h.itm(8)} {AbsAndMax#6:mux1h.itm(9)} {AbsAndMax#6:mux1h.itm(10)} {AbsAndMax#6:mux1h.itm(11)} {AbsAndMax#6:mux1h.itm(12)} {AbsAndMax#6:mux1h.itm(13)} {AbsAndMax#6:mux1h.itm(14)} {AbsAndMax#6:mux1h.itm(15)} -attr xrf 19023 -attr oid 405 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:else:if:acc.itm(0)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(1)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(2)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(3)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(4)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(5)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(6)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(7)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(8)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(9)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(10)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(11)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(12)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(13)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(14)} -attr vt d
load net {AbsAndMax#6:else:if:acc.itm(15)} -attr vt d
load netBundle {AbsAndMax#6:else:if:acc.itm} 16 {AbsAndMax#6:else:if:acc.itm(0)} {AbsAndMax#6:else:if:acc.itm(1)} {AbsAndMax#6:else:if:acc.itm(2)} {AbsAndMax#6:else:if:acc.itm(3)} {AbsAndMax#6:else:if:acc.itm(4)} {AbsAndMax#6:else:if:acc.itm(5)} {AbsAndMax#6:else:if:acc.itm(6)} {AbsAndMax#6:else:if:acc.itm(7)} {AbsAndMax#6:else:if:acc.itm(8)} {AbsAndMax#6:else:if:acc.itm(9)} {AbsAndMax#6:else:if:acc.itm(10)} {AbsAndMax#6:else:if:acc.itm(11)} {AbsAndMax#6:else:if:acc.itm(12)} {AbsAndMax#6:else:if:acc.itm(13)} {AbsAndMax#6:else:if:acc.itm(14)} {AbsAndMax#6:else:if:acc.itm(15)} -attr xrf 19024 -attr oid 406 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:not.itm(0)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(1)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(2)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(3)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(4)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(5)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(6)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(7)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(8)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(9)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(10)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(11)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(12)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(13)} -attr vt d
load net {AbsAndMax#6:else:if:not.itm(14)} -attr vt d
load netBundle {AbsAndMax#6:else:if:not.itm} 15 {AbsAndMax#6:else:if:not.itm(0)} {AbsAndMax#6:else:if:not.itm(1)} {AbsAndMax#6:else:if:not.itm(2)} {AbsAndMax#6:else:if:not.itm(3)} {AbsAndMax#6:else:if:not.itm(4)} {AbsAndMax#6:else:if:not.itm(5)} {AbsAndMax#6:else:if:not.itm(6)} {AbsAndMax#6:else:if:not.itm(7)} {AbsAndMax#6:else:if:not.itm(8)} {AbsAndMax#6:else:if:not.itm(9)} {AbsAndMax#6:else:if:not.itm(10)} {AbsAndMax#6:else:if:not.itm(11)} {AbsAndMax#6:else:if:not.itm(12)} {AbsAndMax#6:else:if:not.itm(13)} {AbsAndMax#6:else:if:not.itm(14)} -attr xrf 19025 -attr oid 407 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {slc(AbsAndMax:x#6.sva)#1.itm(0)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(1)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(2)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(3)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(4)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(5)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(6)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(7)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(8)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(9)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(10)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(11)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(12)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(13)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#1.itm(14)} -attr vt d
load netBundle {slc(AbsAndMax:x#6.sva)#1.itm} 15 {slc(AbsAndMax:x#6.sva)#1.itm(0)} {slc(AbsAndMax:x#6.sva)#1.itm(1)} {slc(AbsAndMax:x#6.sva)#1.itm(2)} {slc(AbsAndMax:x#6.sva)#1.itm(3)} {slc(AbsAndMax:x#6.sva)#1.itm(4)} {slc(AbsAndMax:x#6.sva)#1.itm(5)} {slc(AbsAndMax:x#6.sva)#1.itm(6)} {slc(AbsAndMax:x#6.sva)#1.itm(7)} {slc(AbsAndMax:x#6.sva)#1.itm(8)} {slc(AbsAndMax:x#6.sva)#1.itm(9)} {slc(AbsAndMax:x#6.sva)#1.itm(10)} {slc(AbsAndMax:x#6.sva)#1.itm(11)} {slc(AbsAndMax:x#6.sva)#1.itm(12)} {slc(AbsAndMax:x#6.sva)#1.itm(13)} {slc(AbsAndMax:x#6.sva)#1.itm(14)} -attr xrf 19026 -attr oid 408 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {conc#385.itm(0)} -attr vt d
load net {conc#385.itm(1)} -attr vt d
load net {conc#385.itm(2)} -attr vt d
load net {conc#385.itm(3)} -attr vt d
load net {conc#385.itm(4)} -attr vt d
load net {conc#385.itm(5)} -attr vt d
load net {conc#385.itm(6)} -attr vt d
load net {conc#385.itm(7)} -attr vt d
load net {conc#385.itm(8)} -attr vt d
load net {conc#385.itm(9)} -attr vt d
load net {conc#385.itm(10)} -attr vt d
load net {conc#385.itm(11)} -attr vt d
load net {conc#385.itm(12)} -attr vt d
load net {conc#385.itm(13)} -attr vt d
load net {conc#385.itm(14)} -attr vt d
load net {conc#385.itm(15)} -attr vt d
load netBundle {conc#385.itm} 16 {conc#385.itm(0)} {conc#385.itm(1)} {conc#385.itm(2)} {conc#385.itm(3)} {conc#385.itm(4)} {conc#385.itm(5)} {conc#385.itm(6)} {conc#385.itm(7)} {conc#385.itm(8)} {conc#385.itm(9)} {conc#385.itm(10)} {conc#385.itm(11)} {conc#385.itm(12)} {conc#385.itm(13)} {conc#385.itm(14)} {conc#385.itm(15)} -attr xrf 19027 -attr oid 409 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {slc(AbsAndMax:x#6.sva)#3.itm(0)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#3.itm(1)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#3.itm(2)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#3.itm(3)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#3.itm(4)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#3.itm(5)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#3.itm(6)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#3.itm(7)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#3.itm(8)} -attr vt d
load net {slc(AbsAndMax:x#6.sva)#3.itm(9)} -attr vt d
load netBundle {slc(AbsAndMax:x#6.sva)#3.itm} 10 {slc(AbsAndMax:x#6.sva)#3.itm(0)} {slc(AbsAndMax:x#6.sva)#3.itm(1)} {slc(AbsAndMax:x#6.sva)#3.itm(2)} {slc(AbsAndMax:x#6.sva)#3.itm(3)} {slc(AbsAndMax:x#6.sva)#3.itm(4)} {slc(AbsAndMax:x#6.sva)#3.itm(5)} {slc(AbsAndMax:x#6.sva)#3.itm(6)} {slc(AbsAndMax:x#6.sva)#3.itm(7)} {slc(AbsAndMax:x#6.sva)#3.itm(8)} {slc(AbsAndMax:x#6.sva)#3.itm(9)} -attr xrf 19028 -attr oid 410 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#3.itm}
load net {FRAME:acc#16.itm(0)} -attr vt d
load net {FRAME:acc#16.itm(1)} -attr vt d
load net {FRAME:acc#16.itm(2)} -attr vt d
load net {FRAME:acc#16.itm(3)} -attr vt d
load net {FRAME:acc#16.itm(4)} -attr vt d
load net {FRAME:acc#16.itm(5)} -attr vt d
load netBundle {FRAME:acc#16.itm} 6 {FRAME:acc#16.itm(0)} {FRAME:acc#16.itm(1)} {FRAME:acc#16.itm(2)} {FRAME:acc#16.itm(3)} {FRAME:acc#16.itm(4)} {FRAME:acc#16.itm(5)} -attr xrf 19029 -attr oid 411 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#16.itm}
load net {conc#386.itm(0)} -attr vt d
load net {conc#386.itm(1)} -attr vt d
load net {conc#386.itm(2)} -attr vt d
load net {conc#386.itm(3)} -attr vt d
load net {conc#386.itm(4)} -attr vt d
load netBundle {conc#386.itm} 5 {conc#386.itm(0)} {conc#386.itm(1)} {conc#386.itm(2)} {conc#386.itm(3)} {conc#386.itm(4)} -attr xrf 19030 -attr oid 412 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#386.itm}
load net {FRAME:slc#10.itm(0)} -attr vt d
load net {FRAME:slc#10.itm(1)} -attr vt d
load net {FRAME:slc#10.itm(2)} -attr vt d
load net {FRAME:slc#10.itm(3)} -attr vt d
load netBundle {FRAME:slc#10.itm} 4 {FRAME:slc#10.itm(0)} {FRAME:slc#10.itm(1)} {FRAME:slc#10.itm(2)} {FRAME:slc#10.itm(3)} -attr xrf 19031 -attr oid 413 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#10.itm}
load net {FRAME:acc#15.itm(0)} -attr vt d
load net {FRAME:acc#15.itm(1)} -attr vt d
load net {FRAME:acc#15.itm(2)} -attr vt d
load net {FRAME:acc#15.itm(3)} -attr vt d
load net {FRAME:acc#15.itm(4)} -attr vt d
load netBundle {FRAME:acc#15.itm} 5 {FRAME:acc#15.itm(0)} {FRAME:acc#15.itm(1)} {FRAME:acc#15.itm(2)} {FRAME:acc#15.itm(3)} {FRAME:acc#15.itm(4)} -attr xrf 19032 -attr oid 414 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#15.itm}
load net {conc#387.itm(0)} -attr vt d
load net {conc#387.itm(1)} -attr vt d
load net {conc#387.itm(2)} -attr vt d
load net {conc#387.itm(3)} -attr vt d
load netBundle {conc#387.itm} 4 {conc#387.itm(0)} {conc#387.itm(1)} {conc#387.itm(2)} {conc#387.itm(3)} -attr xrf 19033 -attr oid 415 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#387.itm}
load net {FRAME:slc#8.itm(0)} -attr vt d
load net {FRAME:slc#8.itm(1)} -attr vt d
load net {FRAME:slc#8.itm(2)} -attr vt d
load netBundle {FRAME:slc#8.itm} 3 {FRAME:slc#8.itm(0)} {FRAME:slc#8.itm(1)} {FRAME:slc#8.itm(2)} -attr xrf 19034 -attr oid 416 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#8.itm}
load net {FRAME:acc#14.itm(0)} -attr vt d
load net {FRAME:acc#14.itm(1)} -attr vt d
load net {FRAME:acc#14.itm(2)} -attr vt d
load net {FRAME:acc#14.itm(3)} -attr vt d
load netBundle {FRAME:acc#14.itm} 4 {FRAME:acc#14.itm(0)} {FRAME:acc#14.itm(1)} {FRAME:acc#14.itm(2)} {FRAME:acc#14.itm(3)} -attr xrf 19035 -attr oid 417 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#14.itm}
load net {conc#388.itm(0)} -attr vt d
load net {conc#388.itm(1)} -attr vt d
load net {conc#388.itm(2)} -attr vt d
load netBundle {conc#388.itm} 3 {conc#388.itm(0)} {conc#388.itm(1)} {conc#388.itm(2)} -attr xrf 19036 -attr oid 418 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#388.itm}
load net {FRAME:slc#6.itm(0)} -attr vt d
load net {FRAME:slc#6.itm(1)} -attr vt d
load netBundle {FRAME:slc#6.itm} 2 {FRAME:slc#6.itm(0)} {FRAME:slc#6.itm(1)} -attr xrf 19037 -attr oid 419 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#6.itm}
load net {FRAME:acc#12.itm(0)} -attr vt d
load net {FRAME:acc#12.itm(1)} -attr vt d
load net {FRAME:acc#12.itm(2)} -attr vt d
load netBundle {FRAME:acc#12.itm} 3 {FRAME:acc#12.itm(0)} {FRAME:acc#12.itm(1)} {FRAME:acc#12.itm(2)} -attr xrf 19038 -attr oid 420 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#12.itm}
load net {conc#389.itm(0)} -attr vt d
load net {conc#389.itm(1)} -attr vt d
load netBundle {conc#389.itm} 2 {conc#389.itm(0)} {conc#389.itm(1)} -attr xrf 19039 -attr oid 421 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#389.itm}
load net {FRAME:conc#113.itm(0)} -attr vt d
load net {FRAME:conc#113.itm(1)} -attr vt d
load netBundle {FRAME:conc#113.itm} 2 {FRAME:conc#113.itm(0)} {FRAME:conc#113.itm(1)} -attr xrf 19040 -attr oid 422 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#113.itm}
load net {FRAME:conc#117.itm(0)} -attr vt d
load net {FRAME:conc#117.itm(1)} -attr vt d
load net {FRAME:conc#117.itm(2)} -attr vt d
load netBundle {FRAME:conc#117.itm} 3 {FRAME:conc#117.itm(0)} {FRAME:conc#117.itm(1)} {FRAME:conc#117.itm(2)} -attr xrf 19041 -attr oid 423 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#117.itm}
load net {FRAME:slc#5.itm(0)} -attr vt d
load net {FRAME:slc#5.itm(1)} -attr vt d
load netBundle {FRAME:slc#5.itm} 2 {FRAME:slc#5.itm(0)} {FRAME:slc#5.itm(1)} -attr xrf 19042 -attr oid 424 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#5.itm}
load net {FRAME:acc#11.itm(0)} -attr vt d
load net {FRAME:acc#11.itm(1)} -attr vt d
load net {FRAME:acc#11.itm(2)} -attr vt d
load netBundle {FRAME:acc#11.itm} 3 {FRAME:acc#11.itm(0)} {FRAME:acc#11.itm(1)} {FRAME:acc#11.itm(2)} -attr xrf 19043 -attr oid 425 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#11.itm}
load net {conc#390.itm(0)} -attr vt d
load net {conc#390.itm(1)} -attr vt d
load netBundle {conc#390.itm} 2 {conc#390.itm(0)} {conc#390.itm(1)} -attr xrf 19044 -attr oid 426 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#390.itm}
load net {FRAME:conc#111.itm(0)} -attr vt d
load net {FRAME:conc#111.itm(1)} -attr vt d
load netBundle {FRAME:conc#111.itm} 2 {FRAME:conc#111.itm(0)} {FRAME:conc#111.itm(1)} -attr xrf 19045 -attr oid 427 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#111.itm}
load net {FRAME:conc#119.itm(0)} -attr vt d
load net {FRAME:conc#119.itm(1)} -attr vt d
load net {FRAME:conc#119.itm(2)} -attr vt d
load net {FRAME:conc#119.itm(3)} -attr vt d
load netBundle {FRAME:conc#119.itm} 4 {FRAME:conc#119.itm(0)} {FRAME:conc#119.itm(1)} {FRAME:conc#119.itm(2)} {FRAME:conc#119.itm(3)} -attr xrf 19046 -attr oid 428 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#119.itm}
load net {FRAME:slc#9.itm(0)} -attr vt d
load net {FRAME:slc#9.itm(1)} -attr vt d
load net {FRAME:slc#9.itm(2)} -attr vt d
load netBundle {FRAME:slc#9.itm} 3 {FRAME:slc#9.itm(0)} {FRAME:slc#9.itm(1)} {FRAME:slc#9.itm(2)} -attr xrf 19047 -attr oid 429 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#9.itm}
load net {FRAME:acc#13.itm(0)} -attr vt d
load net {FRAME:acc#13.itm(1)} -attr vt d
load net {FRAME:acc#13.itm(2)} -attr vt d
load net {FRAME:acc#13.itm(3)} -attr vt d
load netBundle {FRAME:acc#13.itm} 4 {FRAME:acc#13.itm(0)} {FRAME:acc#13.itm(1)} {FRAME:acc#13.itm(2)} {FRAME:acc#13.itm(3)} -attr xrf 19048 -attr oid 430 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#13.itm}
load net {conc#391.itm(0)} -attr vt d
load net {conc#391.itm(1)} -attr vt d
load net {conc#391.itm(2)} -attr vt d
load netBundle {conc#391.itm} 3 {conc#391.itm(0)} {conc#391.itm(1)} {conc#391.itm(2)} -attr xrf 19049 -attr oid 431 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#391.itm}
load net {FRAME:slc#4.itm(0)} -attr vt d
load net {FRAME:slc#4.itm(1)} -attr vt d
load netBundle {FRAME:slc#4.itm} 2 {FRAME:slc#4.itm(0)} {FRAME:slc#4.itm(1)} -attr xrf 19050 -attr oid 432 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#4.itm}
load net {FRAME:acc#10.itm(0)} -attr vt d
load net {FRAME:acc#10.itm(1)} -attr vt d
load net {FRAME:acc#10.itm(2)} -attr vt d
load netBundle {FRAME:acc#10.itm} 3 {FRAME:acc#10.itm(0)} {FRAME:acc#10.itm(1)} {FRAME:acc#10.itm(2)} -attr xrf 19051 -attr oid 433 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#10.itm}
load net {conc#392.itm(0)} -attr vt d
load net {conc#392.itm(1)} -attr vt d
load netBundle {conc#392.itm} 2 {conc#392.itm(0)} {conc#392.itm(1)} -attr xrf 19052 -attr oid 434 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#392.itm}
load net {FRAME:conc#109.itm(0)} -attr vt d
load net {FRAME:conc#109.itm(1)} -attr vt d
load netBundle {FRAME:conc#109.itm} 2 {FRAME:conc#109.itm(0)} {FRAME:conc#109.itm(1)} -attr xrf 19053 -attr oid 435 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#109.itm}
load net {FRAME:conc#115.itm(0)} -attr vt d
load net {FRAME:conc#115.itm(1)} -attr vt d
load net {FRAME:conc#115.itm(2)} -attr vt d
load netBundle {FRAME:conc#115.itm} 3 {FRAME:conc#115.itm(0)} {FRAME:conc#115.itm(1)} {FRAME:conc#115.itm(2)} -attr xrf 19054 -attr oid 436 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#115.itm}
load net {FRAME:slc#7.itm(0)} -attr vt d
load net {FRAME:slc#7.itm(1)} -attr vt d
load netBundle {FRAME:slc#7.itm} 2 {FRAME:slc#7.itm(0)} {FRAME:slc#7.itm(1)} -attr xrf 19055 -attr oid 437 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#7.itm}
load net {FRAME:acc#9.itm(0)} -attr vt d
load net {FRAME:acc#9.itm(1)} -attr vt d
load net {FRAME:acc#9.itm(2)} -attr vt d
load netBundle {FRAME:acc#9.itm} 3 {FRAME:acc#9.itm(0)} {FRAME:acc#9.itm(1)} {FRAME:acc#9.itm(2)} -attr xrf 19056 -attr oid 438 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#9.itm}
load net {conc#393.itm(0)} -attr vt d
load net {conc#393.itm(1)} -attr vt d
load netBundle {conc#393.itm} 2 {conc#393.itm(0)} {conc#393.itm(1)} -attr xrf 19057 -attr oid 439 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#393.itm}
load net {FRAME:conc#107.itm(0)} -attr vt d
load net {FRAME:conc#107.itm(1)} -attr vt d
load netBundle {FRAME:conc#107.itm} 2 {FRAME:conc#107.itm(0)} {FRAME:conc#107.itm(1)} -attr xrf 19058 -attr oid 440 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#107.itm}
load net {conc#394.itm(0)} -attr vt d
load net {conc#394.itm(1)} -attr vt d
load net {conc#394.itm(2)} -attr vt d
load net {conc#394.itm(3)} -attr vt d
load net {conc#394.itm(4)} -attr vt d
load netBundle {conc#394.itm} 5 {conc#394.itm(0)} {conc#394.itm(1)} {conc#394.itm(2)} {conc#394.itm(3)} {conc#394.itm(4)} -attr xrf 19059 -attr oid 441 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#394.itm}
load net {FRAME:slc#12.itm(0)} -attr vt d
load net {FRAME:slc#12.itm(1)} -attr vt d
load net {FRAME:slc#12.itm(2)} -attr vt d
load netBundle {FRAME:slc#12.itm} 3 {FRAME:slc#12.itm(0)} {FRAME:slc#12.itm(1)} {FRAME:slc#12.itm(2)} -attr xrf 19060 -attr oid 442 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#12.itm}
load net {FRAME:acc#18.itm(0)} -attr vt d
load net {FRAME:acc#18.itm(1)} -attr vt d
load net {FRAME:acc#18.itm(2)} -attr vt d
load net {FRAME:acc#18.itm(3)} -attr vt d
load netBundle {FRAME:acc#18.itm} 4 {FRAME:acc#18.itm(0)} {FRAME:acc#18.itm(1)} {FRAME:acc#18.itm(2)} {FRAME:acc#18.itm(3)} -attr xrf 19061 -attr oid 443 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#18.itm}
load net {conc#395.itm(0)} -attr vt d
load net {conc#395.itm(1)} -attr vt d
load net {conc#395.itm(2)} -attr vt d
load netBundle {conc#395.itm} 3 {conc#395.itm(0)} {conc#395.itm(1)} {conc#395.itm(2)} -attr xrf 19062 -attr oid 444 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#395.itm}
load net {FRAME:slc#11.itm(0)} -attr vt d
load net {FRAME:slc#11.itm(1)} -attr vt d
load netBundle {FRAME:slc#11.itm} 2 {FRAME:slc#11.itm(0)} {FRAME:slc#11.itm(1)} -attr xrf 19063 -attr oid 445 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#11.itm}
load net {FRAME:acc#17.itm(0)} -attr vt d
load net {FRAME:acc#17.itm(1)} -attr vt d
load net {FRAME:acc#17.itm(2)} -attr vt d
load netBundle {FRAME:acc#17.itm} 3 {FRAME:acc#17.itm(0)} {FRAME:acc#17.itm(1)} {FRAME:acc#17.itm(2)} -attr xrf 19064 -attr oid 446 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#17.itm}
load net {conc#396.itm(0)} -attr vt d
load net {conc#396.itm(1)} -attr vt d
load netBundle {conc#396.itm} 2 {conc#396.itm(0)} {conc#396.itm(1)} -attr xrf 19065 -attr oid 447 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#396.itm}
load net {conc#397.itm(0)} -attr vt d
load net {conc#397.itm(1)} -attr vt d
load netBundle {conc#397.itm} 2 {conc#397.itm(0)} {conc#397.itm(1)} -attr xrf 19066 -attr oid 448 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#397.itm}
load net {FRAME:conc#126.itm(0)} -attr vt d
load net {FRAME:conc#126.itm(1)} -attr vt d
load netBundle {FRAME:conc#126.itm} 2 {FRAME:conc#126.itm(0)} {FRAME:conc#126.itm(1)} -attr xrf 19067 -attr oid 449 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#126.itm}
load net {conc#398.itm(0)} -attr vt d
load net {conc#398.itm(1)} -attr vt d
load net {conc#398.itm(2)} -attr vt d
load netBundle {conc#398.itm} 3 {conc#398.itm(0)} {conc#398.itm(1)} {conc#398.itm(2)} -attr xrf 19068 -attr oid 450 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#398.itm}
load net {ACC_GY:for:acc#26.itm(0)} -attr vt d
load net {ACC_GY:for:acc#26.itm(1)} -attr vt d
load net {ACC_GY:for:acc#26.itm(2)} -attr vt d
load net {ACC_GY:for:acc#26.itm(3)} -attr vt d
load net {ACC_GY:for:acc#26.itm(4)} -attr vt d
load net {ACC_GY:for:acc#26.itm(5)} -attr vt d
load net {ACC_GY:for:acc#26.itm(6)} -attr vt d
load net {ACC_GY:for:acc#26.itm(7)} -attr vt d
load net {ACC_GY:for:acc#26.itm(8)} -attr vt d
load net {ACC_GY:for:acc#26.itm(9)} -attr vt d
load net {ACC_GY:for:acc#26.itm(10)} -attr vt d
load net {ACC_GY:for:acc#26.itm(11)} -attr vt d
load net {ACC_GY:for:acc#26.itm(12)} -attr vt d
load netBundle {ACC_GY:for:acc#26.itm} 13 {ACC_GY:for:acc#26.itm(0)} {ACC_GY:for:acc#26.itm(1)} {ACC_GY:for:acc#26.itm(2)} {ACC_GY:for:acc#26.itm(3)} {ACC_GY:for:acc#26.itm(4)} {ACC_GY:for:acc#26.itm(5)} {ACC_GY:for:acc#26.itm(6)} {ACC_GY:for:acc#26.itm(7)} {ACC_GY:for:acc#26.itm(8)} {ACC_GY:for:acc#26.itm(9)} {ACC_GY:for:acc#26.itm(10)} {ACC_GY:for:acc#26.itm(11)} {ACC_GY:for:acc#26.itm(12)} -attr xrf 19069 -attr oid 451 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {mul#4.itm(0)} -attr vt d
load net {mul#4.itm(1)} -attr vt d
load net {mul#4.itm(2)} -attr vt d
load net {mul#4.itm(3)} -attr vt d
load net {mul#4.itm(4)} -attr vt d
load net {mul#4.itm(5)} -attr vt d
load net {mul#4.itm(6)} -attr vt d
load net {mul#4.itm(7)} -attr vt d
load net {mul#4.itm(8)} -attr vt d
load net {mul#4.itm(9)} -attr vt d
load net {mul#4.itm(10)} -attr vt d
load net {mul#4.itm(11)} -attr vt d
load netBundle {mul#4.itm} 12 {mul#4.itm(0)} {mul#4.itm(1)} {mul#4.itm(2)} {mul#4.itm(3)} {mul#4.itm(4)} {mul#4.itm(5)} {mul#4.itm(6)} {mul#4.itm(7)} {mul#4.itm(8)} {mul#4.itm(9)} {mul#4.itm(10)} {mul#4.itm(11)} -attr xrf 19070 -attr oid 452 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {ACC_GY:for:mux#3.itm(0)} -attr vt d
load net {ACC_GY:for:mux#3.itm(1)} -attr vt d
load net {ACC_GY:for:mux#3.itm(2)} -attr vt d
load net {ACC_GY:for:mux#3.itm(3)} -attr vt d
load net {ACC_GY:for:mux#3.itm(4)} -attr vt d
load net {ACC_GY:for:mux#3.itm(5)} -attr vt d
load net {ACC_GY:for:mux#3.itm(6)} -attr vt d
load net {ACC_GY:for:mux#3.itm(7)} -attr vt d
load net {ACC_GY:for:mux#3.itm(8)} -attr vt d
load net {ACC_GY:for:mux#3.itm(9)} -attr vt d
load netBundle {ACC_GY:for:mux#3.itm} 10 {ACC_GY:for:mux#3.itm(0)} {ACC_GY:for:mux#3.itm(1)} {ACC_GY:for:mux#3.itm(2)} {ACC_GY:for:mux#3.itm(3)} {ACC_GY:for:mux#3.itm(4)} {ACC_GY:for:mux#3.itm(5)} {ACC_GY:for:mux#3.itm(6)} {ACC_GY:for:mux#3.itm(7)} {ACC_GY:for:mux#3.itm(8)} {ACC_GY:for:mux#3.itm(9)} -attr xrf 19071 -attr oid 453 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm(9)} -attr xrf 19072 -attr oid 454 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm(9)} -attr xrf 19073 -attr oid 455 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm(9)} -attr xrf 19074 -attr oid 456 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm(9)} -attr xrf 19075 -attr oid 457 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm(9)} -attr xrf 19076 -attr oid 458 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {ACC_GY:for:acc#4.itm(0)} -attr vt d
load net {ACC_GY:for:acc#4.itm(1)} -attr vt d
load net {ACC_GY:for:acc#4.itm(2)} -attr vt d
load net {ACC_GY:for:acc#4.itm(3)} -attr vt d
load net {ACC_GY:for:acc#4.itm(4)} -attr vt d
load netBundle {ACC_GY:for:acc#4.itm} 5 {ACC_GY:for:acc#4.itm(0)} {ACC_GY:for:acc#4.itm(1)} {ACC_GY:for:acc#4.itm(2)} {ACC_GY:for:acc#4.itm(3)} {ACC_GY:for:acc#4.itm(4)} -attr xrf 19077 -attr oid 459 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.itm}
load net {mul#3.itm(0)} -attr vt d
load net {mul#3.itm(1)} -attr vt d
load net {mul#3.itm(2)} -attr vt d
load net {mul#3.itm(3)} -attr vt d
load net {mul#3.itm(4)} -attr vt d
load net {mul#3.itm(5)} -attr vt d
load net {mul#3.itm(6)} -attr vt d
load net {mul#3.itm(7)} -attr vt d
load net {mul#3.itm(8)} -attr vt d
load net {mul#3.itm(9)} -attr vt d
load net {mul#3.itm(10)} -attr vt d
load net {mul#3.itm(11)} -attr vt d
load netBundle {mul#3.itm} 12 {mul#3.itm(0)} {mul#3.itm(1)} {mul#3.itm(2)} {mul#3.itm(3)} {mul#3.itm(4)} {mul#3.itm(5)} {mul#3.itm(6)} {mul#3.itm(7)} {mul#3.itm(8)} {mul#3.itm(9)} {mul#3.itm(10)} {mul#3.itm(11)} -attr xrf 19078 -attr oid 460 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#5.itm(0)} -attr vt d
load net {mul#5.itm(1)} -attr vt d
load net {mul#5.itm(2)} -attr vt d
load net {mul#5.itm(3)} -attr vt d
load net {mul#5.itm(4)} -attr vt d
load net {mul#5.itm(5)} -attr vt d
load net {mul#5.itm(6)} -attr vt d
load net {mul#5.itm(7)} -attr vt d
load net {mul#5.itm(8)} -attr vt d
load net {mul#5.itm(9)} -attr vt d
load net {mul#5.itm(10)} -attr vt d
load net {mul#5.itm(11)} -attr vt d
load netBundle {mul#5.itm} 12 {mul#5.itm(0)} {mul#5.itm(1)} {mul#5.itm(2)} {mul#5.itm(3)} {mul#5.itm(4)} {mul#5.itm(5)} {mul#5.itm(6)} {mul#5.itm(7)} {mul#5.itm(8)} {mul#5.itm(9)} {mul#5.itm(10)} {mul#5.itm(11)} -attr xrf 19079 -attr oid 461 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {ACC_GY:for:mux#4.itm(0)} -attr vt d
load net {ACC_GY:for:mux#4.itm(1)} -attr vt d
load net {ACC_GY:for:mux#4.itm(2)} -attr vt d
load net {ACC_GY:for:mux#4.itm(3)} -attr vt d
load net {ACC_GY:for:mux#4.itm(4)} -attr vt d
load net {ACC_GY:for:mux#4.itm(5)} -attr vt d
load net {ACC_GY:for:mux#4.itm(6)} -attr vt d
load net {ACC_GY:for:mux#4.itm(7)} -attr vt d
load net {ACC_GY:for:mux#4.itm(8)} -attr vt d
load net {ACC_GY:for:mux#4.itm(9)} -attr vt d
load netBundle {ACC_GY:for:mux#4.itm} 10 {ACC_GY:for:mux#4.itm(0)} {ACC_GY:for:mux#4.itm(1)} {ACC_GY:for:mux#4.itm(2)} {ACC_GY:for:mux#4.itm(3)} {ACC_GY:for:mux#4.itm(4)} {ACC_GY:for:mux#4.itm(5)} {ACC_GY:for:mux#4.itm(6)} {ACC_GY:for:mux#4.itm(7)} {ACC_GY:for:mux#4.itm(8)} {ACC_GY:for:mux#4.itm(9)} -attr xrf 19080 -attr oid 462 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm(9)} -attr xrf 19081 -attr oid 463 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm(9)} -attr xrf 19082 -attr oid 464 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm(9)} -attr xrf 19083 -attr oid 465 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm(9)} -attr xrf 19084 -attr oid 466 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(0)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(1)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(2)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(3)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(4)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(5)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(6)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(7)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(8)} -attr vt d
load net {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm} 10 {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(0)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(1)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(2)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(3)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(4)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(5)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(6)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(7)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(8)} {slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm(9)} -attr xrf 19085 -attr oid 467 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {ACC_GY:for:slc#13.itm(0)} -attr vt d
load net {ACC_GY:for:slc#13.itm(1)} -attr vt d
load net {ACC_GY:for:slc#13.itm(2)} -attr vt d
load net {ACC_GY:for:slc#13.itm(3)} -attr vt d
load netBundle {ACC_GY:for:slc#13.itm} 4 {ACC_GY:for:slc#13.itm(0)} {ACC_GY:for:slc#13.itm(1)} {ACC_GY:for:slc#13.itm(2)} {ACC_GY:for:slc#13.itm(3)} -attr xrf 19086 -attr oid 468 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#13.itm}
load net {ACC_GY:for:acc#32.itm(0)} -attr vt d
load net {ACC_GY:for:acc#32.itm(1)} -attr vt d
load net {ACC_GY:for:acc#32.itm(2)} -attr vt d
load net {ACC_GY:for:acc#32.itm(3)} -attr vt d
load net {ACC_GY:for:acc#32.itm(4)} -attr vt d
load netBundle {ACC_GY:for:acc#32.itm} 5 {ACC_GY:for:acc#32.itm(0)} {ACC_GY:for:acc#32.itm(1)} {ACC_GY:for:acc#32.itm(2)} {ACC_GY:for:acc#32.itm(3)} {ACC_GY:for:acc#32.itm(4)} -attr xrf 19087 -attr oid 469 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#32.itm}
load net {conc#399.itm(0)} -attr vt d
load net {conc#399.itm(1)} -attr vt d
load net {conc#399.itm(2)} -attr vt d
load net {conc#399.itm(3)} -attr vt d
load netBundle {conc#399.itm} 4 {conc#399.itm(0)} {conc#399.itm(1)} {conc#399.itm(2)} {conc#399.itm(3)} -attr xrf 19088 -attr oid 470 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#399.itm}
load net {ACC_GY:for:slc#12.itm(0)} -attr vt d
load net {ACC_GY:for:slc#12.itm(1)} -attr vt d
load net {ACC_GY:for:slc#12.itm(2)} -attr vt d
load netBundle {ACC_GY:for:slc#12.itm} 3 {ACC_GY:for:slc#12.itm(0)} {ACC_GY:for:slc#12.itm(1)} {ACC_GY:for:slc#12.itm(2)} -attr xrf 19089 -attr oid 471 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#12.itm}
load net {ACC_GY:for:acc#31.itm(0)} -attr vt d
load net {ACC_GY:for:acc#31.itm(1)} -attr vt d
load net {ACC_GY:for:acc#31.itm(2)} -attr vt d
load net {ACC_GY:for:acc#31.itm(3)} -attr vt d
load netBundle {ACC_GY:for:acc#31.itm} 4 {ACC_GY:for:acc#31.itm(0)} {ACC_GY:for:acc#31.itm(1)} {ACC_GY:for:acc#31.itm(2)} {ACC_GY:for:acc#31.itm(3)} -attr xrf 19090 -attr oid 472 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#31.itm}
load net {conc#400.itm(0)} -attr vt d
load net {conc#400.itm(1)} -attr vt d
load net {conc#400.itm(2)} -attr vt d
load netBundle {conc#400.itm} 3 {conc#400.itm(0)} {conc#400.itm(1)} {conc#400.itm(2)} -attr xrf 19091 -attr oid 473 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#400.itm}
load net {ACC_GY:for:slc#10.itm(0)} -attr vt d
load net {ACC_GY:for:slc#10.itm(1)} -attr vt d
load netBundle {ACC_GY:for:slc#10.itm} 2 {ACC_GY:for:slc#10.itm(0)} {ACC_GY:for:slc#10.itm(1)} -attr xrf 19092 -attr oid 474 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#10.itm}
load net {ACC_GY:for:acc#29.itm(0)} -attr vt d
load net {ACC_GY:for:acc#29.itm(1)} -attr vt d
load net {ACC_GY:for:acc#29.itm(2)} -attr vt d
load netBundle {ACC_GY:for:acc#29.itm} 3 {ACC_GY:for:acc#29.itm(0)} {ACC_GY:for:acc#29.itm(1)} {ACC_GY:for:acc#29.itm(2)} -attr xrf 19093 -attr oid 475 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#29.itm}
load net {conc#401.itm(0)} -attr vt d
load net {conc#401.itm(1)} -attr vt d
load netBundle {conc#401.itm} 2 {conc#401.itm(0)} {conc#401.itm(1)} -attr xrf 19094 -attr oid 476 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#401.itm}
load net {ACC_GY:for:conc#73.itm(0)} -attr vt d
load net {ACC_GY:for:conc#73.itm(1)} -attr vt d
load netBundle {ACC_GY:for:conc#73.itm} 2 {ACC_GY:for:conc#73.itm(0)} {ACC_GY:for:conc#73.itm(1)} -attr xrf 19095 -attr oid 477 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#73.itm}
load net {ACC_GY:for:conc#77.itm(0)} -attr vt d
load net {ACC_GY:for:conc#77.itm(1)} -attr vt d
load net {ACC_GY:for:conc#77.itm(2)} -attr vt d
load netBundle {ACC_GY:for:conc#77.itm} 3 {ACC_GY:for:conc#77.itm(0)} {ACC_GY:for:conc#77.itm(1)} {ACC_GY:for:conc#77.itm(2)} -attr xrf 19096 -attr oid 478 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#77.itm}
load net {ACC_GY:for:slc#9.itm(0)} -attr vt d
load net {ACC_GY:for:slc#9.itm(1)} -attr vt d
load netBundle {ACC_GY:for:slc#9.itm} 2 {ACC_GY:for:slc#9.itm(0)} {ACC_GY:for:slc#9.itm(1)} -attr xrf 19097 -attr oid 479 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#9.itm}
load net {ACC_GY:for:acc#28.itm(0)} -attr vt d
load net {ACC_GY:for:acc#28.itm(1)} -attr vt d
load net {ACC_GY:for:acc#28.itm(2)} -attr vt d
load netBundle {ACC_GY:for:acc#28.itm} 3 {ACC_GY:for:acc#28.itm(0)} {ACC_GY:for:acc#28.itm(1)} {ACC_GY:for:acc#28.itm(2)} -attr xrf 19098 -attr oid 480 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#28.itm}
load net {conc#402.itm(0)} -attr vt d
load net {conc#402.itm(1)} -attr vt d
load netBundle {conc#402.itm} 2 {conc#402.itm(0)} {conc#402.itm(1)} -attr xrf 19099 -attr oid 481 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#402.itm}
load net {ACC_GY:for:conc#71.itm(0)} -attr vt d
load net {ACC_GY:for:conc#71.itm(1)} -attr vt d
load netBundle {ACC_GY:for:conc#71.itm} 2 {ACC_GY:for:conc#71.itm(0)} {ACC_GY:for:conc#71.itm(1)} -attr xrf 19100 -attr oid 482 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#71.itm}
load net {ACC_GY:for:conc#79.itm(0)} -attr vt d
load net {ACC_GY:for:conc#79.itm(1)} -attr vt d
load net {ACC_GY:for:conc#79.itm(2)} -attr vt d
load net {ACC_GY:for:conc#79.itm(3)} -attr vt d
load netBundle {ACC_GY:for:conc#79.itm} 4 {ACC_GY:for:conc#79.itm(0)} {ACC_GY:for:conc#79.itm(1)} {ACC_GY:for:conc#79.itm(2)} {ACC_GY:for:conc#79.itm(3)} -attr xrf 19101 -attr oid 483 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#79.itm}
load net {ACC_GY:for:slc#11.itm(0)} -attr vt d
load net {ACC_GY:for:slc#11.itm(1)} -attr vt d
load net {ACC_GY:for:slc#11.itm(2)} -attr vt d
load netBundle {ACC_GY:for:slc#11.itm} 3 {ACC_GY:for:slc#11.itm(0)} {ACC_GY:for:slc#11.itm(1)} {ACC_GY:for:slc#11.itm(2)} -attr xrf 19102 -attr oid 484 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#11.itm}
load net {ACC_GY:for:acc#30.itm(0)} -attr vt d
load net {ACC_GY:for:acc#30.itm(1)} -attr vt d
load net {ACC_GY:for:acc#30.itm(2)} -attr vt d
load net {ACC_GY:for:acc#30.itm(3)} -attr vt d
load netBundle {ACC_GY:for:acc#30.itm} 4 {ACC_GY:for:acc#30.itm(0)} {ACC_GY:for:acc#30.itm(1)} {ACC_GY:for:acc#30.itm(2)} {ACC_GY:for:acc#30.itm(3)} -attr xrf 19103 -attr oid 485 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#30.itm}
load net {conc#403.itm(0)} -attr vt d
load net {conc#403.itm(1)} -attr vt d
load net {conc#403.itm(2)} -attr vt d
load netBundle {conc#403.itm} 3 {conc#403.itm(0)} {conc#403.itm(1)} {conc#403.itm(2)} -attr xrf 19104 -attr oid 486 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#403.itm}
load net {ACC_GY:for:slc#8.itm(0)} -attr vt d
load net {ACC_GY:for:slc#8.itm(1)} -attr vt d
load netBundle {ACC_GY:for:slc#8.itm} 2 {ACC_GY:for:slc#8.itm(0)} {ACC_GY:for:slc#8.itm(1)} -attr xrf 19105 -attr oid 487 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#8.itm}
load net {ACC_GY:for:acc#27.itm(0)} -attr vt d
load net {ACC_GY:for:acc#27.itm(1)} -attr vt d
load net {ACC_GY:for:acc#27.itm(2)} -attr vt d
load netBundle {ACC_GY:for:acc#27.itm} 3 {ACC_GY:for:acc#27.itm(0)} {ACC_GY:for:acc#27.itm(1)} {ACC_GY:for:acc#27.itm(2)} -attr xrf 19106 -attr oid 488 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#27.itm}
load net {conc#404.itm(0)} -attr vt d
load net {conc#404.itm(1)} -attr vt d
load netBundle {conc#404.itm} 2 {conc#404.itm(0)} {conc#404.itm(1)} -attr xrf 19107 -attr oid 489 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#404.itm}
load net {ACC_GY:for:conc#69.itm(0)} -attr vt d
load net {ACC_GY:for:conc#69.itm(1)} -attr vt d
load netBundle {ACC_GY:for:conc#69.itm} 2 {ACC_GY:for:conc#69.itm(0)} {ACC_GY:for:conc#69.itm(1)} -attr xrf 19108 -attr oid 490 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#69.itm}
load net {ACC_GY:for:conc#75.itm(0)} -attr vt d
load net {ACC_GY:for:conc#75.itm(1)} -attr vt d
load netBundle {ACC_GY:for:conc#75.itm} 2 {ACC_GY:for:conc#75.itm(0)} {ACC_GY:for:conc#75.itm(1)} -attr xrf 19109 -attr oid 491 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#75.itm}
load net {conc#405.itm(0)} -attr vt d
load net {conc#405.itm(1)} -attr vt d
load net {conc#405.itm(2)} -attr vt d
load net {conc#405.itm(3)} -attr vt d
load netBundle {conc#405.itm} 4 {conc#405.itm(0)} {conc#405.itm(1)} {conc#405.itm(2)} {conc#405.itm(3)} -attr xrf 19110 -attr oid 492 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#405.itm}
load net {ACC_GY:for:conc#108.itm(0)} -attr vt d
load net {ACC_GY:for:conc#108.itm(1)} -attr vt d
load net {ACC_GY:for:conc#108.itm(2)} -attr vt d
load net {ACC_GY:for:conc#108.itm(3)} -attr vt d
load netBundle {ACC_GY:for:conc#108.itm} 4 {ACC_GY:for:conc#108.itm(0)} {ACC_GY:for:conc#108.itm(1)} {ACC_GY:for:conc#108.itm(2)} {ACC_GY:for:conc#108.itm(3)} -attr xrf 19111 -attr oid 493 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#108.itm}
load net {ACC_GY:for:acc#54.itm(0)} -attr vt d
load net {ACC_GY:for:acc#54.itm(1)} -attr vt d
load net {ACC_GY:for:acc#54.itm(2)} -attr vt d
load netBundle {ACC_GY:for:acc#54.itm} 3 {ACC_GY:for:acc#54.itm(0)} {ACC_GY:for:acc#54.itm(1)} {ACC_GY:for:acc#54.itm(2)} -attr xrf 19112 -attr oid 494 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#54.itm}
load net {slc(ACC_GY:for:acc#25.sdt).itm(0)} -attr vt d
load net {slc(ACC_GY:for:acc#25.sdt).itm(1)} -attr vt d
load netBundle {slc(ACC_GY:for:acc#25.sdt).itm} 2 {slc(ACC_GY:for:acc#25.sdt).itm(0)} {slc(ACC_GY:for:acc#25.sdt).itm(1)} -attr xrf 19113 -attr oid 495 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#25.sdt).itm}
load net {asn(ACC_GY:for:asn#81).itm(0)} -attr vt d
load net {asn(ACC_GY:for:asn#81).itm(1)} -attr vt d
load netBundle {asn(ACC_GY:for:asn#81).itm} 2 {asn(ACC_GY:for:asn#81).itm(0)} {asn(ACC_GY:for:asn#81).itm(1)} -attr xrf 19114 -attr oid 496 -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GY:for:asn#81).itm}
load net {conc#406.itm(0)} -attr vt d
load net {conc#406.itm(1)} -attr vt d
load net {conc#406.itm(2)} -attr vt d
load netBundle {conc#406.itm} 3 {conc#406.itm(0)} {conc#406.itm(1)} {conc#406.itm(2)} -attr xrf 19115 -attr oid 497 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#406.itm}
load net {ACC_GY:for:not#25.itm(0)} -attr vt d
load net {ACC_GY:for:not#25.itm(1)} -attr vt d
load netBundle {ACC_GY:for:not#25.itm} 2 {ACC_GY:for:not#25.itm(0)} {ACC_GY:for:not#25.itm(1)} -attr xrf 19116 -attr oid 498 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#25.itm}
load net {conc#407.itm(0)} -attr vt d
load net {conc#407.itm(1)} -attr vt d
load net {conc#407.itm(2)} -attr vt d
load net {conc#407.itm(3)} -attr vt d
load net {conc#407.itm(4)} -attr vt d
load netBundle {conc#407.itm} 5 {conc#407.itm(0)} {conc#407.itm(1)} {conc#407.itm(2)} {conc#407.itm(3)} {conc#407.itm(4)} -attr xrf 19117 -attr oid 499 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#407.itm}
load net {ACC_GY:for:asn#72.itm(0)} -attr vt d
load net {ACC_GY:for:asn#72.itm(1)} -attr vt d
load netBundle {ACC_GY:for:asn#72.itm} 2 {ACC_GY:for:asn#72.itm(0)} {ACC_GY:for:asn#72.itm(1)} -attr xrf 19118 -attr oid 500 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:asn#72.itm}
load net {asn(ACC_GY:for:asn#82).itm(0)} -attr vt d
load net {asn(ACC_GY:for:asn#82).itm(1)} -attr vt d
load netBundle {asn(ACC_GY:for:asn#82).itm} 2 {asn(ACC_GY:for:asn#82).itm(0)} {asn(ACC_GY:for:asn#82).itm(1)} -attr xrf 19119 -attr oid 501 -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GY:for:asn#82).itm}
load net {ACC_GX:for:acc#26.itm(0)} -attr vt d
load net {ACC_GX:for:acc#26.itm(1)} -attr vt d
load net {ACC_GX:for:acc#26.itm(2)} -attr vt d
load net {ACC_GX:for:acc#26.itm(3)} -attr vt d
load net {ACC_GX:for:acc#26.itm(4)} -attr vt d
load net {ACC_GX:for:acc#26.itm(5)} -attr vt d
load net {ACC_GX:for:acc#26.itm(6)} -attr vt d
load net {ACC_GX:for:acc#26.itm(7)} -attr vt d
load net {ACC_GX:for:acc#26.itm(8)} -attr vt d
load net {ACC_GX:for:acc#26.itm(9)} -attr vt d
load net {ACC_GX:for:acc#26.itm(10)} -attr vt d
load net {ACC_GX:for:acc#26.itm(11)} -attr vt d
load net {ACC_GX:for:acc#26.itm(12)} -attr vt d
load netBundle {ACC_GX:for:acc#26.itm} 13 {ACC_GX:for:acc#26.itm(0)} {ACC_GX:for:acc#26.itm(1)} {ACC_GX:for:acc#26.itm(2)} {ACC_GX:for:acc#26.itm(3)} {ACC_GX:for:acc#26.itm(4)} {ACC_GX:for:acc#26.itm(5)} {ACC_GX:for:acc#26.itm(6)} {ACC_GX:for:acc#26.itm(7)} {ACC_GX:for:acc#26.itm(8)} {ACC_GX:for:acc#26.itm(9)} {ACC_GX:for:acc#26.itm(10)} {ACC_GX:for:acc#26.itm(11)} {ACC_GX:for:acc#26.itm(12)} -attr xrf 19120 -attr oid 502 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {mul#1.itm(0)} -attr vt d
load net {mul#1.itm(1)} -attr vt d
load net {mul#1.itm(2)} -attr vt d
load net {mul#1.itm(3)} -attr vt d
load net {mul#1.itm(4)} -attr vt d
load net {mul#1.itm(5)} -attr vt d
load net {mul#1.itm(6)} -attr vt d
load net {mul#1.itm(7)} -attr vt d
load net {mul#1.itm(8)} -attr vt d
load net {mul#1.itm(9)} -attr vt d
load net {mul#1.itm(10)} -attr vt d
load net {mul#1.itm(11)} -attr vt d
load netBundle {mul#1.itm} 12 {mul#1.itm(0)} {mul#1.itm(1)} {mul#1.itm(2)} {mul#1.itm(3)} {mul#1.itm(4)} {mul#1.itm(5)} {mul#1.itm(6)} {mul#1.itm(7)} {mul#1.itm(8)} {mul#1.itm(9)} {mul#1.itm(10)} {mul#1.itm(11)} -attr xrf 19121 -attr oid 503 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {ACC_GX:for:mux#9.itm(0)} -attr vt d
load net {ACC_GX:for:mux#9.itm(1)} -attr vt d
load net {ACC_GX:for:mux#9.itm(2)} -attr vt d
load net {ACC_GX:for:mux#9.itm(3)} -attr vt d
load net {ACC_GX:for:mux#9.itm(4)} -attr vt d
load net {ACC_GX:for:mux#9.itm(5)} -attr vt d
load net {ACC_GX:for:mux#9.itm(6)} -attr vt d
load net {ACC_GX:for:mux#9.itm(7)} -attr vt d
load net {ACC_GX:for:mux#9.itm(8)} -attr vt d
load net {ACC_GX:for:mux#9.itm(9)} -attr vt d
load netBundle {ACC_GX:for:mux#9.itm} 10 {ACC_GX:for:mux#9.itm(0)} {ACC_GX:for:mux#9.itm(1)} {ACC_GX:for:mux#9.itm(2)} {ACC_GX:for:mux#9.itm(3)} {ACC_GX:for:mux#9.itm(4)} {ACC_GX:for:mux#9.itm(5)} {ACC_GX:for:mux#9.itm(6)} {ACC_GX:for:mux#9.itm(7)} {ACC_GX:for:mux#9.itm(8)} {ACC_GX:for:mux#9.itm(9)} -attr xrf 19122 -attr oid 504 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva).itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva).itm(9)} -attr xrf 19123 -attr oid 505 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm(9)} -attr xrf 19124 -attr oid 506 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm(9)} -attr xrf 19125 -attr oid 507 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm(9)} -attr xrf 19126 -attr oid 508 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm(9)} -attr xrf 19127 -attr oid 509 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {ACC_GX:for:acc#4.itm(0)} -attr vt d
load net {ACC_GX:for:acc#4.itm(1)} -attr vt d
load net {ACC_GX:for:acc#4.itm(2)} -attr vt d
load net {ACC_GX:for:acc#4.itm(3)} -attr vt d
load net {ACC_GX:for:acc#4.itm(4)} -attr vt d
load netBundle {ACC_GX:for:acc#4.itm} 5 {ACC_GX:for:acc#4.itm(0)} {ACC_GX:for:acc#4.itm(1)} {ACC_GX:for:acc#4.itm(2)} {ACC_GX:for:acc#4.itm(3)} {ACC_GX:for:acc#4.itm(4)} -attr xrf 19128 -attr oid 510 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.itm}
load net {mul.itm(0)} -attr vt d
load net {mul.itm(1)} -attr vt d
load net {mul.itm(2)} -attr vt d
load net {mul.itm(3)} -attr vt d
load net {mul.itm(4)} -attr vt d
load net {mul.itm(5)} -attr vt d
load net {mul.itm(6)} -attr vt d
load net {mul.itm(7)} -attr vt d
load net {mul.itm(8)} -attr vt d
load net {mul.itm(9)} -attr vt d
load net {mul.itm(10)} -attr vt d
load net {mul.itm(11)} -attr vt d
load netBundle {mul.itm} 12 {mul.itm(0)} {mul.itm(1)} {mul.itm(2)} {mul.itm(3)} {mul.itm(4)} {mul.itm(5)} {mul.itm(6)} {mul.itm(7)} {mul.itm(8)} {mul.itm(9)} {mul.itm(10)} {mul.itm(11)} -attr xrf 19129 -attr oid 511 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul#2.itm(0)} -attr vt d
load net {mul#2.itm(1)} -attr vt d
load net {mul#2.itm(2)} -attr vt d
load net {mul#2.itm(3)} -attr vt d
load net {mul#2.itm(4)} -attr vt d
load net {mul#2.itm(5)} -attr vt d
load net {mul#2.itm(6)} -attr vt d
load net {mul#2.itm(7)} -attr vt d
load net {mul#2.itm(8)} -attr vt d
load net {mul#2.itm(9)} -attr vt d
load net {mul#2.itm(10)} -attr vt d
load net {mul#2.itm(11)} -attr vt d
load netBundle {mul#2.itm} 12 {mul#2.itm(0)} {mul#2.itm(1)} {mul#2.itm(2)} {mul#2.itm(3)} {mul#2.itm(4)} {mul#2.itm(5)} {mul#2.itm(6)} {mul#2.itm(7)} {mul#2.itm(8)} {mul#2.itm(9)} {mul#2.itm(10)} {mul#2.itm(11)} -attr xrf 19130 -attr oid 512 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {ACC_GX:for:mux#10.itm(0)} -attr vt d
load net {ACC_GX:for:mux#10.itm(1)} -attr vt d
load net {ACC_GX:for:mux#10.itm(2)} -attr vt d
load net {ACC_GX:for:mux#10.itm(3)} -attr vt d
load net {ACC_GX:for:mux#10.itm(4)} -attr vt d
load net {ACC_GX:for:mux#10.itm(5)} -attr vt d
load net {ACC_GX:for:mux#10.itm(6)} -attr vt d
load net {ACC_GX:for:mux#10.itm(7)} -attr vt d
load net {ACC_GX:for:mux#10.itm(8)} -attr vt d
load net {ACC_GX:for:mux#10.itm(9)} -attr vt d
load netBundle {ACC_GX:for:mux#10.itm} 10 {ACC_GX:for:mux#10.itm(0)} {ACC_GX:for:mux#10.itm(1)} {ACC_GX:for:mux#10.itm(2)} {ACC_GX:for:mux#10.itm(3)} {ACC_GX:for:mux#10.itm(4)} {ACC_GX:for:mux#10.itm(5)} {ACC_GX:for:mux#10.itm(6)} {ACC_GX:for:mux#10.itm(7)} {ACC_GX:for:mux#10.itm(8)} {ACC_GX:for:mux#10.itm(9)} -attr xrf 19131 -attr oid 513 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm(9)} -attr xrf 19132 -attr oid 514 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm(9)} -attr xrf 19133 -attr oid 515 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm(9)} -attr xrf 19134 -attr oid 516 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm(9)} -attr xrf 19135 -attr oid 517 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(0)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(1)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(2)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(3)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(4)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(5)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(6)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(7)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(8)} -attr vt d
load net {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(9)} -attr vt d
load netBundle {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm} 10 {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(0)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(1)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(2)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(3)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(4)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(5)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(6)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(7)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(8)} {slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm(9)} -attr xrf 19136 -attr oid 518 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {ACC_GX:for:slc#13.itm(0)} -attr vt d
load net {ACC_GX:for:slc#13.itm(1)} -attr vt d
load net {ACC_GX:for:slc#13.itm(2)} -attr vt d
load net {ACC_GX:for:slc#13.itm(3)} -attr vt d
load netBundle {ACC_GX:for:slc#13.itm} 4 {ACC_GX:for:slc#13.itm(0)} {ACC_GX:for:slc#13.itm(1)} {ACC_GX:for:slc#13.itm(2)} {ACC_GX:for:slc#13.itm(3)} -attr xrf 19137 -attr oid 519 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#13.itm}
load net {ACC_GX:for:acc#32.itm(0)} -attr vt d
load net {ACC_GX:for:acc#32.itm(1)} -attr vt d
load net {ACC_GX:for:acc#32.itm(2)} -attr vt d
load net {ACC_GX:for:acc#32.itm(3)} -attr vt d
load net {ACC_GX:for:acc#32.itm(4)} -attr vt d
load netBundle {ACC_GX:for:acc#32.itm} 5 {ACC_GX:for:acc#32.itm(0)} {ACC_GX:for:acc#32.itm(1)} {ACC_GX:for:acc#32.itm(2)} {ACC_GX:for:acc#32.itm(3)} {ACC_GX:for:acc#32.itm(4)} -attr xrf 19138 -attr oid 520 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#32.itm}
load net {conc#408.itm(0)} -attr vt d
load net {conc#408.itm(1)} -attr vt d
load net {conc#408.itm(2)} -attr vt d
load net {conc#408.itm(3)} -attr vt d
load netBundle {conc#408.itm} 4 {conc#408.itm(0)} {conc#408.itm(1)} {conc#408.itm(2)} {conc#408.itm(3)} -attr xrf 19139 -attr oid 521 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#408.itm}
load net {ACC_GX:for:slc#12.itm(0)} -attr vt d
load net {ACC_GX:for:slc#12.itm(1)} -attr vt d
load net {ACC_GX:for:slc#12.itm(2)} -attr vt d
load netBundle {ACC_GX:for:slc#12.itm} 3 {ACC_GX:for:slc#12.itm(0)} {ACC_GX:for:slc#12.itm(1)} {ACC_GX:for:slc#12.itm(2)} -attr xrf 19140 -attr oid 522 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#12.itm}
load net {ACC_GX:for:acc#31.itm(0)} -attr vt d
load net {ACC_GX:for:acc#31.itm(1)} -attr vt d
load net {ACC_GX:for:acc#31.itm(2)} -attr vt d
load net {ACC_GX:for:acc#31.itm(3)} -attr vt d
load netBundle {ACC_GX:for:acc#31.itm} 4 {ACC_GX:for:acc#31.itm(0)} {ACC_GX:for:acc#31.itm(1)} {ACC_GX:for:acc#31.itm(2)} {ACC_GX:for:acc#31.itm(3)} -attr xrf 19141 -attr oid 523 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#31.itm}
load net {conc#409.itm(0)} -attr vt d
load net {conc#409.itm(1)} -attr vt d
load net {conc#409.itm(2)} -attr vt d
load netBundle {conc#409.itm} 3 {conc#409.itm(0)} {conc#409.itm(1)} {conc#409.itm(2)} -attr xrf 19142 -attr oid 524 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#409.itm}
load net {ACC_GX:for:slc#10.itm(0)} -attr vt d
load net {ACC_GX:for:slc#10.itm(1)} -attr vt d
load netBundle {ACC_GX:for:slc#10.itm} 2 {ACC_GX:for:slc#10.itm(0)} {ACC_GX:for:slc#10.itm(1)} -attr xrf 19143 -attr oid 525 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#10.itm}
load net {ACC_GX:for:acc#29.itm(0)} -attr vt d
load net {ACC_GX:for:acc#29.itm(1)} -attr vt d
load net {ACC_GX:for:acc#29.itm(2)} -attr vt d
load netBundle {ACC_GX:for:acc#29.itm} 3 {ACC_GX:for:acc#29.itm(0)} {ACC_GX:for:acc#29.itm(1)} {ACC_GX:for:acc#29.itm(2)} -attr xrf 19144 -attr oid 526 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#29.itm}
load net {conc#410.itm(0)} -attr vt d
load net {conc#410.itm(1)} -attr vt d
load netBundle {conc#410.itm} 2 {conc#410.itm(0)} {conc#410.itm(1)} -attr xrf 19145 -attr oid 527 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#410.itm}
load net {ACC_GX:for:conc#73.itm(0)} -attr vt d
load net {ACC_GX:for:conc#73.itm(1)} -attr vt d
load netBundle {ACC_GX:for:conc#73.itm} 2 {ACC_GX:for:conc#73.itm(0)} {ACC_GX:for:conc#73.itm(1)} -attr xrf 19146 -attr oid 528 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#73.itm}
load net {ACC_GX:for:conc#77.itm(0)} -attr vt d
load net {ACC_GX:for:conc#77.itm(1)} -attr vt d
load net {ACC_GX:for:conc#77.itm(2)} -attr vt d
load netBundle {ACC_GX:for:conc#77.itm} 3 {ACC_GX:for:conc#77.itm(0)} {ACC_GX:for:conc#77.itm(1)} {ACC_GX:for:conc#77.itm(2)} -attr xrf 19147 -attr oid 529 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#77.itm}
load net {ACC_GX:for:slc#9.itm(0)} -attr vt d
load net {ACC_GX:for:slc#9.itm(1)} -attr vt d
load netBundle {ACC_GX:for:slc#9.itm} 2 {ACC_GX:for:slc#9.itm(0)} {ACC_GX:for:slc#9.itm(1)} -attr xrf 19148 -attr oid 530 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#9.itm}
load net {ACC_GX:for:acc#28.itm(0)} -attr vt d
load net {ACC_GX:for:acc#28.itm(1)} -attr vt d
load net {ACC_GX:for:acc#28.itm(2)} -attr vt d
load netBundle {ACC_GX:for:acc#28.itm} 3 {ACC_GX:for:acc#28.itm(0)} {ACC_GX:for:acc#28.itm(1)} {ACC_GX:for:acc#28.itm(2)} -attr xrf 19149 -attr oid 531 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#28.itm}
load net {conc#411.itm(0)} -attr vt d
load net {conc#411.itm(1)} -attr vt d
load netBundle {conc#411.itm} 2 {conc#411.itm(0)} {conc#411.itm(1)} -attr xrf 19150 -attr oid 532 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#411.itm}
load net {ACC_GX:for:conc#71.itm(0)} -attr vt d
load net {ACC_GX:for:conc#71.itm(1)} -attr vt d
load netBundle {ACC_GX:for:conc#71.itm} 2 {ACC_GX:for:conc#71.itm(0)} {ACC_GX:for:conc#71.itm(1)} -attr xrf 19151 -attr oid 533 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#71.itm}
load net {ACC_GX:for:conc#79.itm(0)} -attr vt d
load net {ACC_GX:for:conc#79.itm(1)} -attr vt d
load net {ACC_GX:for:conc#79.itm(2)} -attr vt d
load net {ACC_GX:for:conc#79.itm(3)} -attr vt d
load netBundle {ACC_GX:for:conc#79.itm} 4 {ACC_GX:for:conc#79.itm(0)} {ACC_GX:for:conc#79.itm(1)} {ACC_GX:for:conc#79.itm(2)} {ACC_GX:for:conc#79.itm(3)} -attr xrf 19152 -attr oid 534 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#79.itm}
load net {ACC_GX:for:slc#11.itm(0)} -attr vt d
load net {ACC_GX:for:slc#11.itm(1)} -attr vt d
load net {ACC_GX:for:slc#11.itm(2)} -attr vt d
load netBundle {ACC_GX:for:slc#11.itm} 3 {ACC_GX:for:slc#11.itm(0)} {ACC_GX:for:slc#11.itm(1)} {ACC_GX:for:slc#11.itm(2)} -attr xrf 19153 -attr oid 535 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#11.itm}
load net {ACC_GX:for:acc#30.itm(0)} -attr vt d
load net {ACC_GX:for:acc#30.itm(1)} -attr vt d
load net {ACC_GX:for:acc#30.itm(2)} -attr vt d
load net {ACC_GX:for:acc#30.itm(3)} -attr vt d
load netBundle {ACC_GX:for:acc#30.itm} 4 {ACC_GX:for:acc#30.itm(0)} {ACC_GX:for:acc#30.itm(1)} {ACC_GX:for:acc#30.itm(2)} {ACC_GX:for:acc#30.itm(3)} -attr xrf 19154 -attr oid 536 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#30.itm}
load net {conc#412.itm(0)} -attr vt d
load net {conc#412.itm(1)} -attr vt d
load net {conc#412.itm(2)} -attr vt d
load netBundle {conc#412.itm} 3 {conc#412.itm(0)} {conc#412.itm(1)} {conc#412.itm(2)} -attr xrf 19155 -attr oid 537 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#412.itm}
load net {ACC_GX:for:slc#8.itm(0)} -attr vt d
load net {ACC_GX:for:slc#8.itm(1)} -attr vt d
load netBundle {ACC_GX:for:slc#8.itm} 2 {ACC_GX:for:slc#8.itm(0)} {ACC_GX:for:slc#8.itm(1)} -attr xrf 19156 -attr oid 538 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#8.itm}
load net {ACC_GX:for:acc#27.itm(0)} -attr vt d
load net {ACC_GX:for:acc#27.itm(1)} -attr vt d
load net {ACC_GX:for:acc#27.itm(2)} -attr vt d
load netBundle {ACC_GX:for:acc#27.itm} 3 {ACC_GX:for:acc#27.itm(0)} {ACC_GX:for:acc#27.itm(1)} {ACC_GX:for:acc#27.itm(2)} -attr xrf 19157 -attr oid 539 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#27.itm}
load net {conc#413.itm(0)} -attr vt d
load net {conc#413.itm(1)} -attr vt d
load netBundle {conc#413.itm} 2 {conc#413.itm(0)} {conc#413.itm(1)} -attr xrf 19158 -attr oid 540 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#413.itm}
load net {ACC_GX:for:conc#69.itm(0)} -attr vt d
load net {ACC_GX:for:conc#69.itm(1)} -attr vt d
load netBundle {ACC_GX:for:conc#69.itm} 2 {ACC_GX:for:conc#69.itm(0)} {ACC_GX:for:conc#69.itm(1)} -attr xrf 19159 -attr oid 541 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#69.itm}
load net {ACC_GX:for:conc#75.itm(0)} -attr vt d
load net {ACC_GX:for:conc#75.itm(1)} -attr vt d
load netBundle {ACC_GX:for:conc#75.itm} 2 {ACC_GX:for:conc#75.itm(0)} {ACC_GX:for:conc#75.itm(1)} -attr xrf 19160 -attr oid 542 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#75.itm}
load net {conc#414.itm(0)} -attr vt d
load net {conc#414.itm(1)} -attr vt d
load net {conc#414.itm(2)} -attr vt d
load net {conc#414.itm(3)} -attr vt d
load netBundle {conc#414.itm} 4 {conc#414.itm(0)} {conc#414.itm(1)} {conc#414.itm(2)} {conc#414.itm(3)} -attr xrf 19161 -attr oid 543 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#414.itm}
load net {ACC_GX:for:conc#108.itm(0)} -attr vt d
load net {ACC_GX:for:conc#108.itm(1)} -attr vt d
load net {ACC_GX:for:conc#108.itm(2)} -attr vt d
load net {ACC_GX:for:conc#108.itm(3)} -attr vt d
load netBundle {ACC_GX:for:conc#108.itm} 4 {ACC_GX:for:conc#108.itm(0)} {ACC_GX:for:conc#108.itm(1)} {ACC_GX:for:conc#108.itm(2)} {ACC_GX:for:conc#108.itm(3)} -attr xrf 19162 -attr oid 544 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#108.itm}
load net {ACC_GX:for:acc#54.itm(0)} -attr vt d
load net {ACC_GX:for:acc#54.itm(1)} -attr vt d
load net {ACC_GX:for:acc#54.itm(2)} -attr vt d
load netBundle {ACC_GX:for:acc#54.itm} 3 {ACC_GX:for:acc#54.itm(0)} {ACC_GX:for:acc#54.itm(1)} {ACC_GX:for:acc#54.itm(2)} -attr xrf 19163 -attr oid 545 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#54.itm}
load net {slc(ACC_GX:for:acc#25.sdt).itm(0)} -attr vt d
load net {slc(ACC_GX:for:acc#25.sdt).itm(1)} -attr vt d
load netBundle {slc(ACC_GX:for:acc#25.sdt).itm} 2 {slc(ACC_GX:for:acc#25.sdt).itm(0)} {slc(ACC_GX:for:acc#25.sdt).itm(1)} -attr xrf 19164 -attr oid 546 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#25.sdt).itm}
load net {asn(ACC_GX:for:asn#77).itm(0)} -attr vt d
load net {asn(ACC_GX:for:asn#77).itm(1)} -attr vt d
load netBundle {asn(ACC_GX:for:asn#77).itm} 2 {asn(ACC_GX:for:asn#77).itm(0)} {asn(ACC_GX:for:asn#77).itm(1)} -attr xrf 19165 -attr oid 547 -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GX:for:asn#77).itm}
load net {conc#415.itm(0)} -attr vt d
load net {conc#415.itm(1)} -attr vt d
load net {conc#415.itm(2)} -attr vt d
load netBundle {conc#415.itm} 3 {conc#415.itm(0)} {conc#415.itm(1)} {conc#415.itm(2)} -attr xrf 19166 -attr oid 548 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#415.itm}
load net {ACC_GX:for:not#25.itm(0)} -attr vt d
load net {ACC_GX:for:not#25.itm(1)} -attr vt d
load netBundle {ACC_GX:for:not#25.itm} 2 {ACC_GX:for:not#25.itm(0)} {ACC_GX:for:not#25.itm(1)} -attr xrf 19167 -attr oid 549 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#25.itm}
load net {conc#416.itm(0)} -attr vt d
load net {conc#416.itm(1)} -attr vt d
load net {conc#416.itm(2)} -attr vt d
load net {conc#416.itm(3)} -attr vt d
load net {conc#416.itm(4)} -attr vt d
load netBundle {conc#416.itm} 5 {conc#416.itm(0)} {conc#416.itm(1)} {conc#416.itm(2)} {conc#416.itm(3)} {conc#416.itm(4)} -attr xrf 19168 -attr oid 550 -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#416.itm}
load net {ACC_GX:for:asn#71.itm(0)} -attr vt d
load net {ACC_GX:for:asn#71.itm(1)} -attr vt d
load netBundle {ACC_GX:for:asn#71.itm} 2 {ACC_GX:for:asn#71.itm(0)} {ACC_GX:for:asn#71.itm(1)} -attr xrf 19169 -attr oid 551 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:asn#71.itm}
load net {asn(ACC_GX:for:asn#78).itm(0)} -attr vt d
load net {asn(ACC_GX:for:asn#78).itm(1)} -attr vt d
load netBundle {asn(ACC_GX:for:asn#78).itm} 2 {asn(ACC_GX:for:asn#78).itm(0)} {asn(ACC_GX:for:asn#78).itm(1)} -attr xrf 19170 -attr oid 552 -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GX:for:asn#78).itm}
load net {mux#8.itm(0)} -attr vt d
load net {mux#8.itm(1)} -attr vt d
load netBundle {mux#8.itm} 2 {mux#8.itm(0)} {mux#8.itm(1)} -attr xrf 19171 -attr oid 553 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {ACC_GY:for:conc.itm(0)} -attr vt d
load net {ACC_GY:for:conc.itm(1)} -attr vt d
load net {ACC_GY:for:conc.itm(2)} -attr vt d
load net {ACC_GY:for:conc.itm(3)} -attr vt d
load net {ACC_GY:for:conc.itm(4)} -attr vt d
load net {ACC_GY:for:conc.itm(5)} -attr vt d
load net {ACC_GY:for:conc.itm(6)} -attr vt d
load netBundle {ACC_GY:for:conc.itm} 7 {ACC_GY:for:conc.itm(0)} {ACC_GY:for:conc.itm(1)} {ACC_GY:for:conc.itm(2)} {ACC_GY:for:conc.itm(3)} {ACC_GY:for:conc.itm(4)} {ACC_GY:for:conc.itm(5)} {ACC_GY:for:conc.itm(6)} -attr xrf 19172 -attr oid 554 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#2.itm(0)} -attr vt d
load net {ACC_GY:for:acc#2.itm(1)} -attr vt d
load net {ACC_GY:for:acc#2.itm(2)} -attr vt d
load net {ACC_GY:for:acc#2.itm(3)} -attr vt d
load net {ACC_GY:for:acc#2.itm(4)} -attr vt d
load netBundle {ACC_GY:for:acc#2.itm} 5 {ACC_GY:for:acc#2.itm(0)} {ACC_GY:for:acc#2.itm(1)} {ACC_GY:for:acc#2.itm(2)} {ACC_GY:for:acc#2.itm(3)} {ACC_GY:for:acc#2.itm(4)} -attr xrf 19173 -attr oid 555 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2.itm}
load net {slc(ACC_GY:for:acc#11.psp.sva).itm(0)} -attr vt d
load net {slc(ACC_GY:for:acc#11.psp.sva).itm(1)} -attr vt d
load net {slc(ACC_GY:for:acc#11.psp.sva).itm(2)} -attr vt d
load net {slc(ACC_GY:for:acc#11.psp.sva).itm(3)} -attr vt d
load netBundle {slc(ACC_GY:for:acc#11.psp.sva).itm} 4 {slc(ACC_GY:for:acc#11.psp.sva).itm(0)} {slc(ACC_GY:for:acc#11.psp.sva).itm(1)} {slc(ACC_GY:for:acc#11.psp.sva).itm(2)} {slc(ACC_GY:for:acc#11.psp.sva).itm(3)} -attr xrf 19174 -attr oid 556 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#11.psp.sva).itm}
load net {ACC_GX:for:conc.itm(0)} -attr vt d
load net {ACC_GX:for:conc.itm(1)} -attr vt d
load net {ACC_GX:for:conc.itm(2)} -attr vt d
load net {ACC_GX:for:conc.itm(3)} -attr vt d
load net {ACC_GX:for:conc.itm(4)} -attr vt d
load net {ACC_GX:for:conc.itm(5)} -attr vt d
load net {ACC_GX:for:conc.itm(6)} -attr vt d
load netBundle {ACC_GX:for:conc.itm} 7 {ACC_GX:for:conc.itm(0)} {ACC_GX:for:conc.itm(1)} {ACC_GX:for:conc.itm(2)} {ACC_GX:for:conc.itm(3)} {ACC_GX:for:conc.itm(4)} {ACC_GX:for:conc.itm(5)} {ACC_GX:for:conc.itm(6)} -attr xrf 19175 -attr oid 557 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#2.itm(0)} -attr vt d
load net {ACC_GX:for:acc#2.itm(1)} -attr vt d
load net {ACC_GX:for:acc#2.itm(2)} -attr vt d
load net {ACC_GX:for:acc#2.itm(3)} -attr vt d
load net {ACC_GX:for:acc#2.itm(4)} -attr vt d
load netBundle {ACC_GX:for:acc#2.itm} 5 {ACC_GX:for:acc#2.itm(0)} {ACC_GX:for:acc#2.itm(1)} {ACC_GX:for:acc#2.itm(2)} {ACC_GX:for:acc#2.itm(3)} {ACC_GX:for:acc#2.itm(4)} -attr xrf 19176 -attr oid 558 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2.itm}
load net {slc(ACC_GX:for:acc#11.psp.sva).itm(0)} -attr vt d
load net {slc(ACC_GX:for:acc#11.psp.sva).itm(1)} -attr vt d
load net {slc(ACC_GX:for:acc#11.psp.sva).itm(2)} -attr vt d
load net {slc(ACC_GX:for:acc#11.psp.sva).itm(3)} -attr vt d
load netBundle {slc(ACC_GX:for:acc#11.psp.sva).itm} 4 {slc(ACC_GX:for:acc#11.psp.sva).itm(0)} {slc(ACC_GX:for:acc#11.psp.sva).itm(1)} {slc(ACC_GX:for:acc#11.psp.sva).itm(2)} {slc(ACC_GX:for:acc#11.psp.sva).itm(3)} -attr xrf 19177 -attr oid 559 -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#11.psp.sva).itm}
load net {clk} -attr xrf 19178 -attr oid 560
load net {clk} -port {clk} -attr xrf 19179 -attr oid 561
load net {en} -attr xrf 19180 -attr oid 562
load net {en} -port {en} -attr xrf 19181 -attr oid 563
load net {arst_n} -attr xrf 19182 -attr oid 564
load net {arst_n} -port {arst_n} -attr xrf 19183 -attr oid 565
load net {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 19184 -attr oid 566 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(0)} -port {vin:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(1)} -port {vin:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(2)} -port {vin:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(3)} -port {vin:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(4)} -port {vin:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(5)} -port {vin:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(6)} -port {vin:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(7)} -port {vin:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(8)} -port {vin:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(9)} -port {vin:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(10)} -port {vin:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(11)} -port {vin:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(12)} -port {vin:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(13)} -port {vin:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(14)} -port {vin:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(15)} -port {vin:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(16)} -port {vin:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(17)} -port {vin:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(18)} -port {vin:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(19)} -port {vin:rsc:mgc_in_wire.d(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(20)} -port {vin:rsc:mgc_in_wire.d(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(21)} -port {vin:rsc:mgc_in_wire.d(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(22)} -port {vin:rsc:mgc_in_wire.d(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(23)} -port {vin:rsc:mgc_in_wire.d(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(24)} -port {vin:rsc:mgc_in_wire.d(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(25)} -port {vin:rsc:mgc_in_wire.d(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(26)} -port {vin:rsc:mgc_in_wire.d(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(27)} -port {vin:rsc:mgc_in_wire.d(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(28)} -port {vin:rsc:mgc_in_wire.d(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(29)} -port {vin:rsc:mgc_in_wire.d(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(30)} -port {vin:rsc:mgc_in_wire.d(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(31)} -port {vin:rsc:mgc_in_wire.d(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(32)} -port {vin:rsc:mgc_in_wire.d(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(33)} -port {vin:rsc:mgc_in_wire.d(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(34)} -port {vin:rsc:mgc_in_wire.d(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(35)} -port {vin:rsc:mgc_in_wire.d(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(36)} -port {vin:rsc:mgc_in_wire.d(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(37)} -port {vin:rsc:mgc_in_wire.d(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(38)} -port {vin:rsc:mgc_in_wire.d(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(39)} -port {vin:rsc:mgc_in_wire.d(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(40)} -port {vin:rsc:mgc_in_wire.d(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(41)} -port {vin:rsc:mgc_in_wire.d(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(42)} -port {vin:rsc:mgc_in_wire.d(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(43)} -port {vin:rsc:mgc_in_wire.d(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(44)} -port {vin:rsc:mgc_in_wire.d(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(45)} -port {vin:rsc:mgc_in_wire.d(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(46)} -port {vin:rsc:mgc_in_wire.d(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(47)} -port {vin:rsc:mgc_in_wire.d(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(48)} -port {vin:rsc:mgc_in_wire.d(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(49)} -port {vin:rsc:mgc_in_wire.d(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(50)} -port {vin:rsc:mgc_in_wire.d(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(51)} -port {vin:rsc:mgc_in_wire.d(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(52)} -port {vin:rsc:mgc_in_wire.d(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(53)} -port {vin:rsc:mgc_in_wire.d(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(54)} -port {vin:rsc:mgc_in_wire.d(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(55)} -port {vin:rsc:mgc_in_wire.d(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(56)} -port {vin:rsc:mgc_in_wire.d(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(57)} -port {vin:rsc:mgc_in_wire.d(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(58)} -port {vin:rsc:mgc_in_wire.d(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(59)} -port {vin:rsc:mgc_in_wire.d(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(60)} -port {vin:rsc:mgc_in_wire.d(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(61)} -port {vin:rsc:mgc_in_wire.d(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(62)} -port {vin:rsc:mgc_in_wire.d(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(63)} -port {vin:rsc:mgc_in_wire.d(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(64)} -port {vin:rsc:mgc_in_wire.d(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(65)} -port {vin:rsc:mgc_in_wire.d(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(66)} -port {vin:rsc:mgc_in_wire.d(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(67)} -port {vin:rsc:mgc_in_wire.d(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(68)} -port {vin:rsc:mgc_in_wire.d(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(69)} -port {vin:rsc:mgc_in_wire.d(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(70)} -port {vin:rsc:mgc_in_wire.d(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(71)} -port {vin:rsc:mgc_in_wire.d(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(72)} -port {vin:rsc:mgc_in_wire.d(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(73)} -port {vin:rsc:mgc_in_wire.d(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(74)} -port {vin:rsc:mgc_in_wire.d(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(75)} -port {vin:rsc:mgc_in_wire.d(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(76)} -port {vin:rsc:mgc_in_wire.d(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(77)} -port {vin:rsc:mgc_in_wire.d(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(78)} -port {vin:rsc:mgc_in_wire.d(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(79)} -port {vin:rsc:mgc_in_wire.d(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(80)} -port {vin:rsc:mgc_in_wire.d(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(81)} -port {vin:rsc:mgc_in_wire.d(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(82)} -port {vin:rsc:mgc_in_wire.d(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(83)} -port {vin:rsc:mgc_in_wire.d(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(84)} -port {vin:rsc:mgc_in_wire.d(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(85)} -port {vin:rsc:mgc_in_wire.d(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(86)} -port {vin:rsc:mgc_in_wire.d(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(87)} -port {vin:rsc:mgc_in_wire.d(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(88)} -port {vin:rsc:mgc_in_wire.d(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d(89)} -port {vin:rsc:mgc_in_wire.d(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d} 90 {vin:rsc:mgc_in_wire.d(0)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(89)} -attr xrf 19185 -attr oid 567 -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d} 30 {vout:rsc:mgc_out_stdreg.d(0)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(29)} -attr xrf 19186 -attr oid 568 -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(0)} -port {vout:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -port {vout:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -port {vout:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -port {vout:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -port {vout:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -port {vout:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -port {vout:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -port {vout:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -port {vout:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -port {vout:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -port {vout:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -port {vout:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -port {vout:rsc:mgc_out_stdreg.d(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -port {vout:rsc:mgc_out_stdreg.d(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -port {vout:rsc:mgc_out_stdreg.d(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -port {vout:rsc:mgc_out_stdreg.d(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -port {vout:rsc:mgc_out_stdreg.d(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -port {vout:rsc:mgc_out_stdreg.d(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -port {vout:rsc:mgc_out_stdreg.d(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -port {vout:rsc:mgc_out_stdreg.d(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -port {vout:rsc:mgc_out_stdreg.d(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -port {vout:rsc:mgc_out_stdreg.d(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -port {vout:rsc:mgc_out_stdreg.d(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -port {vout:rsc:mgc_out_stdreg.d(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -port {vout:rsc:mgc_out_stdreg.d(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -port {vout:rsc:mgc_out_stdreg.d(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -port {vout:rsc:mgc_out_stdreg.d(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -port {vout:rsc:mgc_out_stdreg.d(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -port {vout:rsc:mgc_out_stdreg.d(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -port {vout:rsc:mgc_out_stdreg.d(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load inst "ACC_GY:for:rshift.rg" "mgc_Altera-Cyclone-III-6_beh_psr.mgc_shift_r(90,0,7,10)" "INTERFACE" -attr xrf 19187 -attr oid 569 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.rg} -attr area 282.911940 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_shift_r(90,0,7,10)"
load net {regs.operator[]#3:slc(regs.regs).cse.sva(0)} -pin  "ACC_GY:for:rshift.rg" {a(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(1)} -pin  "ACC_GY:for:rshift.rg" {a(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(2)} -pin  "ACC_GY:for:rshift.rg" {a(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(3)} -pin  "ACC_GY:for:rshift.rg" {a(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(4)} -pin  "ACC_GY:for:rshift.rg" {a(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(5)} -pin  "ACC_GY:for:rshift.rg" {a(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(6)} -pin  "ACC_GY:for:rshift.rg" {a(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(7)} -pin  "ACC_GY:for:rshift.rg" {a(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(8)} -pin  "ACC_GY:for:rshift.rg" {a(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(9)} -pin  "ACC_GY:for:rshift.rg" {a(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -pin  "ACC_GY:for:rshift.rg" {a(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -pin  "ACC_GY:for:rshift.rg" {a(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -pin  "ACC_GY:for:rshift.rg" {a(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -pin  "ACC_GY:for:rshift.rg" {a(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "ACC_GY:for:rshift.rg" {a(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "ACC_GY:for:rshift.rg" {a(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "ACC_GY:for:rshift.rg" {a(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "ACC_GY:for:rshift.rg" {a(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:rshift.rg" {a(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:rshift.rg" {a(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "ACC_GY:for:rshift.rg" {a(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "ACC_GY:for:rshift.rg" {a(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "ACC_GY:for:rshift.rg" {a(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "ACC_GY:for:rshift.rg" {a(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "ACC_GY:for:rshift.rg" {a(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "ACC_GY:for:rshift.rg" {a(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "ACC_GY:for:rshift.rg" {a(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "ACC_GY:for:rshift.rg" {a(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:rshift.rg" {a(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:rshift.rg" {a(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:rshift.rg" {a(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:rshift.rg" {a(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:rshift.rg" {a(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:rshift.rg" {a(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:rshift.rg" {a(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:rshift.rg" {a(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:rshift.rg" {a(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:rshift.rg" {a(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:rshift.rg" {a(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:rshift.rg" {a(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:rshift.rg" {a(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:rshift.rg" {a(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:rshift.rg" {a(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:rshift.rg" {a(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:rshift.rg" {a(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:rshift.rg" {a(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:rshift.rg" {a(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:rshift.rg" {a(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:rshift.rg" {a(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:rshift.rg" {a(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:rshift.rg" {a(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:rshift.rg" {a(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "ACC_GY:for:rshift.rg" {a(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "ACC_GY:for:rshift.rg" {a(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "ACC_GY:for:rshift.rg" {a(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "ACC_GY:for:rshift.rg" {a(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "ACC_GY:for:rshift.rg" {a(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "ACC_GY:for:rshift.rg" {a(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "ACC_GY:for:rshift.rg" {a(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "ACC_GY:for:rshift.rg" {a(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:rshift.rg" {a(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:rshift.rg" {a(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "ACC_GY:for:rshift.rg" {a(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "ACC_GY:for:rshift.rg" {a(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "ACC_GY:for:rshift.rg" {a(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "ACC_GY:for:rshift.rg" {a(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -pin  "ACC_GY:for:rshift.rg" {a(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -pin  "ACC_GY:for:rshift.rg" {a(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -pin  "ACC_GY:for:rshift.rg" {a(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -pin  "ACC_GY:for:rshift.rg" {a(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(70)} -pin  "ACC_GY:for:rshift.rg" {a(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(71)} -pin  "ACC_GY:for:rshift.rg" {a(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(72)} -pin  "ACC_GY:for:rshift.rg" {a(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(73)} -pin  "ACC_GY:for:rshift.rg" {a(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(74)} -pin  "ACC_GY:for:rshift.rg" {a(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(75)} -pin  "ACC_GY:for:rshift.rg" {a(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(76)} -pin  "ACC_GY:for:rshift.rg" {a(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(77)} -pin  "ACC_GY:for:rshift.rg" {a(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(78)} -pin  "ACC_GY:for:rshift.rg" {a(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(79)} -pin  "ACC_GY:for:rshift.rg" {a(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(80)} -pin  "ACC_GY:for:rshift.rg" {a(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(81)} -pin  "ACC_GY:for:rshift.rg" {a(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(82)} -pin  "ACC_GY:for:rshift.rg" {a(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(83)} -pin  "ACC_GY:for:rshift.rg" {a(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(84)} -pin  "ACC_GY:for:rshift.rg" {a(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(85)} -pin  "ACC_GY:for:rshift.rg" {a(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(86)} -pin  "ACC_GY:for:rshift.rg" {a(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(87)} -pin  "ACC_GY:for:rshift.rg" {a(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(88)} -pin  "ACC_GY:for:rshift.rg" {a(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(89)} -pin  "ACC_GY:for:rshift.rg" {a(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {GND} -pin  "ACC_GY:for:rshift.rg" {s(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#11.psp.sva(0)} -pin  "ACC_GY:for:rshift.rg" {s(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#2.itm(0)} -pin  "ACC_GY:for:rshift.rg" {s(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#2.itm(1)} -pin  "ACC_GY:for:rshift.rg" {s(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#2.itm(2)} -pin  "ACC_GY:for:rshift.rg" {s(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#2.itm(3)} -pin  "ACC_GY:for:rshift.rg" {s(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:acc#2.itm(4)} -pin  "ACC_GY:for:rshift.rg" {s(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc.itm}
load net {ACC_GY:for:rshift.itm(0)} -pin  "ACC_GY:for:rshift.rg" {z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(1)} -pin  "ACC_GY:for:rshift.rg" {z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(2)} -pin  "ACC_GY:for:rshift.rg" {z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(3)} -pin  "ACC_GY:for:rshift.rg" {z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(4)} -pin  "ACC_GY:for:rshift.rg" {z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(5)} -pin  "ACC_GY:for:rshift.rg" {z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(6)} -pin  "ACC_GY:for:rshift.rg" {z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(7)} -pin  "ACC_GY:for:rshift.rg" {z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(8)} -pin  "ACC_GY:for:rshift.rg" {z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(9)} -pin  "ACC_GY:for:rshift.rg" {z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load inst "ACC_GX:for:rshift.rg" "mgc_Altera-Cyclone-III-6_beh_psr.mgc_shift_r(90,0,7,10)" "INTERFACE" -attr xrf 19188 -attr oid 570 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.rg} -attr area 282.911940 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_shift_r(90,0,7,10)"
load net {regs.operator[]:slc(regs.regs).cse.sva(0)} -pin  "ACC_GX:for:rshift.rg" {a(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(1)} -pin  "ACC_GX:for:rshift.rg" {a(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(2)} -pin  "ACC_GX:for:rshift.rg" {a(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(3)} -pin  "ACC_GX:for:rshift.rg" {a(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(4)} -pin  "ACC_GX:for:rshift.rg" {a(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(5)} -pin  "ACC_GX:for:rshift.rg" {a(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(6)} -pin  "ACC_GX:for:rshift.rg" {a(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(7)} -pin  "ACC_GX:for:rshift.rg" {a(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(8)} -pin  "ACC_GX:for:rshift.rg" {a(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(9)} -pin  "ACC_GX:for:rshift.rg" {a(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -pin  "ACC_GX:for:rshift.rg" {a(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -pin  "ACC_GX:for:rshift.rg" {a(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -pin  "ACC_GX:for:rshift.rg" {a(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -pin  "ACC_GX:for:rshift.rg" {a(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "ACC_GX:for:rshift.rg" {a(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "ACC_GX:for:rshift.rg" {a(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "ACC_GX:for:rshift.rg" {a(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "ACC_GX:for:rshift.rg" {a(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:rshift.rg" {a(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:rshift.rg" {a(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "ACC_GX:for:rshift.rg" {a(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "ACC_GX:for:rshift.rg" {a(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "ACC_GX:for:rshift.rg" {a(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "ACC_GX:for:rshift.rg" {a(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "ACC_GX:for:rshift.rg" {a(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "ACC_GX:for:rshift.rg" {a(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "ACC_GX:for:rshift.rg" {a(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "ACC_GX:for:rshift.rg" {a(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:rshift.rg" {a(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:rshift.rg" {a(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:rshift.rg" {a(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:rshift.rg" {a(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:rshift.rg" {a(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:rshift.rg" {a(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:rshift.rg" {a(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:rshift.rg" {a(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:rshift.rg" {a(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:rshift.rg" {a(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:rshift.rg" {a(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:rshift.rg" {a(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:rshift.rg" {a(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:rshift.rg" {a(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:rshift.rg" {a(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:rshift.rg" {a(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:rshift.rg" {a(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:rshift.rg" {a(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:rshift.rg" {a(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:rshift.rg" {a(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:rshift.rg" {a(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:rshift.rg" {a(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:rshift.rg" {a(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:rshift.rg" {a(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "ACC_GX:for:rshift.rg" {a(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "ACC_GX:for:rshift.rg" {a(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "ACC_GX:for:rshift.rg" {a(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "ACC_GX:for:rshift.rg" {a(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "ACC_GX:for:rshift.rg" {a(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "ACC_GX:for:rshift.rg" {a(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "ACC_GX:for:rshift.rg" {a(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "ACC_GX:for:rshift.rg" {a(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:rshift.rg" {a(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:rshift.rg" {a(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "ACC_GX:for:rshift.rg" {a(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "ACC_GX:for:rshift.rg" {a(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "ACC_GX:for:rshift.rg" {a(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "ACC_GX:for:rshift.rg" {a(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -pin  "ACC_GX:for:rshift.rg" {a(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -pin  "ACC_GX:for:rshift.rg" {a(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -pin  "ACC_GX:for:rshift.rg" {a(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -pin  "ACC_GX:for:rshift.rg" {a(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(70)} -pin  "ACC_GX:for:rshift.rg" {a(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(71)} -pin  "ACC_GX:for:rshift.rg" {a(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(72)} -pin  "ACC_GX:for:rshift.rg" {a(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(73)} -pin  "ACC_GX:for:rshift.rg" {a(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(74)} -pin  "ACC_GX:for:rshift.rg" {a(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(75)} -pin  "ACC_GX:for:rshift.rg" {a(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(76)} -pin  "ACC_GX:for:rshift.rg" {a(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(77)} -pin  "ACC_GX:for:rshift.rg" {a(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(78)} -pin  "ACC_GX:for:rshift.rg" {a(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(79)} -pin  "ACC_GX:for:rshift.rg" {a(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(80)} -pin  "ACC_GX:for:rshift.rg" {a(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(81)} -pin  "ACC_GX:for:rshift.rg" {a(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(82)} -pin  "ACC_GX:for:rshift.rg" {a(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(83)} -pin  "ACC_GX:for:rshift.rg" {a(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(84)} -pin  "ACC_GX:for:rshift.rg" {a(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(85)} -pin  "ACC_GX:for:rshift.rg" {a(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(86)} -pin  "ACC_GX:for:rshift.rg" {a(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(87)} -pin  "ACC_GX:for:rshift.rg" {a(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(88)} -pin  "ACC_GX:for:rshift.rg" {a(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(89)} -pin  "ACC_GX:for:rshift.rg" {a(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {GND} -pin  "ACC_GX:for:rshift.rg" {s(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#11.psp.sva(0)} -pin  "ACC_GX:for:rshift.rg" {s(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#2.itm(0)} -pin  "ACC_GX:for:rshift.rg" {s(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#2.itm(1)} -pin  "ACC_GX:for:rshift.rg" {s(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#2.itm(2)} -pin  "ACC_GX:for:rshift.rg" {s(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#2.itm(3)} -pin  "ACC_GX:for:rshift.rg" {s(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:acc#2.itm(4)} -pin  "ACC_GX:for:rshift.rg" {s(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc.itm}
load net {ACC_GX:for:rshift.itm(0)} -pin  "ACC_GX:for:rshift.rg" {z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(1)} -pin  "ACC_GX:for:rshift.rg" {z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(2)} -pin  "ACC_GX:for:rshift.rg" {z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(3)} -pin  "ACC_GX:for:rshift.rg" {z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(4)} -pin  "ACC_GX:for:rshift.rg" {z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(5)} -pin  "ACC_GX:for:rshift.rg" {z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(6)} -pin  "ACC_GX:for:rshift.rg" {z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(7)} -pin  "ACC_GX:for:rshift.rg" {z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(8)} -pin  "ACC_GX:for:rshift.rg" {z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(9)} -pin  "ACC_GX:for:rshift.rg" {z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load inst "FRAME:or" "or(2,10)" "INTERFACE" -attr xrf 19189 -attr oid 571 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or} -attr area 7.298324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(10,2)"
load net {FRAME:ac_int:cctor#15.sva(0)} -pin  "FRAME:or" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#4.itm}
load net {FRAME:ac_int:cctor#15.sva(1)} -pin  "FRAME:or" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#4.itm}
load net {FRAME:ac_int:cctor#15.sva(2)} -pin  "FRAME:or" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#4.itm}
load net {FRAME:ac_int:cctor#15.sva(3)} -pin  "FRAME:or" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#4.itm}
load net {FRAME:ac_int:cctor#15.sva(4)} -pin  "FRAME:or" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#4.itm}
load net {FRAME:ac_int:cctor#15.sva(5)} -pin  "FRAME:or" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#4.itm}
load net {FRAME:ac_int:cctor#15.sva(6)} -pin  "FRAME:or" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#4.itm}
load net {FRAME:ac_int:cctor#15.sva(7)} -pin  "FRAME:or" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#4.itm}
load net {FRAME:ac_int:cctor#15.sva(8)} -pin  "FRAME:or" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#4.itm}
load net {FRAME:ac_int:cctor#15.sva(9)} -pin  "FRAME:or" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#4.itm}
load net {FRAME:ac_int:cctor#15.sva(10)} -pin  "FRAME:or" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {FRAME:ac_int:cctor#15.sva(11)} -pin  "FRAME:or" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {FRAME:ac_int:cctor#15.sva(12)} -pin  "FRAME:or" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {FRAME:ac_int:cctor#15.sva(13)} -pin  "FRAME:or" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {FRAME:ac_int:cctor#15.sva(14)} -pin  "FRAME:or" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {FRAME:ac_int:cctor#15.sva(15)} -pin  "FRAME:or" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:or" {A1(6)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:or" {A1(7)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:or" {A1(8)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {GND} -pin  "FRAME:or" {A1(9)} -attr @path {/edge_detect/edge_detect:core/conc.itm}
load net {FRAME:or.itm(0)} -pin  "FRAME:or" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(1)} -pin  "FRAME:or" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(2)} -pin  "FRAME:or" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(3)} -pin  "FRAME:or" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(4)} -pin  "FRAME:or" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(5)} -pin  "FRAME:or" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(6)} -pin  "FRAME:or" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(7)} -pin  "FRAME:or" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(8)} -pin  "FRAME:or" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load net {FRAME:or.itm(9)} -pin  "FRAME:or" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or.itm}
load inst "FRAME:or#3" "or(2,6)" "INTERFACE" -attr xrf 19190 -attr oid 572 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3} -attr area 4.378994 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(6,2)"
load net {FRAME:ac_int:cctor#15.sva(0)} -pin  "FRAME:or#3" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#3.itm}
load net {FRAME:ac_int:cctor#15.sva(1)} -pin  "FRAME:or#3" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#3.itm}
load net {FRAME:ac_int:cctor#15.sva(2)} -pin  "FRAME:or#3" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#3.itm}
load net {FRAME:ac_int:cctor#15.sva(3)} -pin  "FRAME:or#3" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#3.itm}
load net {FRAME:ac_int:cctor#15.sva(4)} -pin  "FRAME:or#3" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#3.itm}
load net {FRAME:ac_int:cctor#15.sva(5)} -pin  "FRAME:or#3" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#3.itm}
load net {FRAME:ac_int:cctor#15.sva(10)} -pin  "FRAME:or#3" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#1.itm}
load net {FRAME:ac_int:cctor#15.sva(11)} -pin  "FRAME:or#3" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#1.itm}
load net {FRAME:ac_int:cctor#15.sva(12)} -pin  "FRAME:or#3" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#1.itm}
load net {FRAME:ac_int:cctor#15.sva(13)} -pin  "FRAME:or#3" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#1.itm}
load net {FRAME:ac_int:cctor#15.sva(14)} -pin  "FRAME:or#3" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#1.itm}
load net {FRAME:ac_int:cctor#15.sva(15)} -pin  "FRAME:or#3" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(FRAME:ac_int:cctor#15.sva)#1.itm}
load net {FRAME:or#3.itm(0)} -pin  "FRAME:or#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(1)} -pin  "FRAME:or#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(2)} -pin  "FRAME:or#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(3)} -pin  "FRAME:or#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(4)} -pin  "FRAME:or#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load net {FRAME:or#3.itm(5)} -pin  "FRAME:or#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:or#3.itm}
load inst "nand#2" "nand(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nand#2} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {exit:ACC3.sva#2.st#2} -pin  "nand#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva#2.st#2}
load net {exit:ACC_GX#1.lpi#1.dfm.st#2} -pin  "nand#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm.st#2}
load net {nand#2.itm} -pin  "nand#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nand#2.itm}
load inst "nand#3" "nand(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nand#3} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {exit:SHIFT.lpi#1.dfm.st#2} -pin  "nand#3" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm.st#2}
load net {main.stage_0#3} -pin  "nand#3" {A1(0)} -attr @path {/edge_detect/edge_detect:core/main.stage_0#3}
load net {nand#3.itm} -pin  "nand#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nand#3.itm}
load inst "or#70" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#70} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {nand#2.itm} -pin  "or#70" {A0(0)} -attr @path {/edge_detect/edge_detect:core/nand#2.itm}
load net {nand#3.itm} -pin  "or#70" {A1(0)} -attr @path {/edge_detect/edge_detect:core/nand#3.itm}
load net {or#70.itm} -pin  "or#70" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#70.itm}
load inst "mux" "mux(2,30)" "INTERFACE" -attr xrf 19191 -attr oid 573 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux} -attr area 27.583690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(30,1,2)"
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "mux" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "mux" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "mux" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "mux" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "mux" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "mux" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "mux" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "mux" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "mux" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "mux" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "mux" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "mux" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "mux" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "mux" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "mux" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "mux" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "mux" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "mux" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "mux" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "mux" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "mux" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "mux" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "mux" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "mux" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "mux" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "mux" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "mux" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "mux" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "mux" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "mux" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {FRAME:ac_int:cctor#15.sva(0)} -pin  "mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(1)} -pin  "mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(2)} -pin  "mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(3)} -pin  "mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(4)} -pin  "mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(5)} -pin  "mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(6)} -pin  "mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(7)} -pin  "mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(8)} -pin  "mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(9)} -pin  "mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or#3.itm(0)} -pin  "mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or#3.itm(1)} -pin  "mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or#3.itm(2)} -pin  "mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or#3.itm(3)} -pin  "mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or#3.itm(4)} -pin  "mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or#3.itm(5)} -pin  "mux" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(6)} -pin  "mux" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(7)} -pin  "mux" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(8)} -pin  "mux" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:ac_int:cctor#15.sva(9)} -pin  "mux" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or.itm(0)} -pin  "mux" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or.itm(1)} -pin  "mux" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or.itm(2)} -pin  "mux" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or.itm(3)} -pin  "mux" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or.itm(4)} -pin  "mux" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or.itm(5)} -pin  "mux" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or.itm(6)} -pin  "mux" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or.itm(7)} -pin  "mux" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or.itm(8)} -pin  "mux" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {FRAME:or.itm(9)} -pin  "mux" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#21.itm}
load net {or#70.itm} -pin  "mux" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#70.itm}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(10)} -pin  "mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(11)} -pin  "mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(12)} -pin  "mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(13)} -pin  "mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(14)} -pin  "mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(15)} -pin  "mux" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(16)} -pin  "mux" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(17)} -pin  "mux" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(18)} -pin  "mux" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(19)} -pin  "mux" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(20)} -pin  "mux" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(21)} -pin  "mux" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(22)} -pin  "mux" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(23)} -pin  "mux" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(24)} -pin  "mux" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(25)} -pin  "mux" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(26)} -pin  "mux" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(27)} -pin  "mux" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(28)} -pin  "mux" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(29)} -pin  "mux" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load inst "reg(vout:rsc:mgc_out_stdreg.d)" "reg(30,1,1,-1,0)" "INTERFACE" -attr xrf 19192 -attr oid 574 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(vout:rsc:mgc_out_stdreg.d)}
load net {mux.itm(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {mux.itm(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux.itm}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {GND} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/C0_30}
load net {clk} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 19193 -attr oid 575 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {vout:rsc:mgc_out_stdreg.d(0)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(1)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(2)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(3)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(4)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(5)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(6)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(7)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(8)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(9)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(10)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(11)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(12)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(13)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(14)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(15)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(16)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(17)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(18)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(19)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(20)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(21)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(22)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(23)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(24)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(25)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(26)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(27)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(28)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d(29)} -pin  "reg(vout:rsc:mgc_out_stdreg.d)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vout:rsc:mgc_out_stdreg.d}
load inst "FRAME:acc#32" "add(15,0,14,0,16)" "INTERFACE" -attr xrf 19194 -attr oid 576 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32} -attr area 16.201524 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,14,0,16)"
load net {acc#8.psp.sva(16)} -pin  "FRAME:acc#32" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {GND} -pin  "FRAME:acc#32" {A(1)} -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {acc#8.psp.sva(16)} -pin  "FRAME:acc#32" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {GND} -pin  "FRAME:acc#32" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {acc#8.psp.sva(16)} -pin  "FRAME:acc#32" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {GND} -pin  "FRAME:acc#32" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {acc#8.psp.sva(16)} -pin  "FRAME:acc#32" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {GND} -pin  "FRAME:acc#32" {A(7)} -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {acc#8.psp.sva(16)} -pin  "FRAME:acc#32" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {GND} -pin  "FRAME:acc#32" {A(9)} -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {acc#8.psp.sva(16)} -pin  "FRAME:acc#32" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {GND} -pin  "FRAME:acc#32" {A(11)} -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {acc#8.psp.sva(16)} -pin  "FRAME:acc#32" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {GND} -pin  "FRAME:acc#32" {A(13)} -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {acc#8.psp.sva(16)} -pin  "FRAME:acc#32" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#308.itm}
load net {acc#8.psp.sva(15)} -pin  "FRAME:acc#32" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {acc#8.psp.sva(15)} -pin  "FRAME:acc#32" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {GND} -pin  "FRAME:acc#32" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {acc#8.psp.sva(15)} -pin  "FRAME:acc#32" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {GND} -pin  "FRAME:acc#32" {B(4)} -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {acc#8.psp.sva(15)} -pin  "FRAME:acc#32" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {GND} -pin  "FRAME:acc#32" {B(6)} -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {acc#8.psp.sva(15)} -pin  "FRAME:acc#32" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {GND} -pin  "FRAME:acc#32" {B(8)} -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {acc#8.psp.sva(15)} -pin  "FRAME:acc#32" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {GND} -pin  "FRAME:acc#32" {B(10)} -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {acc#8.psp.sva(15)} -pin  "FRAME:acc#32" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {GND} -pin  "FRAME:acc#32" {B(12)} -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {acc#8.psp.sva(15)} -pin  "FRAME:acc#32" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#309.itm}
load net {FRAME:acc#32.itm(0)} -pin  "FRAME:acc#32" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(1)} -pin  "FRAME:acc#32" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(2)} -pin  "FRAME:acc#32" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(3)} -pin  "FRAME:acc#32" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(4)} -pin  "FRAME:acc#32" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(5)} -pin  "FRAME:acc#32" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(6)} -pin  "FRAME:acc#32" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(7)} -pin  "FRAME:acc#32" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(8)} -pin  "FRAME:acc#32" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(9)} -pin  "FRAME:acc#32" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(10)} -pin  "FRAME:acc#32" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(11)} -pin  "FRAME:acc#32" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(12)} -pin  "FRAME:acc#32" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(13)} -pin  "FRAME:acc#32" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(14)} -pin  "FRAME:acc#32" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(15)} -pin  "FRAME:acc#32" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load inst "reg(FRAME:acc#32.itm#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19195 -attr oid 577 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:acc#32.itm#1)}
load net {FRAME:acc#32.itm(0)} -pin  "reg(FRAME:acc#32.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(1)} -pin  "reg(FRAME:acc#32.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(2)} -pin  "reg(FRAME:acc#32.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(3)} -pin  "reg(FRAME:acc#32.itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(4)} -pin  "reg(FRAME:acc#32.itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(5)} -pin  "reg(FRAME:acc#32.itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(6)} -pin  "reg(FRAME:acc#32.itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(7)} -pin  "reg(FRAME:acc#32.itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(8)} -pin  "reg(FRAME:acc#32.itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(9)} -pin  "reg(FRAME:acc#32.itm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(10)} -pin  "reg(FRAME:acc#32.itm#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(11)} -pin  "reg(FRAME:acc#32.itm#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(12)} -pin  "reg(FRAME:acc#32.itm#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(13)} -pin  "reg(FRAME:acc#32.itm#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(14)} -pin  "reg(FRAME:acc#32.itm#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {FRAME:acc#32.itm(15)} -pin  "reg(FRAME:acc#32.itm#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(FRAME:acc#32.itm#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(FRAME:acc#32.itm#1)" {clk} -attr xrf 19196 -attr oid 578 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:acc#32.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:acc#32.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:acc#32.itm#1(0)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(1)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(2)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(3)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(4)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(5)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(6)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(7)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(8)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(9)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(10)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(11)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(12)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(13)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(14)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(15)} -pin  "reg(FRAME:acc#32.itm#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load inst "reg(FRAME:slc(acc.idiv#2)#85.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19197 -attr oid 579 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:slc(acc.idiv#2)#85.itm#1)}
load net {acc#8.psp.sva(14)} -pin  "reg(FRAME:slc(acc.idiv#2)#85.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#13.itm}
load net {GND} -pin  "reg(FRAME:slc(acc.idiv#2)#85.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(FRAME:slc(acc.idiv#2)#85.itm#1)" {clk} -attr xrf 19198 -attr oid 580 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:slc(acc.idiv#2)#85.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:slc(acc.idiv#2)#85.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:slc(acc.idiv#2)#85.itm#1} -pin  "reg(FRAME:slc(acc.idiv#2)#85.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc(acc.idiv#2)#85.itm#1}
load inst "reg(FRAME:slc(acc.idiv#2)#67.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19199 -attr oid 581 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:slc(acc.idiv#2)#67.itm#1)}
load net {acc#8.psp.sva(10)} -pin  "reg(FRAME:slc(acc.idiv#2)#67.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#11.itm}
load net {GND} -pin  "reg(FRAME:slc(acc.idiv#2)#67.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(FRAME:slc(acc.idiv#2)#67.itm#1)" {clk} -attr xrf 19200 -attr oid 582 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:slc(acc.idiv#2)#67.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:slc(acc.idiv#2)#67.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:slc(acc.idiv#2)#67.itm#1} -pin  "reg(FRAME:slc(acc.idiv#2)#67.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc(acc.idiv#2)#67.itm#1}
load inst "FRAME:acc#20" "add(5,0,4,0,6)" "INTERFACE" -attr xrf 19201 -attr oid 583 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#20} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6)"
load net {PWR} -pin  "FRAME:acc#20" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#312.itm}
load net {acc#8.psp.sva(5)} -pin  "FRAME:acc#20" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#312.itm}
load net {acc#8.psp.sva(5)} -pin  "FRAME:acc#20" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#312.itm}
load net {GND} -pin  "FRAME:acc#20" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#312.itm}
load net {acc#8.psp.sva(5)} -pin  "FRAME:acc#20" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#312.itm}
load net {acc#8.psp.sva(4)} -pin  "FRAME:acc#20" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#131.itm}
load net {acc#8.psp.sva(2)} -pin  "FRAME:acc#20" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#131.itm}
load net {acc#8.psp.sva(3)} -pin  "FRAME:acc#20" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#131.itm}
load net {acc#8.psp.sva(4)} -pin  "FRAME:acc#20" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#131.itm}
load net {FRAME:acc#20.itm(0)} -pin  "FRAME:acc#20" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(1)} -pin  "FRAME:acc#20" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(2)} -pin  "FRAME:acc#20" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(3)} -pin  "FRAME:acc#20" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(4)} -pin  "FRAME:acc#20" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#20.itm}
load net {FRAME:acc#20.itm(5)} -pin  "FRAME:acc#20" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#20.itm}
load inst "FRAME:acc#22" "add(6,0,6,0,7)" "INTERFACE" -attr xrf 19202 -attr oid 584 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#22} -attr area 7.275998 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,0,7)"
load net {PWR} -pin  "FRAME:acc#22" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#311.itm}
load net {FRAME:acc#20.itm(1)} -pin  "FRAME:acc#22" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#311.itm}
load net {FRAME:acc#20.itm(2)} -pin  "FRAME:acc#22" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#311.itm}
load net {FRAME:acc#20.itm(3)} -pin  "FRAME:acc#22" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#311.itm}
load net {FRAME:acc#20.itm(4)} -pin  "FRAME:acc#22" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#311.itm}
load net {FRAME:acc#20.itm(5)} -pin  "FRAME:acc#22" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#311.itm}
load net {FRAME:acc#16.itm(3)} -pin  "FRAME:acc#22" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#313.itm}
load net {acc#8.psp.sva(6)} -pin  "FRAME:acc#22" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#313.itm}
load net {GND} -pin  "FRAME:acc#22" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#313.itm}
load net {acc#8.psp.sva(6)} -pin  "FRAME:acc#22" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#313.itm}
load net {GND} -pin  "FRAME:acc#22" {B(4)} -attr @path {/edge_detect/edge_detect:core/conc#313.itm}
load net {acc#8.psp.sva(6)} -pin  "FRAME:acc#22" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#313.itm}
load net {FRAME:acc#22.itm(0)} -pin  "FRAME:acc#22" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#22.itm}
load net {FRAME:acc#22.itm(1)} -pin  "FRAME:acc#22" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#22.itm}
load net {FRAME:acc#22.itm(2)} -pin  "FRAME:acc#22" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#22.itm}
load net {FRAME:acc#22.itm(3)} -pin  "FRAME:acc#22" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#22.itm}
load net {FRAME:acc#22.itm(4)} -pin  "FRAME:acc#22" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#22.itm}
load net {FRAME:acc#22.itm(5)} -pin  "FRAME:acc#22" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#22.itm}
load net {FRAME:acc#22.itm(6)} -pin  "FRAME:acc#22" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#22.itm}
load inst "FRAME:acc#24" "add(8,-1,7,0,8)" "INTERFACE" -attr xrf 19203 -attr oid 585 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#24} -attr area 9.262368 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,0,9)"
load net {PWR} -pin  "FRAME:acc#24" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#310.itm}
load net {acc#8.psp.sva(8)} -pin  "FRAME:acc#24" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#310.itm}
load net {GND} -pin  "FRAME:acc#24" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#310.itm}
load net {acc#8.psp.sva(8)} -pin  "FRAME:acc#24" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#310.itm}
load net {GND} -pin  "FRAME:acc#24" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#310.itm}
load net {acc#8.psp.sva(8)} -pin  "FRAME:acc#24" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#310.itm}
load net {GND} -pin  "FRAME:acc#24" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#310.itm}
load net {acc#8.psp.sva(8)} -pin  "FRAME:acc#24" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#310.itm}
load net {acc.imod#7.sva(1)} -pin  "FRAME:acc#24" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#138.itm}
load net {FRAME:acc#22.itm(1)} -pin  "FRAME:acc#24" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#138.itm}
load net {FRAME:acc#22.itm(2)} -pin  "FRAME:acc#24" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#138.itm}
load net {FRAME:acc#22.itm(3)} -pin  "FRAME:acc#24" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#138.itm}
load net {FRAME:acc#22.itm(4)} -pin  "FRAME:acc#24" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#138.itm}
load net {FRAME:acc#22.itm(5)} -pin  "FRAME:acc#24" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#138.itm}
load net {FRAME:acc#22.itm(6)} -pin  "FRAME:acc#24" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#138.itm}
load net {FRAME:acc#24.itm(0)} -pin  "FRAME:acc#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(1)} -pin  "FRAME:acc#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(2)} -pin  "FRAME:acc#24" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(3)} -pin  "FRAME:acc#24" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(4)} -pin  "FRAME:acc#24" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(5)} -pin  "FRAME:acc#24" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(6)} -pin  "FRAME:acc#24" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#24.itm}
load net {FRAME:acc#24.itm(7)} -pin  "FRAME:acc#24" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#24.itm}
load inst "reg(FRAME:slc#18.itm#3)" "reg(7,1,1,-1,0)" "INTERFACE" -attr xrf 19204 -attr oid 586 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:slc#18.itm#3)}
load net {FRAME:acc#24.itm(1)} -pin  "reg(FRAME:slc#18.itm#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#22.itm}
load net {FRAME:acc#24.itm(2)} -pin  "reg(FRAME:slc#18.itm#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#22.itm}
load net {FRAME:acc#24.itm(3)} -pin  "reg(FRAME:slc#18.itm#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#22.itm}
load net {FRAME:acc#24.itm(4)} -pin  "reg(FRAME:slc#18.itm#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#22.itm}
load net {FRAME:acc#24.itm(5)} -pin  "reg(FRAME:slc#18.itm#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#22.itm}
load net {FRAME:acc#24.itm(6)} -pin  "reg(FRAME:slc#18.itm#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#22.itm}
load net {FRAME:acc#24.itm(7)} -pin  "reg(FRAME:slc#18.itm#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#22.itm}
load net {GND} -pin  "reg(FRAME:slc#18.itm#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_7}
load net {GND} -pin  "reg(FRAME:slc#18.itm#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_7}
load net {GND} -pin  "reg(FRAME:slc#18.itm#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_7}
load net {GND} -pin  "reg(FRAME:slc#18.itm#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_7}
load net {GND} -pin  "reg(FRAME:slc#18.itm#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_7}
load net {GND} -pin  "reg(FRAME:slc#18.itm#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_7}
load net {GND} -pin  "reg(FRAME:slc#18.itm#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_7}
load net {clk} -pin  "reg(FRAME:slc#18.itm#3)" {clk} -attr xrf 19205 -attr oid 587 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:slc#18.itm#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:slc#18.itm#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:slc#18.itm#3(0)} -pin  "reg(FRAME:slc#18.itm#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#18.itm#3}
load net {FRAME:slc#18.itm#3(1)} -pin  "reg(FRAME:slc#18.itm#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#18.itm#3}
load net {FRAME:slc#18.itm#3(2)} -pin  "reg(FRAME:slc#18.itm#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#18.itm#3}
load net {FRAME:slc#18.itm#3(3)} -pin  "reg(FRAME:slc#18.itm#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#18.itm#3}
load net {FRAME:slc#18.itm#3(4)} -pin  "reg(FRAME:slc#18.itm#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#18.itm#3}
load net {FRAME:slc#18.itm#3(5)} -pin  "reg(FRAME:slc#18.itm#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#18.itm#3}
load net {FRAME:slc#18.itm#3(6)} -pin  "reg(FRAME:slc#18.itm#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#18.itm#3}
load inst "FRAME:not#13" "not(1)" "INTERFACE" -attr xrf 19206 -attr oid 588 -attr @path {/edge_detect/edge_detect:core/FRAME:not#13} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#7.sva(1)} -pin  "FRAME:not#13" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#7.sva)#2.itm}
load net {FRAME:not#13.itm} -pin  "FRAME:not#13" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#13.itm}
load inst "FRAME:not#19" "not(1)" "INTERFACE" -attr xrf 19207 -attr oid 589 -attr @path {/edge_detect/edge_detect:core/FRAME:not#19} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#7.sva(2)} -pin  "FRAME:not#19" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#7.sva).itm}
load net {FRAME:not#19.itm} -pin  "FRAME:not#19" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#19.itm}
load inst "FRAME:acc#33" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 19208 -attr oid 590 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#33} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,3)"
load net {PWR} -pin  "FRAME:acc#33" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#314.itm}
load net {acc.imod#7.sva(0)} -pin  "FRAME:acc#33" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#314.itm}
load net {PWR} -pin  "FRAME:acc#33" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#314.itm}
load net {FRAME:not#19.itm} -pin  "FRAME:acc#33" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#146.itm}
load net {FRAME:not#13.itm} -pin  "FRAME:acc#33" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#146.itm}
load net {FRAME:acc#33.itm(0)} -pin  "FRAME:acc#33" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#33.itm}
load net {FRAME:acc#33.itm(1)} -pin  "FRAME:acc#33" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#33.itm}
load net {FRAME:acc#33.itm(2)} -pin  "FRAME:acc#33" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#33.itm}
load inst "reg(FRAME:slc#3.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19209 -attr oid 591 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:slc#3.itm#1)}
load net {FRAME:acc#33.itm(2)} -pin  "reg(FRAME:slc#3.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc#21.itm}
load net {GND} -pin  "reg(FRAME:slc#3.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(FRAME:slc#3.itm#1)" {clk} -attr xrf 19210 -attr oid 592 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:slc#3.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:slc#3.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:slc#3.itm#1} -pin  "reg(FRAME:slc#3.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc#3.itm#1}
load inst "reg(FRAME:slc(acc.idiv#2)#75.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19211 -attr oid 593 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:slc(acc.idiv#2)#75.itm#1)}
load net {acc#8.psp.sva(12)} -pin  "reg(FRAME:slc(acc.idiv#2)#75.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#12.itm}
load net {GND} -pin  "reg(FRAME:slc(acc.idiv#2)#75.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(FRAME:slc(acc.idiv#2)#75.itm#1)" {clk} -attr xrf 19212 -attr oid 594 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:slc(acc.idiv#2)#75.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:slc(acc.idiv#2)#75.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:slc(acc.idiv#2)#75.itm#1} -pin  "reg(FRAME:slc(acc.idiv#2)#75.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc(acc.idiv#2)#75.itm#1}
load inst "reg(FRAME:slc(acc.idiv#2)#80.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19213 -attr oid 595 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:slc(acc.idiv#2)#80.itm#1)}
load net {acc#8.psp.sva(13)} -pin  "reg(FRAME:slc(acc.idiv#2)#80.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#5.itm}
load net {GND} -pin  "reg(FRAME:slc(acc.idiv#2)#80.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(FRAME:slc(acc.idiv#2)#80.itm#1)" {clk} -attr xrf 19214 -attr oid 596 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:slc(acc.idiv#2)#80.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:slc(acc.idiv#2)#80.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:slc(acc.idiv#2)#80.itm#1} -pin  "reg(FRAME:slc(acc.idiv#2)#80.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc(acc.idiv#2)#80.itm#1}
load inst "reg(FRAME:slc(acc.idiv#2)#71.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19215 -attr oid 597 -attr @path {/edge_detect/edge_detect:core/reg(FRAME:slc(acc.idiv#2)#71.itm#1)}
load net {acc#8.psp.sva(11)} -pin  "reg(FRAME:slc(acc.idiv#2)#71.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#4.itm}
load net {GND} -pin  "reg(FRAME:slc(acc.idiv#2)#71.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(FRAME:slc(acc.idiv#2)#71.itm#1)" {clk} -attr xrf 19216 -attr oid 598 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:slc(acc.idiv#2)#71.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:slc(acc.idiv#2)#71.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:slc(acc.idiv#2)#71.itm#1} -pin  "reg(FRAME:slc(acc.idiv#2)#71.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc(acc.idiv#2)#71.itm#1}
load inst "FRAME:not#17" "not(1)" "INTERFACE" -attr xrf 19217 -attr oid 599 -attr @path {/edge_detect/edge_detect:core/FRAME:not#17} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:acc#16.itm(5)} -pin  "FRAME:not#17" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#6.sva)#13.itm}
load net {FRAME:not#17.itm} -pin  "FRAME:not#17" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#17.itm}
load inst "FRAME:not#23" "not(1)" "INTERFACE" -attr xrf 19218 -attr oid 600 -attr @path {/edge_detect/edge_detect:core/FRAME:not#23} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:acc#16.itm(5)} -pin  "FRAME:not#23" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#6.sva)#8.itm}
load net {FRAME:not#23.itm} -pin  "FRAME:not#23" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#23.itm}
load inst "FRAME:acc#19" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 19219 -attr oid 601 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#19} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {PWR} -pin  "FRAME:acc#19" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#318.itm}
load net {FRAME:not#23.itm} -pin  "FRAME:acc#19" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#318.itm}
load net {PWR} -pin  "FRAME:acc#19" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#318.itm}
load net {FRAME:not#17.itm} -pin  "FRAME:acc#19" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#318.itm}
load net {PWR} -pin  "FRAME:acc#19" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#319.itm}
load net {acc#8.psp.sva(1)} -pin  "FRAME:acc#19" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#319.itm}
load net {FRAME:acc#16.itm(4)} -pin  "FRAME:acc#19" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#319.itm}
load net {FRAME:acc#19.itm(0)} -pin  "FRAME:acc#19" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(1)} -pin  "FRAME:acc#19" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(2)} -pin  "FRAME:acc#19" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(3)} -pin  "FRAME:acc#19" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#19.itm}
load net {FRAME:acc#19.itm(4)} -pin  "FRAME:acc#19" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#19.itm}
load inst "FRAME:acc#21" "add(4,0,5,-1,5)" "INTERFACE" -attr xrf 19220 -attr oid 602 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#21} -attr area 6.289444 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,4,0,5)"
load net {PWR} -pin  "FRAME:acc#21" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#317.itm}
load net {acc#8.psp.sva(3)} -pin  "FRAME:acc#21" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#317.itm}
load net {PWR} -pin  "FRAME:acc#21" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#317.itm}
load net {PWR} -pin  "FRAME:acc#21" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#317.itm}
load net {FRAME:acc#16.itm(2)} -pin  "FRAME:acc#21" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#133.itm}
load net {FRAME:acc#19.itm(1)} -pin  "FRAME:acc#21" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#133.itm}
load net {FRAME:acc#19.itm(2)} -pin  "FRAME:acc#21" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#133.itm}
load net {FRAME:acc#19.itm(3)} -pin  "FRAME:acc#21" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#133.itm}
load net {FRAME:acc#19.itm(4)} -pin  "FRAME:acc#21" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#133.itm}
load net {FRAME:acc#21.itm(0)} -pin  "FRAME:acc#21" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#21.itm}
load net {FRAME:acc#21.itm(1)} -pin  "FRAME:acc#21" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#21.itm}
load net {FRAME:acc#21.itm(2)} -pin  "FRAME:acc#21" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#21.itm}
load net {FRAME:acc#21.itm(3)} -pin  "FRAME:acc#21" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#21.itm}
load net {FRAME:acc#21.itm(4)} -pin  "FRAME:acc#21" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#21.itm}
load inst "FRAME:acc#23" "add(7,0,5,1,8)" "INTERFACE" -attr xrf 19221 -attr oid 603 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#23} -attr area 8.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,8)"
load net {PWR} -pin  "FRAME:acc#23" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#316.itm}
load net {acc#8.psp.sva(7)} -pin  "FRAME:acc#23" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#316.itm}
load net {acc#8.psp.sva(7)} -pin  "FRAME:acc#23" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#316.itm}
load net {GND} -pin  "FRAME:acc#23" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#316.itm}
load net {acc#8.psp.sva(7)} -pin  "FRAME:acc#23" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#316.itm}
load net {GND} -pin  "FRAME:acc#23" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#316.itm}
load net {acc#8.psp.sva(7)} -pin  "FRAME:acc#23" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#316.itm}
load net {FRAME:acc#16.itm(4)} -pin  "FRAME:acc#23" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#137.itm}
load net {FRAME:acc#21.itm(1)} -pin  "FRAME:acc#23" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#137.itm}
load net {FRAME:acc#21.itm(2)} -pin  "FRAME:acc#23" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#137.itm}
load net {FRAME:acc#21.itm(3)} -pin  "FRAME:acc#23" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#137.itm}
load net {FRAME:acc#21.itm(4)} -pin  "FRAME:acc#23" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#137.itm}
load net {FRAME:acc#23.itm(0)} -pin  "FRAME:acc#23" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#23.itm}
load net {FRAME:acc#23.itm(1)} -pin  "FRAME:acc#23" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#23.itm}
load net {FRAME:acc#23.itm(2)} -pin  "FRAME:acc#23" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#23.itm}
load net {FRAME:acc#23.itm(3)} -pin  "FRAME:acc#23" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#23.itm}
load net {FRAME:acc#23.itm(4)} -pin  "FRAME:acc#23" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#23.itm}
load net {FRAME:acc#23.itm(5)} -pin  "FRAME:acc#23" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#23.itm}
load net {FRAME:acc#23.itm(6)} -pin  "FRAME:acc#23" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#23.itm}
load net {FRAME:acc#23.itm(7)} -pin  "FRAME:acc#23" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#23.itm}
load inst "FRAME:not#21" "not(1)" "INTERFACE" -attr xrf 19222 -attr oid 604 -attr @path {/edge_detect/edge_detect:core/FRAME:not#21} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#7.sva(2)} -pin  "FRAME:not#21" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#7.sva)#4.itm}
load net {FRAME:not#21.itm} -pin  "FRAME:not#21" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#21.itm}
load inst "FRAME:acc#25" "add(9,0,8,1,10)" "INTERFACE" -attr xrf 19223 -attr oid 605 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#25} -attr area 10.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,10)"
load net {PWR} -pin  "FRAME:acc#25" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#315.itm}
load net {acc#8.psp.sva(9)} -pin  "FRAME:acc#25" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#315.itm}
load net {acc#8.psp.sva(9)} -pin  "FRAME:acc#25" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#315.itm}
load net {GND} -pin  "FRAME:acc#25" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#315.itm}
load net {acc#8.psp.sva(9)} -pin  "FRAME:acc#25" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#315.itm}
load net {GND} -pin  "FRAME:acc#25" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#315.itm}
load net {acc#8.psp.sva(9)} -pin  "FRAME:acc#25" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#315.itm}
load net {GND} -pin  "FRAME:acc#25" {A(7)} -attr @path {/edge_detect/edge_detect:core/conc#315.itm}
load net {acc#8.psp.sva(9)} -pin  "FRAME:acc#25" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#315.itm}
load net {FRAME:not#21.itm} -pin  "FRAME:acc#25" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#141.itm}
load net {FRAME:acc#23.itm(1)} -pin  "FRAME:acc#25" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#141.itm}
load net {FRAME:acc#23.itm(2)} -pin  "FRAME:acc#25" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#141.itm}
load net {FRAME:acc#23.itm(3)} -pin  "FRAME:acc#25" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#141.itm}
load net {FRAME:acc#23.itm(4)} -pin  "FRAME:acc#25" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#141.itm}
load net {FRAME:acc#23.itm(5)} -pin  "FRAME:acc#25" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#141.itm}
load net {FRAME:acc#23.itm(6)} -pin  "FRAME:acc#25" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#141.itm}
load net {FRAME:acc#23.itm(7)} -pin  "FRAME:acc#25" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#141.itm}
load net {FRAME:acc#25.itm(0)} -pin  "FRAME:acc#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(1)} -pin  "FRAME:acc#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(2)} -pin  "FRAME:acc#25" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(3)} -pin  "FRAME:acc#25" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(4)} -pin  "FRAME:acc#25" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(5)} -pin  "FRAME:acc#25" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(6)} -pin  "FRAME:acc#25" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(7)} -pin  "FRAME:acc#25" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(8)} -pin  "FRAME:acc#25" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#25.itm}
load net {FRAME:acc#25.itm(9)} -pin  "FRAME:acc#25" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#25.itm}
load inst "reg(FRAME:slc#19.itm#1)" "reg(9,1,1,-1,0)" "INTERFACE" -attr xrf 19224 -attr oid 606 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:slc#19.itm#1)}
load net {FRAME:acc#25.itm(1)} -pin  "reg(FRAME:slc#19.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm}
load net {FRAME:acc#25.itm(2)} -pin  "reg(FRAME:slc#19.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm}
load net {FRAME:acc#25.itm(3)} -pin  "reg(FRAME:slc#19.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm}
load net {FRAME:acc#25.itm(4)} -pin  "reg(FRAME:slc#19.itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm}
load net {FRAME:acc#25.itm(5)} -pin  "reg(FRAME:slc#19.itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm}
load net {FRAME:acc#25.itm(6)} -pin  "reg(FRAME:slc#19.itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm}
load net {FRAME:acc#25.itm(7)} -pin  "reg(FRAME:slc#19.itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm}
load net {FRAME:acc#25.itm(8)} -pin  "reg(FRAME:slc#19.itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm}
load net {FRAME:acc#25.itm(9)} -pin  "reg(FRAME:slc#19.itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm}
load net {GND} -pin  "reg(FRAME:slc#19.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_9}
load net {GND} -pin  "reg(FRAME:slc#19.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_9}
load net {GND} -pin  "reg(FRAME:slc#19.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_9}
load net {GND} -pin  "reg(FRAME:slc#19.itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_9}
load net {GND} -pin  "reg(FRAME:slc#19.itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_9}
load net {GND} -pin  "reg(FRAME:slc#19.itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_9}
load net {GND} -pin  "reg(FRAME:slc#19.itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_9}
load net {GND} -pin  "reg(FRAME:slc#19.itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_9}
load net {GND} -pin  "reg(FRAME:slc#19.itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_9}
load net {clk} -pin  "reg(FRAME:slc#19.itm#1)" {clk} -attr xrf 19225 -attr oid 607 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:slc#19.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:slc#19.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:slc#19.itm#1(0)} -pin  "reg(FRAME:slc#19.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(1)} -pin  "reg(FRAME:slc#19.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(2)} -pin  "reg(FRAME:slc#19.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(3)} -pin  "reg(FRAME:slc#19.itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(4)} -pin  "reg(FRAME:slc#19.itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(5)} -pin  "reg(FRAME:slc#19.itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(6)} -pin  "reg(FRAME:slc#19.itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(7)} -pin  "reg(FRAME:slc#19.itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(8)} -pin  "reg(FRAME:slc#19.itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load inst "reg(exit:ACC3.sva#2.st#2)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19226 -attr oid 608 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC3.sva#2.st#2)}
load net {exit:ACC3.sva#2.st#1} -pin  "reg(exit:ACC3.sva#2.st#2)" {D(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva#2.st#1}
load net {GND} -pin  "reg(exit:ACC3.sva#2.st#2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:ACC3.sva#2.st#2)" {clk} -attr xrf 19227 -attr oid 609 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC3.sva#2.st#2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC3.sva#2.st#2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC3.sva#2.st#2} -pin  "reg(exit:ACC3.sva#2.st#2)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva#2.st#2}
load inst "reg(exit:ACC_GX#1.lpi#1.dfm.st#2)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19228 -attr oid 610 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC_GX#1.lpi#1.dfm.st#2)}
load net {exit:ACC_GX#1.lpi#1.dfm.st#1} -pin  "reg(exit:ACC_GX#1.lpi#1.dfm.st#2)" {D(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm.st#1}
load net {GND} -pin  "reg(exit:ACC_GX#1.lpi#1.dfm.st#2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:ACC_GX#1.lpi#1.dfm.st#2)" {clk} -attr xrf 19229 -attr oid 611 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC_GX#1.lpi#1.dfm.st#2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC_GX#1.lpi#1.dfm.st#2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC_GX#1.lpi#1.dfm.st#2} -pin  "reg(exit:ACC_GX#1.lpi#1.dfm.st#2)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm.st#2}
load inst "reg(exit:SHIFT.lpi#1.dfm.st#2)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19230 -attr oid 612 -attr @path {/edge_detect/edge_detect:core/reg(exit:SHIFT.lpi#1.dfm.st#2)}
load net {exit:SHIFT.lpi#1.dfm.st#1} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#2)" {D(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm.st#1}
load net {GND} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#2)" {clk} -attr xrf 19231 -attr oid 613 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:SHIFT.lpi#1.dfm.st#2} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#2)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm.st#2}
load inst "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 19232 -attr oid 614 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#2:else:else:slc(greenx).itm#1)}
load net {ACC3:acc#5.tmp(0)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {ACC3:acc#5.tmp(1)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {ACC3:acc#5.tmp(2)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {ACC3:acc#5.tmp(3)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {ACC3:acc#5.tmp(4)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {ACC3:acc#5.tmp(5)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {ACC3:acc#5.tmp(6)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {ACC3:acc#5.tmp(7)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {ACC3:acc#5.tmp(8)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {ACC3:acc#5.tmp(9)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#3.itm}
load net {GND} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {clk} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {clk} -attr xrf 19233 -attr oid 615 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(0)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:else:slc(greenx).itm#1}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(1)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:else:slc(greenx).itm#1}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(2)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:else:slc(greenx).itm#1}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(3)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:else:slc(greenx).itm#1}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(4)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:else:slc(greenx).itm#1}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(5)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:else:slc(greenx).itm#1}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(6)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:else:slc(greenx).itm#1}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(7)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:else:slc(greenx).itm#1}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(8)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:else:slc(greenx).itm#1}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(9)} -pin  "reg(AbsAndMax#2:else:else:slc(greenx).itm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:else:slc(greenx).itm#1}
load inst "reg(AbsAndMax#2:else:slc#2.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19234 -attr oid 616 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#2:else:slc#2.itm#1)}
load net {ACC3:acc#5.tmp(15)} -pin  "reg(AbsAndMax#2:else:slc#2.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#2.itm}
load net {GND} -pin  "reg(AbsAndMax#2:else:slc#2.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#2:else:slc#2.itm#1)" {clk} -attr xrf 19235 -attr oid 617 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#2:else:slc#2.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#2:else:slc#2.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#2:else:slc#2.itm#1} -pin  "reg(AbsAndMax#2:else:slc#2.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:slc#2.itm#1}
load inst "reg(AbsAndMax#2:slc.svs#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19236 -attr oid 618 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#2:slc.svs#1)}
load net {AbsAndMax#2:if:acc.itm(6)} -pin  "reg(AbsAndMax#2:slc.svs#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:slc.itm}
load net {GND} -pin  "reg(AbsAndMax#2:slc.svs#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#2:slc.svs#1)" {clk} -attr xrf 19237 -attr oid 619 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#2:slc.svs#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#2:slc.svs#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#2:slc.svs#1} -pin  "reg(AbsAndMax#2:slc.svs#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:slc.svs#1}
load inst "AbsAndMax#2:else:if:not" "not(15)" "INTERFACE" -attr xrf 19238 -attr oid 620 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {ACC3:acc#5.tmp(0)} -pin  "AbsAndMax#2:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(1)} -pin  "AbsAndMax#2:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(2)} -pin  "AbsAndMax#2:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(3)} -pin  "AbsAndMax#2:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(4)} -pin  "AbsAndMax#2:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(5)} -pin  "AbsAndMax#2:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(6)} -pin  "AbsAndMax#2:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(7)} -pin  "AbsAndMax#2:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(8)} -pin  "AbsAndMax#2:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(9)} -pin  "AbsAndMax#2:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(10)} -pin  "AbsAndMax#2:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(11)} -pin  "AbsAndMax#2:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(12)} -pin  "AbsAndMax#2:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(13)} -pin  "AbsAndMax#2:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {ACC3:acc#5.tmp(14)} -pin  "AbsAndMax#2:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#1.itm}
load net {AbsAndMax#2:else:if:not.itm(0)} -pin  "AbsAndMax#2:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(1)} -pin  "AbsAndMax#2:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(2)} -pin  "AbsAndMax#2:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(3)} -pin  "AbsAndMax#2:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(4)} -pin  "AbsAndMax#2:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(5)} -pin  "AbsAndMax#2:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(6)} -pin  "AbsAndMax#2:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(7)} -pin  "AbsAndMax#2:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(8)} -pin  "AbsAndMax#2:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(9)} -pin  "AbsAndMax#2:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(10)} -pin  "AbsAndMax#2:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(11)} -pin  "AbsAndMax#2:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(12)} -pin  "AbsAndMax#2:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(13)} -pin  "AbsAndMax#2:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(14)} -pin  "AbsAndMax#2:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load inst "AbsAndMax#2:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 19239 -attr oid 621 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#2:else:if:not.itm(0)} -pin  "AbsAndMax#2:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(1)} -pin  "AbsAndMax#2:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(2)} -pin  "AbsAndMax#2:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(3)} -pin  "AbsAndMax#2:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(4)} -pin  "AbsAndMax#2:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(5)} -pin  "AbsAndMax#2:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(6)} -pin  "AbsAndMax#2:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(7)} -pin  "AbsAndMax#2:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(8)} -pin  "AbsAndMax#2:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(9)} -pin  "AbsAndMax#2:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(10)} -pin  "AbsAndMax#2:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(11)} -pin  "AbsAndMax#2:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(12)} -pin  "AbsAndMax#2:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(13)} -pin  "AbsAndMax#2:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {AbsAndMax#2:else:if:not.itm(14)} -pin  "AbsAndMax#2:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#2:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#2:else:if:acc.itm(0)} -pin  "AbsAndMax#2:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(1)} -pin  "AbsAndMax#2:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(2)} -pin  "AbsAndMax#2:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(3)} -pin  "AbsAndMax#2:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(4)} -pin  "AbsAndMax#2:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(5)} -pin  "AbsAndMax#2:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(6)} -pin  "AbsAndMax#2:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(7)} -pin  "AbsAndMax#2:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(8)} -pin  "AbsAndMax#2:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(9)} -pin  "AbsAndMax#2:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(10)} -pin  "AbsAndMax#2:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(11)} -pin  "AbsAndMax#2:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(12)} -pin  "AbsAndMax#2:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(13)} -pin  "AbsAndMax#2:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(14)} -pin  "AbsAndMax#2:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(15)} -pin  "AbsAndMax#2:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load inst "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19240 -attr oid 622 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax:AbsAndMax:return#2.sva#3)}
load net {AbsAndMax#2:else:if:acc.itm(0)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(1)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(2)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(3)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(4)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(5)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(6)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(7)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(8)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(9)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(10)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(11)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(12)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(13)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(14)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {AbsAndMax#2:else:if:acc.itm(15)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:if:acc.itm}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {clk} -attr xrf 19241 -attr oid 623 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(0)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(1)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(2)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(3)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(4)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(5)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(6)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(7)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(8)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(9)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(10)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(11)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(12)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(13)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(14)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(15)} -pin  "reg(AbsAndMax:AbsAndMax:return#2.sva#3)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load inst "not#135" "not(1)" "INTERFACE" -attr xrf 19242 -attr oid 624 -attr @path {/edge_detect/edge_detect:core/not#135} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#2:if:acc.itm(6)} -pin  "not#135" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:slc#2.itm}
load net {not#135.itm} -pin  "not#135" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#135.itm}
load inst "AbsAndMax#2:and#1" "and(2,1)" "INTERFACE" -attr xrf 19243 -attr oid 625 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC3:acc#5.tmp(15)} -pin  "AbsAndMax#2:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1)#4.itm}
load net {not#135.itm} -pin  "AbsAndMax#2:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#135.itm}
load net {AbsAndMax#2:and#1.itm} -pin  "AbsAndMax#2:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:and#1.itm}
load inst "reg(AbsAndMax#2:and#1.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19244 -attr oid 626 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#2:and#1.itm#1)}
load net {AbsAndMax#2:and#1.itm} -pin  "reg(AbsAndMax#2:and#1.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:and#1.itm}
load net {GND} -pin  "reg(AbsAndMax#2:and#1.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#2:and#1.itm#1)" {clk} -attr xrf 19245 -attr oid 627 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#2:and#1.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#2:and#1.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#2:and#1.itm#1} -pin  "reg(AbsAndMax#2:and#1.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:and#1.itm#1}
load inst "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 19246 -attr oid 628 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#3:else:else:slc(greeny).itm#1)}
load net {ACC3:acc#6.tmp(0)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {ACC3:acc#6.tmp(1)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {ACC3:acc#6.tmp(2)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {ACC3:acc#6.tmp(3)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {ACC3:acc#6.tmp(4)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {ACC3:acc#6.tmp(5)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {ACC3:acc#6.tmp(6)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {ACC3:acc#6.tmp(7)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {ACC3:acc#6.tmp(8)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {ACC3:acc#6.tmp(9)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#3.itm}
load net {GND} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {clk} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {clk} -attr xrf 19247 -attr oid 629 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(0)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:else:slc(greeny).itm#1}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(1)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:else:slc(greeny).itm#1}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(2)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:else:slc(greeny).itm#1}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(3)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:else:slc(greeny).itm#1}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(4)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:else:slc(greeny).itm#1}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(5)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:else:slc(greeny).itm#1}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(6)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:else:slc(greeny).itm#1}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(7)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:else:slc(greeny).itm#1}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(8)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:else:slc(greeny).itm#1}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(9)} -pin  "reg(AbsAndMax#3:else:else:slc(greeny).itm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:else:slc(greeny).itm#1}
load inst "reg(AbsAndMax#3:else:slc#2.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19248 -attr oid 630 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#3:else:slc#2.itm#1)}
load net {ACC3:acc#6.tmp(15)} -pin  "reg(AbsAndMax#3:else:slc#2.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#2.itm}
load net {GND} -pin  "reg(AbsAndMax#3:else:slc#2.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#3:else:slc#2.itm#1)" {clk} -attr xrf 19249 -attr oid 631 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#3:else:slc#2.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#3:else:slc#2.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#3:else:slc#2.itm#1} -pin  "reg(AbsAndMax#3:else:slc#2.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:slc#2.itm#1}
load inst "reg(AbsAndMax#3:slc.svs#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19250 -attr oid 632 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#3:slc.svs#1)}
load net {AbsAndMax#3:if:acc.itm(6)} -pin  "reg(AbsAndMax#3:slc.svs#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:slc.itm}
load net {GND} -pin  "reg(AbsAndMax#3:slc.svs#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#3:slc.svs#1)" {clk} -attr xrf 19251 -attr oid 633 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#3:slc.svs#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#3:slc.svs#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#3:slc.svs#1} -pin  "reg(AbsAndMax#3:slc.svs#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:slc.svs#1}
load inst "AbsAndMax#3:else:if:not" "not(15)" "INTERFACE" -attr xrf 19252 -attr oid 634 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {ACC3:acc#6.tmp(0)} -pin  "AbsAndMax#3:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(1)} -pin  "AbsAndMax#3:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(2)} -pin  "AbsAndMax#3:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(3)} -pin  "AbsAndMax#3:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(4)} -pin  "AbsAndMax#3:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(5)} -pin  "AbsAndMax#3:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(6)} -pin  "AbsAndMax#3:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(7)} -pin  "AbsAndMax#3:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(8)} -pin  "AbsAndMax#3:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(9)} -pin  "AbsAndMax#3:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(10)} -pin  "AbsAndMax#3:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(11)} -pin  "AbsAndMax#3:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(12)} -pin  "AbsAndMax#3:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(13)} -pin  "AbsAndMax#3:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {ACC3:acc#6.tmp(14)} -pin  "AbsAndMax#3:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#1.itm}
load net {AbsAndMax#3:else:if:not.itm(0)} -pin  "AbsAndMax#3:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(1)} -pin  "AbsAndMax#3:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(2)} -pin  "AbsAndMax#3:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(3)} -pin  "AbsAndMax#3:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(4)} -pin  "AbsAndMax#3:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(5)} -pin  "AbsAndMax#3:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(6)} -pin  "AbsAndMax#3:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(7)} -pin  "AbsAndMax#3:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(8)} -pin  "AbsAndMax#3:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(9)} -pin  "AbsAndMax#3:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(10)} -pin  "AbsAndMax#3:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(11)} -pin  "AbsAndMax#3:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(12)} -pin  "AbsAndMax#3:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(13)} -pin  "AbsAndMax#3:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(14)} -pin  "AbsAndMax#3:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load inst "AbsAndMax#3:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 19253 -attr oid 635 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#3:else:if:not.itm(0)} -pin  "AbsAndMax#3:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(1)} -pin  "AbsAndMax#3:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(2)} -pin  "AbsAndMax#3:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(3)} -pin  "AbsAndMax#3:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(4)} -pin  "AbsAndMax#3:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(5)} -pin  "AbsAndMax#3:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(6)} -pin  "AbsAndMax#3:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(7)} -pin  "AbsAndMax#3:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(8)} -pin  "AbsAndMax#3:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(9)} -pin  "AbsAndMax#3:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(10)} -pin  "AbsAndMax#3:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(11)} -pin  "AbsAndMax#3:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(12)} -pin  "AbsAndMax#3:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(13)} -pin  "AbsAndMax#3:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {AbsAndMax#3:else:if:not.itm(14)} -pin  "AbsAndMax#3:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#3:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#3:else:if:acc.itm(0)} -pin  "AbsAndMax#3:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(1)} -pin  "AbsAndMax#3:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(2)} -pin  "AbsAndMax#3:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(3)} -pin  "AbsAndMax#3:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(4)} -pin  "AbsAndMax#3:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(5)} -pin  "AbsAndMax#3:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(6)} -pin  "AbsAndMax#3:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(7)} -pin  "AbsAndMax#3:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(8)} -pin  "AbsAndMax#3:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(9)} -pin  "AbsAndMax#3:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(10)} -pin  "AbsAndMax#3:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(11)} -pin  "AbsAndMax#3:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(12)} -pin  "AbsAndMax#3:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(13)} -pin  "AbsAndMax#3:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(14)} -pin  "AbsAndMax#3:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(15)} -pin  "AbsAndMax#3:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load inst "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19254 -attr oid 636 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax:AbsAndMax:return#3.sva#3)}
load net {AbsAndMax#3:else:if:acc.itm(0)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(1)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(2)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(3)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(4)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(5)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(6)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(7)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(8)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(9)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(10)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(11)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(12)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(13)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(14)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {AbsAndMax#3:else:if:acc.itm(15)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:if:acc.itm}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {clk} -attr xrf 19255 -attr oid 637 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(0)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(1)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(2)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(3)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(4)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(5)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(6)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(7)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(8)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(9)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(10)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(11)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(12)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(13)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(14)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(15)} -pin  "reg(AbsAndMax:AbsAndMax:return#3.sva#3)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load inst "not#136" "not(1)" "INTERFACE" -attr xrf 19256 -attr oid 638 -attr @path {/edge_detect/edge_detect:core/not#136} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#3:if:acc.itm(6)} -pin  "not#136" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:slc#2.itm}
load net {not#136.itm} -pin  "not#136" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#136.itm}
load inst "AbsAndMax#3:and#1" "and(2,1)" "INTERFACE" -attr xrf 19257 -attr oid 639 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC3:acc#6.tmp(15)} -pin  "AbsAndMax#3:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1)#4.itm}
load net {not#136.itm} -pin  "AbsAndMax#3:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#136.itm}
load net {AbsAndMax#3:and#1.itm} -pin  "AbsAndMax#3:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:and#1.itm}
load inst "reg(AbsAndMax#3:and#1.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19258 -attr oid 640 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#3:and#1.itm#1)}
load net {AbsAndMax#3:and#1.itm} -pin  "reg(AbsAndMax#3:and#1.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:and#1.itm}
load net {GND} -pin  "reg(AbsAndMax#3:and#1.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#3:and#1.itm#1)" {clk} -attr xrf 19259 -attr oid 641 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#3:and#1.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#3:and#1.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#3:and#1.itm#1} -pin  "reg(AbsAndMax#3:and#1.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:and#1.itm#1}
load inst "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 19260 -attr oid 642 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#4:else:else:slc(bluex).itm#1)}
load net {ACC3:acc#3.tmp(0)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {ACC3:acc#3.tmp(1)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {ACC3:acc#3.tmp(2)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {ACC3:acc#3.tmp(3)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {ACC3:acc#3.tmp(4)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {ACC3:acc#3.tmp(5)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {ACC3:acc#3.tmp(6)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {ACC3:acc#3.tmp(7)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {ACC3:acc#3.tmp(8)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {ACC3:acc#3.tmp(9)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#3.itm}
load net {GND} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {clk} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {clk} -attr xrf 19261 -attr oid 643 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(0)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:else:slc(bluex).itm#1}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(1)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:else:slc(bluex).itm#1}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(2)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:else:slc(bluex).itm#1}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(3)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:else:slc(bluex).itm#1}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(4)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:else:slc(bluex).itm#1}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(5)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:else:slc(bluex).itm#1}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(6)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:else:slc(bluex).itm#1}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(7)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:else:slc(bluex).itm#1}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(8)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:else:slc(bluex).itm#1}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(9)} -pin  "reg(AbsAndMax#4:else:else:slc(bluex).itm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:else:slc(bluex).itm#1}
load inst "reg(AbsAndMax#4:else:slc#2.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19262 -attr oid 644 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#4:else:slc#2.itm#1)}
load net {ACC3:acc#3.tmp(15)} -pin  "reg(AbsAndMax#4:else:slc#2.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#2.itm}
load net {GND} -pin  "reg(AbsAndMax#4:else:slc#2.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#4:else:slc#2.itm#1)" {clk} -attr xrf 19263 -attr oid 645 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#4:else:slc#2.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#4:else:slc#2.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#4:else:slc#2.itm#1} -pin  "reg(AbsAndMax#4:else:slc#2.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:slc#2.itm#1}
load inst "reg(AbsAndMax#4:slc.svs#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19264 -attr oid 646 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#4:slc.svs#1)}
load net {AbsAndMax#4:if:acc.itm(6)} -pin  "reg(AbsAndMax#4:slc.svs#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:slc.itm}
load net {GND} -pin  "reg(AbsAndMax#4:slc.svs#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#4:slc.svs#1)" {clk} -attr xrf 19265 -attr oid 647 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#4:slc.svs#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#4:slc.svs#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#4:slc.svs#1} -pin  "reg(AbsAndMax#4:slc.svs#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:slc.svs#1}
load inst "AbsAndMax#4:else:if:not" "not(15)" "INTERFACE" -attr xrf 19266 -attr oid 648 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {ACC3:acc#3.tmp(0)} -pin  "AbsAndMax#4:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(1)} -pin  "AbsAndMax#4:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(2)} -pin  "AbsAndMax#4:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(3)} -pin  "AbsAndMax#4:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(4)} -pin  "AbsAndMax#4:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(5)} -pin  "AbsAndMax#4:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(6)} -pin  "AbsAndMax#4:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(7)} -pin  "AbsAndMax#4:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(8)} -pin  "AbsAndMax#4:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(9)} -pin  "AbsAndMax#4:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(10)} -pin  "AbsAndMax#4:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(11)} -pin  "AbsAndMax#4:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(12)} -pin  "AbsAndMax#4:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(13)} -pin  "AbsAndMax#4:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {ACC3:acc#3.tmp(14)} -pin  "AbsAndMax#4:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#1.itm}
load net {AbsAndMax#4:else:if:not.itm(0)} -pin  "AbsAndMax#4:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(1)} -pin  "AbsAndMax#4:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(2)} -pin  "AbsAndMax#4:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(3)} -pin  "AbsAndMax#4:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(4)} -pin  "AbsAndMax#4:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(5)} -pin  "AbsAndMax#4:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(6)} -pin  "AbsAndMax#4:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(7)} -pin  "AbsAndMax#4:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(8)} -pin  "AbsAndMax#4:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(9)} -pin  "AbsAndMax#4:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(10)} -pin  "AbsAndMax#4:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(11)} -pin  "AbsAndMax#4:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(12)} -pin  "AbsAndMax#4:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(13)} -pin  "AbsAndMax#4:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(14)} -pin  "AbsAndMax#4:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load inst "AbsAndMax#4:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 19267 -attr oid 649 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#4:else:if:not.itm(0)} -pin  "AbsAndMax#4:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(1)} -pin  "AbsAndMax#4:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(2)} -pin  "AbsAndMax#4:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(3)} -pin  "AbsAndMax#4:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(4)} -pin  "AbsAndMax#4:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(5)} -pin  "AbsAndMax#4:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(6)} -pin  "AbsAndMax#4:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(7)} -pin  "AbsAndMax#4:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(8)} -pin  "AbsAndMax#4:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(9)} -pin  "AbsAndMax#4:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(10)} -pin  "AbsAndMax#4:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(11)} -pin  "AbsAndMax#4:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(12)} -pin  "AbsAndMax#4:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(13)} -pin  "AbsAndMax#4:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {AbsAndMax#4:else:if:not.itm(14)} -pin  "AbsAndMax#4:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#4:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#4:else:if:acc.itm(0)} -pin  "AbsAndMax#4:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(1)} -pin  "AbsAndMax#4:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(2)} -pin  "AbsAndMax#4:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(3)} -pin  "AbsAndMax#4:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(4)} -pin  "AbsAndMax#4:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(5)} -pin  "AbsAndMax#4:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(6)} -pin  "AbsAndMax#4:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(7)} -pin  "AbsAndMax#4:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(8)} -pin  "AbsAndMax#4:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(9)} -pin  "AbsAndMax#4:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(10)} -pin  "AbsAndMax#4:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(11)} -pin  "AbsAndMax#4:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(12)} -pin  "AbsAndMax#4:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(13)} -pin  "AbsAndMax#4:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(14)} -pin  "AbsAndMax#4:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(15)} -pin  "AbsAndMax#4:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load inst "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19268 -attr oid 650 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax:AbsAndMax:return#4.sva#3)}
load net {AbsAndMax#4:else:if:acc.itm(0)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(1)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(2)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(3)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(4)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(5)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(6)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(7)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(8)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(9)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(10)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(11)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(12)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(13)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(14)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {AbsAndMax#4:else:if:acc.itm(15)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:if:acc.itm}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {clk} -attr xrf 19269 -attr oid 651 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(0)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(1)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(2)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(3)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(4)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(5)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(6)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(7)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(8)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(9)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(10)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(11)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(12)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(13)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(14)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(15)} -pin  "reg(AbsAndMax:AbsAndMax:return#4.sva#3)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load inst "not#133" "not(1)" "INTERFACE" -attr xrf 19270 -attr oid 652 -attr @path {/edge_detect/edge_detect:core/not#133} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#4:if:acc.itm(6)} -pin  "not#133" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:slc#2.itm}
load net {not#133.itm} -pin  "not#133" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#133.itm}
load inst "AbsAndMax#4:and#1" "and(2,1)" "INTERFACE" -attr xrf 19271 -attr oid 653 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC3:acc#3.tmp(15)} -pin  "AbsAndMax#4:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1)#4.itm}
load net {not#133.itm} -pin  "AbsAndMax#4:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#133.itm}
load net {AbsAndMax#4:and#1.itm} -pin  "AbsAndMax#4:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:and#1.itm}
load inst "reg(AbsAndMax#4:and#1.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19272 -attr oid 654 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#4:and#1.itm#1)}
load net {AbsAndMax#4:and#1.itm} -pin  "reg(AbsAndMax#4:and#1.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:and#1.itm}
load net {GND} -pin  "reg(AbsAndMax#4:and#1.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#4:and#1.itm#1)" {clk} -attr xrf 19273 -attr oid 655 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#4:and#1.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#4:and#1.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#4:and#1.itm#1} -pin  "reg(AbsAndMax#4:and#1.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:and#1.itm#1}
load inst "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 19274 -attr oid 656 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#5:else:else:slc(bluey).itm#1)}
load net {ACC3:acc#4.tmp(0)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {ACC3:acc#4.tmp(1)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {ACC3:acc#4.tmp(2)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {ACC3:acc#4.tmp(3)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {ACC3:acc#4.tmp(4)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {ACC3:acc#4.tmp(5)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {ACC3:acc#4.tmp(6)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {ACC3:acc#4.tmp(7)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {ACC3:acc#4.tmp(8)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {ACC3:acc#4.tmp(9)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#3.itm}
load net {GND} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {clk} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {clk} -attr xrf 19275 -attr oid 657 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(0)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:else:slc(bluey).itm#1}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(1)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:else:slc(bluey).itm#1}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(2)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:else:slc(bluey).itm#1}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(3)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:else:slc(bluey).itm#1}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(4)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:else:slc(bluey).itm#1}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(5)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:else:slc(bluey).itm#1}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(6)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:else:slc(bluey).itm#1}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(7)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:else:slc(bluey).itm#1}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(8)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:else:slc(bluey).itm#1}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(9)} -pin  "reg(AbsAndMax#5:else:else:slc(bluey).itm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:else:slc(bluey).itm#1}
load inst "reg(AbsAndMax#5:else:slc#2.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19276 -attr oid 658 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#5:else:slc#2.itm#1)}
load net {ACC3:acc#4.tmp(15)} -pin  "reg(AbsAndMax#5:else:slc#2.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#2.itm}
load net {GND} -pin  "reg(AbsAndMax#5:else:slc#2.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#5:else:slc#2.itm#1)" {clk} -attr xrf 19277 -attr oid 659 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#5:else:slc#2.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#5:else:slc#2.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#5:else:slc#2.itm#1} -pin  "reg(AbsAndMax#5:else:slc#2.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:slc#2.itm#1}
load inst "reg(AbsAndMax#5:slc.svs#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19278 -attr oid 660 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#5:slc.svs#1)}
load net {AbsAndMax#5:if:acc.itm(6)} -pin  "reg(AbsAndMax#5:slc.svs#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:slc.itm}
load net {GND} -pin  "reg(AbsAndMax#5:slc.svs#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#5:slc.svs#1)" {clk} -attr xrf 19279 -attr oid 661 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#5:slc.svs#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#5:slc.svs#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#5:slc.svs#1} -pin  "reg(AbsAndMax#5:slc.svs#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:slc.svs#1}
load inst "AbsAndMax#5:else:if:not" "not(15)" "INTERFACE" -attr xrf 19280 -attr oid 662 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {ACC3:acc#4.tmp(0)} -pin  "AbsAndMax#5:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(1)} -pin  "AbsAndMax#5:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(2)} -pin  "AbsAndMax#5:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(3)} -pin  "AbsAndMax#5:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(4)} -pin  "AbsAndMax#5:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(5)} -pin  "AbsAndMax#5:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(6)} -pin  "AbsAndMax#5:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(7)} -pin  "AbsAndMax#5:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(8)} -pin  "AbsAndMax#5:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(9)} -pin  "AbsAndMax#5:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(10)} -pin  "AbsAndMax#5:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(11)} -pin  "AbsAndMax#5:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(12)} -pin  "AbsAndMax#5:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(13)} -pin  "AbsAndMax#5:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {ACC3:acc#4.tmp(14)} -pin  "AbsAndMax#5:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#1.itm}
load net {AbsAndMax#5:else:if:not.itm(0)} -pin  "AbsAndMax#5:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(1)} -pin  "AbsAndMax#5:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(2)} -pin  "AbsAndMax#5:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(3)} -pin  "AbsAndMax#5:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(4)} -pin  "AbsAndMax#5:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(5)} -pin  "AbsAndMax#5:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(6)} -pin  "AbsAndMax#5:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(7)} -pin  "AbsAndMax#5:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(8)} -pin  "AbsAndMax#5:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(9)} -pin  "AbsAndMax#5:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(10)} -pin  "AbsAndMax#5:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(11)} -pin  "AbsAndMax#5:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(12)} -pin  "AbsAndMax#5:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(13)} -pin  "AbsAndMax#5:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(14)} -pin  "AbsAndMax#5:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load inst "AbsAndMax#5:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 19281 -attr oid 663 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#5:else:if:not.itm(0)} -pin  "AbsAndMax#5:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(1)} -pin  "AbsAndMax#5:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(2)} -pin  "AbsAndMax#5:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(3)} -pin  "AbsAndMax#5:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(4)} -pin  "AbsAndMax#5:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(5)} -pin  "AbsAndMax#5:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(6)} -pin  "AbsAndMax#5:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(7)} -pin  "AbsAndMax#5:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(8)} -pin  "AbsAndMax#5:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(9)} -pin  "AbsAndMax#5:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(10)} -pin  "AbsAndMax#5:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(11)} -pin  "AbsAndMax#5:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(12)} -pin  "AbsAndMax#5:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(13)} -pin  "AbsAndMax#5:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {AbsAndMax#5:else:if:not.itm(14)} -pin  "AbsAndMax#5:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#5:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#5:else:if:acc.itm(0)} -pin  "AbsAndMax#5:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(1)} -pin  "AbsAndMax#5:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(2)} -pin  "AbsAndMax#5:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(3)} -pin  "AbsAndMax#5:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(4)} -pin  "AbsAndMax#5:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(5)} -pin  "AbsAndMax#5:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(6)} -pin  "AbsAndMax#5:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(7)} -pin  "AbsAndMax#5:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(8)} -pin  "AbsAndMax#5:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(9)} -pin  "AbsAndMax#5:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(10)} -pin  "AbsAndMax#5:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(11)} -pin  "AbsAndMax#5:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(12)} -pin  "AbsAndMax#5:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(13)} -pin  "AbsAndMax#5:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(14)} -pin  "AbsAndMax#5:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(15)} -pin  "AbsAndMax#5:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load inst "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19282 -attr oid 664 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax:AbsAndMax:return#5.sva#3)}
load net {AbsAndMax#5:else:if:acc.itm(0)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(1)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(2)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(3)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(4)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(5)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(6)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(7)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(8)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(9)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(10)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(11)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(12)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(13)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(14)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {AbsAndMax#5:else:if:acc.itm(15)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:if:acc.itm}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {clk} -attr xrf 19283 -attr oid 665 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(0)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(1)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(2)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(3)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(4)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(5)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(6)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(7)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(8)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(9)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(10)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(11)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(12)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(13)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(14)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(15)} -pin  "reg(AbsAndMax:AbsAndMax:return#5.sva#3)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load inst "not#134" "not(1)" "INTERFACE" -attr xrf 19284 -attr oid 666 -attr @path {/edge_detect/edge_detect:core/not#134} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#5:if:acc.itm(6)} -pin  "not#134" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:slc#2.itm}
load net {not#134.itm} -pin  "not#134" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#134.itm}
load inst "AbsAndMax#5:and#1" "and(2,1)" "INTERFACE" -attr xrf 19285 -attr oid 667 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC3:acc#4.tmp(15)} -pin  "AbsAndMax#5:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1)#4.itm}
load net {not#134.itm} -pin  "AbsAndMax#5:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#134.itm}
load net {AbsAndMax#5:and#1.itm} -pin  "AbsAndMax#5:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:and#1.itm}
load inst "reg(AbsAndMax#5:and#1.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19286 -attr oid 668 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#5:and#1.itm#1)}
load net {AbsAndMax#5:and#1.itm} -pin  "reg(AbsAndMax#5:and#1.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:and#1.itm}
load net {GND} -pin  "reg(AbsAndMax#5:and#1.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#5:and#1.itm#1)" {clk} -attr xrf 19287 -attr oid 669 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#5:and#1.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#5:and#1.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#5:and#1.itm#1} -pin  "reg(AbsAndMax#5:and#1.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:and#1.itm#1}
load inst "reg(AbsAndMax:else:else:slc(redx).itm#1)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 19288 -attr oid 670 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax:else:else:slc(redx).itm#1)}
load net {ACC3:acc#1.tmp(0)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {ACC3:acc#1.tmp(1)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {ACC3:acc#1.tmp(2)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {ACC3:acc#1.tmp(3)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {ACC3:acc#1.tmp(4)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {ACC3:acc#1.tmp(5)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {ACC3:acc#1.tmp(6)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {ACC3:acc#1.tmp(7)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {ACC3:acc#1.tmp(8)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {ACC3:acc#1.tmp(9)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#3.itm}
load net {GND} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {clk} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {clk} -attr xrf 19289 -attr oid 671 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax:else:else:slc(redx).itm#1(0)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:else:slc(redx).itm#1}
load net {AbsAndMax:else:else:slc(redx).itm#1(1)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:else:slc(redx).itm#1}
load net {AbsAndMax:else:else:slc(redx).itm#1(2)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:else:slc(redx).itm#1}
load net {AbsAndMax:else:else:slc(redx).itm#1(3)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:else:slc(redx).itm#1}
load net {AbsAndMax:else:else:slc(redx).itm#1(4)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:else:slc(redx).itm#1}
load net {AbsAndMax:else:else:slc(redx).itm#1(5)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:else:slc(redx).itm#1}
load net {AbsAndMax:else:else:slc(redx).itm#1(6)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:else:slc(redx).itm#1}
load net {AbsAndMax:else:else:slc(redx).itm#1(7)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:else:slc(redx).itm#1}
load net {AbsAndMax:else:else:slc(redx).itm#1(8)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:else:slc(redx).itm#1}
load net {AbsAndMax:else:else:slc(redx).itm#1(9)} -pin  "reg(AbsAndMax:else:else:slc(redx).itm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:else:slc(redx).itm#1}
load inst "reg(AbsAndMax:else:slc#2.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19290 -attr oid 672 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax:else:slc#2.itm#1)}
load net {ACC3:acc#1.tmp(15)} -pin  "reg(AbsAndMax:else:slc#2.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#2.itm}
load net {GND} -pin  "reg(AbsAndMax:else:slc#2.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax:else:slc#2.itm#1)" {clk} -attr xrf 19291 -attr oid 673 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax:else:slc#2.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax:else:slc#2.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax:else:slc#2.itm#1} -pin  "reg(AbsAndMax:else:slc#2.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:slc#2.itm#1}
load inst "reg(AbsAndMax:slc.svs#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19292 -attr oid 674 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax:slc.svs#1)}
load net {AbsAndMax:if:acc.itm(6)} -pin  "reg(AbsAndMax:slc.svs#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:slc.itm}
load net {GND} -pin  "reg(AbsAndMax:slc.svs#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax:slc.svs#1)" {clk} -attr xrf 19293 -attr oid 675 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax:slc.svs#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax:slc.svs#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax:slc.svs#1} -pin  "reg(AbsAndMax:slc.svs#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:slc.svs#1}
load inst "AbsAndMax:else:if:not" "not(15)" "INTERFACE" -attr xrf 19294 -attr oid 676 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {ACC3:acc#1.tmp(0)} -pin  "AbsAndMax:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(1)} -pin  "AbsAndMax:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(2)} -pin  "AbsAndMax:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(3)} -pin  "AbsAndMax:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(4)} -pin  "AbsAndMax:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(5)} -pin  "AbsAndMax:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(6)} -pin  "AbsAndMax:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(7)} -pin  "AbsAndMax:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(8)} -pin  "AbsAndMax:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(9)} -pin  "AbsAndMax:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(10)} -pin  "AbsAndMax:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(11)} -pin  "AbsAndMax:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(12)} -pin  "AbsAndMax:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(13)} -pin  "AbsAndMax:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {ACC3:acc#1.tmp(14)} -pin  "AbsAndMax:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#1.itm}
load net {AbsAndMax:else:if:not.itm(0)} -pin  "AbsAndMax:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(1)} -pin  "AbsAndMax:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(2)} -pin  "AbsAndMax:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(3)} -pin  "AbsAndMax:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(4)} -pin  "AbsAndMax:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(5)} -pin  "AbsAndMax:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(6)} -pin  "AbsAndMax:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(7)} -pin  "AbsAndMax:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(8)} -pin  "AbsAndMax:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(9)} -pin  "AbsAndMax:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(10)} -pin  "AbsAndMax:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(11)} -pin  "AbsAndMax:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(12)} -pin  "AbsAndMax:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(13)} -pin  "AbsAndMax:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(14)} -pin  "AbsAndMax:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load inst "AbsAndMax:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 19295 -attr oid 677 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax:else:if:not.itm(0)} -pin  "AbsAndMax:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(1)} -pin  "AbsAndMax:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(2)} -pin  "AbsAndMax:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(3)} -pin  "AbsAndMax:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(4)} -pin  "AbsAndMax:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(5)} -pin  "AbsAndMax:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(6)} -pin  "AbsAndMax:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(7)} -pin  "AbsAndMax:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(8)} -pin  "AbsAndMax:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(9)} -pin  "AbsAndMax:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(10)} -pin  "AbsAndMax:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(11)} -pin  "AbsAndMax:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(12)} -pin  "AbsAndMax:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(13)} -pin  "AbsAndMax:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {AbsAndMax:else:if:not.itm(14)} -pin  "AbsAndMax:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax:else:if:acc.itm(0)} -pin  "AbsAndMax:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(1)} -pin  "AbsAndMax:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(2)} -pin  "AbsAndMax:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(3)} -pin  "AbsAndMax:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(4)} -pin  "AbsAndMax:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(5)} -pin  "AbsAndMax:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(6)} -pin  "AbsAndMax:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(7)} -pin  "AbsAndMax:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(8)} -pin  "AbsAndMax:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(9)} -pin  "AbsAndMax:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(10)} -pin  "AbsAndMax:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(11)} -pin  "AbsAndMax:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(12)} -pin  "AbsAndMax:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(13)} -pin  "AbsAndMax:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(14)} -pin  "AbsAndMax:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(15)} -pin  "AbsAndMax:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load inst "reg(AbsAndMax:AbsAndMax:return.sva#3)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19296 -attr oid 678 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax:AbsAndMax:return.sva#3)}
load net {AbsAndMax:else:if:acc.itm(0)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(1)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(2)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(3)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(4)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(5)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(6)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(7)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(8)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(9)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(10)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(11)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(12)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(13)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(14)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {AbsAndMax:else:if:acc.itm(15)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:if:acc.itm}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {clk} -attr xrf 19297 -attr oid 679 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax:AbsAndMax:return.sva#3(0)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(1)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(2)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(3)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(4)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(5)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(6)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(7)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(8)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(9)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(10)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(11)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(12)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(13)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(14)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(15)} -pin  "reg(AbsAndMax:AbsAndMax:return.sva#3)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load inst "not#131" "not(1)" "INTERFACE" -attr xrf 19298 -attr oid 680 -attr @path {/edge_detect/edge_detect:core/not#131} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax:if:acc.itm(6)} -pin  "not#131" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:slc#2.itm}
load net {not#131.itm} -pin  "not#131" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#131.itm}
load inst "AbsAndMax:and#1" "and(2,1)" "INTERFACE" -attr xrf 19299 -attr oid 681 -attr @path {/edge_detect/edge_detect:core/AbsAndMax:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC3:acc#1.tmp(15)} -pin  "AbsAndMax:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1)#4.itm}
load net {not#131.itm} -pin  "AbsAndMax:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#131.itm}
load net {AbsAndMax:and#1.itm} -pin  "AbsAndMax:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:and#1.itm}
load inst "reg(AbsAndMax:and#1.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19300 -attr oid 682 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax:and#1.itm#1)}
load net {AbsAndMax:and#1.itm} -pin  "reg(AbsAndMax:and#1.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:and#1.itm}
load net {GND} -pin  "reg(AbsAndMax:and#1.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax:and#1.itm#1)" {clk} -attr xrf 19301 -attr oid 683 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax:and#1.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax:and#1.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax:and#1.itm#1} -pin  "reg(AbsAndMax:and#1.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:and#1.itm#1}
load inst "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 19302 -attr oid 684 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#1:else:else:slc(redy).itm#1)}
load net {ACC3:acc#2.tmp(0)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {ACC3:acc#2.tmp(1)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {ACC3:acc#2.tmp(2)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {ACC3:acc#2.tmp(3)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {ACC3:acc#2.tmp(4)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {ACC3:acc#2.tmp(5)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {ACC3:acc#2.tmp(6)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {ACC3:acc#2.tmp(7)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {ACC3:acc#2.tmp(8)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {ACC3:acc#2.tmp(9)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#3.itm}
load net {GND} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {clk} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {clk} -attr xrf 19303 -attr oid 685 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(0)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:else:slc(redy).itm#1}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(1)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:else:slc(redy).itm#1}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(2)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:else:slc(redy).itm#1}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(3)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:else:slc(redy).itm#1}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(4)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:else:slc(redy).itm#1}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(5)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:else:slc(redy).itm#1}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(6)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:else:slc(redy).itm#1}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(7)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:else:slc(redy).itm#1}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(8)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:else:slc(redy).itm#1}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(9)} -pin  "reg(AbsAndMax#1:else:else:slc(redy).itm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:else:slc(redy).itm#1}
load inst "reg(AbsAndMax#1:else:slc#2.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19304 -attr oid 686 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#1:else:slc#2.itm#1)}
load net {ACC3:acc#2.tmp(15)} -pin  "reg(AbsAndMax#1:else:slc#2.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#2.itm}
load net {GND} -pin  "reg(AbsAndMax#1:else:slc#2.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#1:else:slc#2.itm#1)" {clk} -attr xrf 19305 -attr oid 687 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#1:else:slc#2.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#1:else:slc#2.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#1:else:slc#2.itm#1} -pin  "reg(AbsAndMax#1:else:slc#2.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:slc#2.itm#1}
load inst "reg(AbsAndMax#1:slc.svs#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19306 -attr oid 688 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#1:slc.svs#1)}
load net {AbsAndMax#1:if:acc.itm(6)} -pin  "reg(AbsAndMax#1:slc.svs#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:slc.itm}
load net {GND} -pin  "reg(AbsAndMax#1:slc.svs#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#1:slc.svs#1)" {clk} -attr xrf 19307 -attr oid 689 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#1:slc.svs#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#1:slc.svs#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#1:slc.svs#1} -pin  "reg(AbsAndMax#1:slc.svs#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:slc.svs#1}
load inst "AbsAndMax#1:else:if:not" "not(15)" "INTERFACE" -attr xrf 19308 -attr oid 690 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {ACC3:acc#2.tmp(0)} -pin  "AbsAndMax#1:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(1)} -pin  "AbsAndMax#1:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(2)} -pin  "AbsAndMax#1:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(3)} -pin  "AbsAndMax#1:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(4)} -pin  "AbsAndMax#1:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(5)} -pin  "AbsAndMax#1:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(6)} -pin  "AbsAndMax#1:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(7)} -pin  "AbsAndMax#1:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(8)} -pin  "AbsAndMax#1:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(9)} -pin  "AbsAndMax#1:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(10)} -pin  "AbsAndMax#1:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(11)} -pin  "AbsAndMax#1:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(12)} -pin  "AbsAndMax#1:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(13)} -pin  "AbsAndMax#1:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {ACC3:acc#2.tmp(14)} -pin  "AbsAndMax#1:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#1.itm}
load net {AbsAndMax#1:else:if:not.itm(0)} -pin  "AbsAndMax#1:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(1)} -pin  "AbsAndMax#1:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(2)} -pin  "AbsAndMax#1:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(3)} -pin  "AbsAndMax#1:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(4)} -pin  "AbsAndMax#1:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(5)} -pin  "AbsAndMax#1:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(6)} -pin  "AbsAndMax#1:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(7)} -pin  "AbsAndMax#1:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(8)} -pin  "AbsAndMax#1:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(9)} -pin  "AbsAndMax#1:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(10)} -pin  "AbsAndMax#1:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(11)} -pin  "AbsAndMax#1:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(12)} -pin  "AbsAndMax#1:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(13)} -pin  "AbsAndMax#1:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(14)} -pin  "AbsAndMax#1:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load inst "AbsAndMax#1:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 19309 -attr oid 691 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#1:else:if:not.itm(0)} -pin  "AbsAndMax#1:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(1)} -pin  "AbsAndMax#1:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(2)} -pin  "AbsAndMax#1:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(3)} -pin  "AbsAndMax#1:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(4)} -pin  "AbsAndMax#1:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(5)} -pin  "AbsAndMax#1:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(6)} -pin  "AbsAndMax#1:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(7)} -pin  "AbsAndMax#1:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(8)} -pin  "AbsAndMax#1:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(9)} -pin  "AbsAndMax#1:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(10)} -pin  "AbsAndMax#1:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(11)} -pin  "AbsAndMax#1:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(12)} -pin  "AbsAndMax#1:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(13)} -pin  "AbsAndMax#1:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {AbsAndMax#1:else:if:not.itm(14)} -pin  "AbsAndMax#1:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#1:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#1:else:if:acc.itm(0)} -pin  "AbsAndMax#1:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(1)} -pin  "AbsAndMax#1:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(2)} -pin  "AbsAndMax#1:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(3)} -pin  "AbsAndMax#1:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(4)} -pin  "AbsAndMax#1:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(5)} -pin  "AbsAndMax#1:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(6)} -pin  "AbsAndMax#1:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(7)} -pin  "AbsAndMax#1:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(8)} -pin  "AbsAndMax#1:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(9)} -pin  "AbsAndMax#1:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(10)} -pin  "AbsAndMax#1:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(11)} -pin  "AbsAndMax#1:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(12)} -pin  "AbsAndMax#1:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(13)} -pin  "AbsAndMax#1:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(14)} -pin  "AbsAndMax#1:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(15)} -pin  "AbsAndMax#1:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load inst "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19310 -attr oid 692 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax:AbsAndMax:return#1.sva#3)}
load net {AbsAndMax#1:else:if:acc.itm(0)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(1)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(2)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(3)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(4)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(5)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(6)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(7)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(8)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(9)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(10)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(11)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(12)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(13)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(14)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {AbsAndMax#1:else:if:acc.itm(15)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:if:acc.itm}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {clk} -attr xrf 19311 -attr oid 693 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(0)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(1)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(2)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(3)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(4)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(5)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(6)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(7)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(8)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(9)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(10)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(11)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(12)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(13)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(14)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(15)} -pin  "reg(AbsAndMax:AbsAndMax:return#1.sva#3)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load inst "not#132" "not(1)" "INTERFACE" -attr xrf 19312 -attr oid 694 -attr @path {/edge_detect/edge_detect:core/not#132} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#1:if:acc.itm(6)} -pin  "not#132" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:slc#2.itm}
load net {not#132.itm} -pin  "not#132" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#132.itm}
load inst "AbsAndMax#1:and#1" "and(2,1)" "INTERFACE" -attr xrf 19313 -attr oid 695 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:and#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC3:acc#2.tmp(15)} -pin  "AbsAndMax#1:and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1)#4.itm}
load net {not#132.itm} -pin  "AbsAndMax#1:and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#132.itm}
load net {AbsAndMax#1:and#1.itm} -pin  "AbsAndMax#1:and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:and#1.itm}
load inst "reg(AbsAndMax#1:and#1.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19314 -attr oid 696 -attr @path {/edge_detect/edge_detect:core/reg(AbsAndMax#1:and#1.itm#1)}
load net {AbsAndMax#1:and#1.itm} -pin  "reg(AbsAndMax#1:and#1.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:and#1.itm}
load net {GND} -pin  "reg(AbsAndMax#1:and#1.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(AbsAndMax#1:and#1.itm#1)" {clk} -attr xrf 19315 -attr oid 697 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(AbsAndMax#1:and#1.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(AbsAndMax#1:and#1.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {AbsAndMax#1:and#1.itm#1} -pin  "reg(AbsAndMax#1:and#1.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:and#1.itm#1}
load inst "and#155" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#155} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {and.dcpl#32} -pin  "and#155" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#32}
load net {exit:ACC_GX#1.lpi#1} -pin  "and#155" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load net {and#155.cse} -pin  "and#155" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#155.cse}
load inst "ACC3:not#18" "not(1)" "INTERFACE" -attr xrf 19316 -attr oid 698 -attr @path {/edge_detect/edge_detect:core/ACC3:not#18} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC3:acc.itm(1)} -pin  "ACC3:not#18" {A(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:slc.itm}
load net {ACC3:not#18.itm} -pin  "ACC3:not#18" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not#18.itm}
load inst "reg(exit:ACC3.sva#2.st#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19317 -attr oid 699 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC3.sva#2.st#1)}
load net {ACC3:not#18.itm} -pin  "reg(exit:ACC3.sva#2.st#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not#18.itm}
load net {GND} -pin  "reg(exit:ACC3.sva#2.st#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:ACC3.sva#2.st#1)" {clk} -attr xrf 19318 -attr oid 700 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC3.sva#2.st#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC3.sva#2.st#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC3.sva#2.st#1} -pin  "reg(exit:ACC3.sva#2.st#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva#2.st#1}
load inst "ACC_GY:for:acc#48" "add(8,0,7,0,9)" "INTERFACE" -attr xrf 19319 -attr oid 701 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48} -attr area 9.262368 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,0,9)"
load net {acc#4.psp.sva(13)} -pin  "ACC_GY:for:acc#48" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#321.itm}
load net {acc#4.psp.sva(13)} -pin  "ACC_GY:for:acc#48" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#321.itm}
load net {GND} -pin  "ACC_GY:for:acc#48" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#321.itm}
load net {acc#4.psp.sva(9)} -pin  "ACC_GY:for:acc#48" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#321.itm}
load net {GND} -pin  "ACC_GY:for:acc#48" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#321.itm}
load net {acc#4.psp.sva(9)} -pin  "ACC_GY:for:acc#48" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#321.itm}
load net {GND} -pin  "ACC_GY:for:acc#48" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#321.itm}
load net {acc#4.psp.sva(9)} -pin  "ACC_GY:for:acc#48" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#321.itm}
load net {acc#4.psp.sva(8)} -pin  "ACC_GY:for:acc#48" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#322.itm}
load net {GND} -pin  "ACC_GY:for:acc#48" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#322.itm}
load net {acc#4.psp.sva(8)} -pin  "ACC_GY:for:acc#48" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#322.itm}
load net {GND} -pin  "ACC_GY:for:acc#48" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#322.itm}
load net {acc#4.psp.sva(8)} -pin  "ACC_GY:for:acc#48" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#322.itm}
load net {GND} -pin  "ACC_GY:for:acc#48" {B(5)} -attr @path {/edge_detect/edge_detect:core/conc#322.itm}
load net {acc#4.psp.sva(8)} -pin  "ACC_GY:for:acc#48" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#322.itm}
load net {ACC_GY:for:acc#48.itm(0)} -pin  "ACC_GY:for:acc#48" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(1)} -pin  "ACC_GY:for:acc#48" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(2)} -pin  "ACC_GY:for:acc#48" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(3)} -pin  "ACC_GY:for:acc#48" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(4)} -pin  "ACC_GY:for:acc#48" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(5)} -pin  "ACC_GY:for:acc#48" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(6)} -pin  "ACC_GY:for:acc#48" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(7)} -pin  "ACC_GY:for:acc#48" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(8)} -pin  "ACC_GY:for:acc#48" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load inst "ACC_GY:for:acc#50" "add(10,-1,9,0,10)" "INTERFACE" -attr xrf 19320 -attr oid 702 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12)"
load net {acc#4.psp.sva(13)} -pin  "ACC_GY:for:acc#50" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#320.itm}
load net {acc#4.psp.sva(13)} -pin  "ACC_GY:for:acc#50" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#320.itm}
load net {GND} -pin  "ACC_GY:for:acc#50" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#320.itm}
load net {acc#4.psp.sva(11)} -pin  "ACC_GY:for:acc#50" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#320.itm}
load net {GND} -pin  "ACC_GY:for:acc#50" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#320.itm}
load net {acc#4.psp.sva(11)} -pin  "ACC_GY:for:acc#50" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#320.itm}
load net {GND} -pin  "ACC_GY:for:acc#50" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#320.itm}
load net {acc#4.psp.sva(11)} -pin  "ACC_GY:for:acc#50" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#320.itm}
load net {GND} -pin  "ACC_GY:for:acc#50" {A(8)} -attr @path {/edge_detect/edge_detect:core/conc#320.itm}
load net {acc#4.psp.sva(11)} -pin  "ACC_GY:for:acc#50" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#320.itm}
load net {ACC_GY:for:acc#48.itm(0)} -pin  "ACC_GY:for:acc#50" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(1)} -pin  "ACC_GY:for:acc#50" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(2)} -pin  "ACC_GY:for:acc#50" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(3)} -pin  "ACC_GY:for:acc#50" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(4)} -pin  "ACC_GY:for:acc#50" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(5)} -pin  "ACC_GY:for:acc#50" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(6)} -pin  "ACC_GY:for:acc#50" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(7)} -pin  "ACC_GY:for:acc#50" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#48.itm(8)} -pin  "ACC_GY:for:acc#50" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#48.itm}
load net {ACC_GY:for:acc#50.itm(0)} -pin  "ACC_GY:for:acc#50" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(1)} -pin  "ACC_GY:for:acc#50" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(2)} -pin  "ACC_GY:for:acc#50" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(3)} -pin  "ACC_GY:for:acc#50" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(4)} -pin  "ACC_GY:for:acc#50" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(5)} -pin  "ACC_GY:for:acc#50" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(6)} -pin  "ACC_GY:for:acc#50" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(7)} -pin  "ACC_GY:for:acc#50" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(8)} -pin  "ACC_GY:for:acc#50" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(9)} -pin  "ACC_GY:for:acc#50" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load inst "reg(ACC_GY:for:acc#50.itm#1)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 19321 -attr oid 703 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:acc#50.itm#1)}
load net {ACC_GY:for:acc#50.itm(0)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(1)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(2)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(3)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(4)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(5)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(6)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(7)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(8)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {ACC_GY:for:acc#50.itm(9)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm}
load net {GND} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {clk} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {clk} -attr xrf 19322 -attr oid 704 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:acc#50.itm#1(0)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(1)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(2)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(3)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(4)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(5)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(6)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(7)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(8)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(9)} -pin  "reg(ACC_GY:for:acc#50.itm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load inst "reg(slc(acc#4.psp)#12.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19323 -attr oid 705 -attr @path {/edge_detect/edge_detect:core/reg(slc(acc#4.psp)#12.itm#1)}
load net {acc#4.psp.sva(10)} -pin  "reg(slc(acc#4.psp)#12.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#13.itm}
load net {GND} -pin  "reg(slc(acc#4.psp)#12.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(slc(acc#4.psp)#12.itm#1)" {clk} -attr xrf 19324 -attr oid 706 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(slc(acc#4.psp)#12.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(slc(acc#4.psp)#12.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {slc(acc#4.psp)#12.itm#1} -pin  "reg(slc(acc#4.psp)#12.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp)#12.itm#1}
load inst "ACC_GY:for:acc#39" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19325 -attr oid 707 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#39} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GY:for:acc#39" {A(0)} -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {acc#4.psp.sva(5)} -pin  "ACC_GY:for:acc#39" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {acc#4.psp.sva(5)} -pin  "ACC_GY:for:acc#39" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#28.itm}
load net {acc.imod#3.sva(2)} -pin  "ACC_GY:for:acc#39" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#123.itm}
load net {acc#4.psp.sva(7)} -pin  "ACC_GY:for:acc#39" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#123.itm}
load net {acc#4.psp.sva(7)} -pin  "ACC_GY:for:acc#39" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#123.itm}
load net {ACC_GY:for:acc#39.itm(0)} -pin  "ACC_GY:for:acc#39" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#39.itm}
load net {ACC_GY:for:acc#39.itm(1)} -pin  "ACC_GY:for:acc#39" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#39.itm}
load net {ACC_GY:for:acc#39.itm(2)} -pin  "ACC_GY:for:acc#39" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#39.itm}
load net {ACC_GY:for:acc#39.itm(3)} -pin  "ACC_GY:for:acc#39" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#39.itm}
load inst "reg(ACC_GY:for:slc#20.itm#1)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 19326 -attr oid 708 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc#20.itm#1)}
load net {ACC_GY:for:acc#39.itm(1)} -pin  "reg(ACC_GY:for:slc#20.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#20.itm}
load net {ACC_GY:for:acc#39.itm(2)} -pin  "reg(ACC_GY:for:slc#20.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#20.itm}
load net {ACC_GY:for:acc#39.itm(3)} -pin  "reg(ACC_GY:for:slc#20.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#20.itm}
load net {GND} -pin  "reg(ACC_GY:for:slc#20.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GY:for:slc#20.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GY:for:slc#20.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {clk} -pin  "reg(ACC_GY:for:slc#20.itm#1)" {clk} -attr xrf 19327 -attr oid 709 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:slc#20.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:slc#20.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:slc#20.itm#1(0)} -pin  "reg(ACC_GY:for:slc#20.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#20.itm#1}
load net {ACC_GY:for:slc#20.itm#1(1)} -pin  "reg(ACC_GY:for:slc#20.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#20.itm#1}
load net {ACC_GY:for:slc#20.itm#1(2)} -pin  "reg(ACC_GY:for:slc#20.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#20.itm#1}
load inst "ACC_GY:for:acc#38" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19328 -attr oid 710 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#38} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GY:for:acc#38" {A(0)} -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {acc#4.psp.sva(9)} -pin  "ACC_GY:for:acc#38" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {acc#4.psp.sva(9)} -pin  "ACC_GY:for:acc#38" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#29.itm}
load net {acc.imod#3.sva(1)} -pin  "ACC_GY:for:acc#38" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#125.itm}
load net {acc#4.psp.sva(11)} -pin  "ACC_GY:for:acc#38" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#125.itm}
load net {acc#4.psp.sva(11)} -pin  "ACC_GY:for:acc#38" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#125.itm}
load net {ACC_GY:for:acc#38.itm(0)} -pin  "ACC_GY:for:acc#38" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#38.itm}
load net {ACC_GY:for:acc#38.itm(1)} -pin  "ACC_GY:for:acc#38" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#38.itm}
load net {ACC_GY:for:acc#38.itm(2)} -pin  "ACC_GY:for:acc#38" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#38.itm}
load net {ACC_GY:for:acc#38.itm(3)} -pin  "ACC_GY:for:acc#38" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#38.itm}
load inst "reg(ACC_GY:for:slc#19.itm#1)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 19329 -attr oid 711 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc#19.itm#1)}
load net {ACC_GY:for:acc#38.itm(1)} -pin  "reg(ACC_GY:for:slc#19.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#19.itm}
load net {ACC_GY:for:acc#38.itm(2)} -pin  "reg(ACC_GY:for:slc#19.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#19.itm}
load net {ACC_GY:for:acc#38.itm(3)} -pin  "reg(ACC_GY:for:slc#19.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#19.itm}
load net {GND} -pin  "reg(ACC_GY:for:slc#19.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GY:for:slc#19.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GY:for:slc#19.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {clk} -pin  "reg(ACC_GY:for:slc#19.itm#1)" {clk} -attr xrf 19330 -attr oid 712 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:slc#19.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:slc#19.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:slc#19.itm#1(0)} -pin  "reg(ACC_GY:for:slc#19.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#19.itm#1}
load net {ACC_GY:for:slc#19.itm#1(1)} -pin  "reg(ACC_GY:for:slc#19.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#19.itm#1}
load net {ACC_GY:for:slc#19.itm#1(2)} -pin  "reg(ACC_GY:for:slc#19.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#19.itm#1}
load inst "ACC_GY:for:acc#37" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19331 -attr oid 713 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#37} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GY:for:acc#37" {A(0)} -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {acc#4.psp.sva(13)} -pin  "ACC_GY:for:acc#37" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {acc#4.psp.sva(13)} -pin  "ACC_GY:for:acc#37" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#30.itm}
load net {acc#4.psp.sva(4)} -pin  "ACC_GY:for:acc#37" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#127.itm}
load net {acc#4.psp.sva(13)} -pin  "ACC_GY:for:acc#37" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#127.itm}
load net {acc#4.psp.sva(13)} -pin  "ACC_GY:for:acc#37" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#127.itm}
load net {ACC_GY:for:acc#37.itm(0)} -pin  "ACC_GY:for:acc#37" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#37.itm}
load net {ACC_GY:for:acc#37.itm(1)} -pin  "ACC_GY:for:acc#37" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#37.itm}
load net {ACC_GY:for:acc#37.itm(2)} -pin  "ACC_GY:for:acc#37" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#37.itm}
load net {ACC_GY:for:acc#37.itm(3)} -pin  "ACC_GY:for:acc#37" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#37.itm}
load inst "reg(ACC_GY:for:slc#18.itm#1)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 19332 -attr oid 714 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc#18.itm#1)}
load net {ACC_GY:for:acc#37.itm(1)} -pin  "reg(ACC_GY:for:slc#18.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#18.itm}
load net {ACC_GY:for:acc#37.itm(2)} -pin  "reg(ACC_GY:for:slc#18.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#18.itm}
load net {ACC_GY:for:acc#37.itm(3)} -pin  "reg(ACC_GY:for:slc#18.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#18.itm}
load net {GND} -pin  "reg(ACC_GY:for:slc#18.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GY:for:slc#18.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GY:for:slc#18.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {clk} -pin  "reg(ACC_GY:for:slc#18.itm#1)" {clk} -attr xrf 19333 -attr oid 715 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:slc#18.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:slc#18.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:slc#18.itm#1(0)} -pin  "reg(ACC_GY:for:slc#18.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#18.itm#1}
load net {ACC_GY:for:slc#18.itm#1(1)} -pin  "reg(ACC_GY:for:slc#18.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#18.itm#1}
load net {ACC_GY:for:slc#18.itm#1(2)} -pin  "reg(ACC_GY:for:slc#18.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#18.itm#1}
load inst "ACC_GY:for:acc#36" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19334 -attr oid 716 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#36} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GY:for:acc#36" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#329.itm}
load net {acc#4.psp.sva(1)} -pin  "ACC_GY:for:acc#36" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#329.itm}
load net {acc#4.psp.sva(3)} -pin  "ACC_GY:for:acc#36" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#329.itm}
load net {PWR} -pin  "ACC_GY:for:acc#36" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#330.itm}
load net {acc#4.psp.sva(2)} -pin  "ACC_GY:for:acc#36" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#330.itm}
load net {acc.imod#3.sva(3)} -pin  "ACC_GY:for:acc#36" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#330.itm}
load net {ACC_GY:for:acc#36.itm(0)} -pin  "ACC_GY:for:acc#36" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#36.itm}
load net {ACC_GY:for:acc#36.itm(1)} -pin  "ACC_GY:for:acc#36" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#36.itm}
load net {ACC_GY:for:acc#36.itm(2)} -pin  "ACC_GY:for:acc#36" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#36.itm}
load net {ACC_GY:for:acc#36.itm(3)} -pin  "ACC_GY:for:acc#36" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#36.itm}
load inst "reg(ACC_GY:for:slc#17.itm#1)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 19335 -attr oid 717 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc#17.itm#1)}
load net {ACC_GY:for:acc#36.itm(1)} -pin  "reg(ACC_GY:for:slc#17.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#17.itm}
load net {ACC_GY:for:acc#36.itm(2)} -pin  "reg(ACC_GY:for:slc#17.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#17.itm}
load net {ACC_GY:for:acc#36.itm(3)} -pin  "reg(ACC_GY:for:slc#17.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#17.itm}
load net {GND} -pin  "reg(ACC_GY:for:slc#17.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GY:for:slc#17.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GY:for:slc#17.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {clk} -pin  "reg(ACC_GY:for:slc#17.itm#1)" {clk} -attr xrf 19336 -attr oid 718 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:slc#17.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:slc#17.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:slc#17.itm#1(0)} -pin  "reg(ACC_GY:for:slc#17.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#17.itm#1}
load net {ACC_GY:for:slc#17.itm#1(1)} -pin  "reg(ACC_GY:for:slc#17.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#17.itm#1}
load net {ACC_GY:for:slc#17.itm#1(2)} -pin  "reg(ACC_GY:for:slc#17.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#17.itm#1}
load inst "reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19337 -attr oid 719 -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1)}
load net {acc#4.psp.sva(13)} -pin  "reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#21.itm}
load net {GND} -pin  "reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1)" {clk} -attr xrf 19338 -attr oid 720 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse} -pin  "reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse}
load inst "ACC_GY:for:not#36" "not(1)" "INTERFACE" -attr xrf 19339 -attr oid 721 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#36} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#3.sva(4)} -pin  "ACC_GY:for:not#36" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#3.sva)#11.itm}
load net {ACC_GY:for:not#36.itm} -pin  "ACC_GY:for:not#36" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#36.itm}
load inst "ACC_GY:for:not#45" "not(1)" "INTERFACE" -attr xrf 19340 -attr oid 722 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#45} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#3.sva(4)} -pin  "ACC_GY:for:not#45" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#3.sva)#8.itm}
load net {ACC_GY:for:not#45.itm} -pin  "ACC_GY:for:not#45" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#45.itm}
load inst "ACC_GY:for:acc#40" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 19341 -attr oid 723 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#40} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {PWR} -pin  "ACC_GY:for:acc#40" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#331.itm}
load net {ACC_GY:for:not#45.itm} -pin  "ACC_GY:for:acc#40" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#331.itm}
load net {PWR} -pin  "ACC_GY:for:acc#40" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#331.itm}
load net {ACC_GY:for:not#36.itm} -pin  "ACC_GY:for:acc#40" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#331.itm}
load net {acc.imod#3.sva(3)} -pin  "ACC_GY:for:acc#40" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#128.itm}
load net {acc#4.psp.sva(13)} -pin  "ACC_GY:for:acc#40" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#128.itm}
load net {acc#4.psp.sva(13)} -pin  "ACC_GY:for:acc#40" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:exs#128.itm}
load net {ACC_GY:for:acc#40.itm(0)} -pin  "ACC_GY:for:acc#40" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#40.itm}
load net {ACC_GY:for:acc#40.itm(1)} -pin  "ACC_GY:for:acc#40" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#40.itm}
load net {ACC_GY:for:acc#40.itm(2)} -pin  "ACC_GY:for:acc#40" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#40.itm}
load net {ACC_GY:for:acc#40.itm(3)} -pin  "ACC_GY:for:acc#40" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#40.itm}
load net {ACC_GY:for:acc#40.itm(4)} -pin  "ACC_GY:for:acc#40" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#40.itm}
load inst "reg(ACC_GY:for:slc#21.itm#1)" "reg(4,1,1,-1,0)" "INTERFACE" -attr xrf 19342 -attr oid 724 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc#21.itm#1)}
load net {ACC_GY:for:acc#40.itm(1)} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#21.itm}
load net {ACC_GY:for:acc#40.itm(2)} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#21.itm}
load net {ACC_GY:for:acc#40.itm(3)} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#21.itm}
load net {ACC_GY:for:acc#40.itm(4)} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#21.itm}
load net {GND} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {clk} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {clk} -attr xrf 19343 -attr oid 725 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:slc#21.itm#1(0)} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#21.itm#1}
load net {ACC_GY:for:slc#21.itm#1(1)} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#21.itm#1}
load net {ACC_GY:for:slc#21.itm#1(2)} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#21.itm#1}
load net {ACC_GY:for:slc#21.itm#1(3)} -pin  "reg(ACC_GY:for:slc#21.itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#21.itm#1}
load inst "reg(ACC_GY:for:slc(acc#4.psp)#19.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19344 -attr oid 726 -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc(acc#4.psp)#19.itm#1)}
load net {acc#4.psp.sva(7)} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#19.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#2.itm}
load net {GND} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#19.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#19.itm#1)" {clk} -attr xrf 19345 -attr oid 727 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#19.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#19.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:slc(acc#4.psp)#19.itm#1} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#19.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(acc#4.psp)#19.itm#1}
load inst "reg(ACC_GY:for:slc(acc#4.psp)#20.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19346 -attr oid 728 -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc(acc#4.psp)#20.itm#1)}
load net {acc#4.psp.sva(4)} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#20.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#29.itm}
load net {GND} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#20.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#20.itm#1)" {clk} -attr xrf 19347 -attr oid 729 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#20.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#20.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:slc(acc#4.psp)#20.itm#1} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#20.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(acc#4.psp)#20.itm#1}
load inst "ACC_GY:for:not" "not(1)" "INTERFACE" -attr xrf 19348 -attr oid 730 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#4.psp.sva(6)} -pin  "ACC_GY:for:not" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#31.itm}
load net {ACC_GY:for:not.itm} -pin  "ACC_GY:for:not" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not.itm}
load inst "reg(ACC_GY:for:acc#45.itm#1.sg1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19349 -attr oid 731 -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:acc#45.itm#1.sg1)}
load net {ACC_GY:for:not.itm} -pin  "reg(ACC_GY:for:acc#45.itm#1.sg1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not.itm}
load net {GND} -pin  "reg(ACC_GY:for:acc#45.itm#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(ACC_GY:for:acc#45.itm#1.sg1)" {clk} -attr xrf 19350 -attr oid 732 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:acc#45.itm#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:acc#45.itm#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:acc#45.itm#1.sg1} -pin  "reg(ACC_GY:for:acc#45.itm#1.sg1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#45.itm#1.sg1}
load inst "ACC_GY:for:acc#55" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19351 -attr oid 733 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#55} -attr area 4.303074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {acc#4.psp.sva(6)} -pin  "ACC_GY:for:acc#55" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#332.itm}
load net {GND} -pin  "ACC_GY:for:acc#55" {A(1)} -attr @path {/edge_detect/edge_detect:core/conc#332.itm}
load net {acc#4.psp.sva(6)} -pin  "ACC_GY:for:acc#55" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#332.itm}
load net {acc#4.psp.sva(3)} -pin  "ACC_GY:for:acc#55" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#333.itm}
load net {PWR} -pin  "ACC_GY:for:acc#55" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#333.itm}
load net {PWR} -pin  "ACC_GY:for:acc#55" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#333.itm}
load net {ACC_GY:for:acc#55.itm(0)} -pin  "ACC_GY:for:acc#55" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#55.itm}
load net {ACC_GY:for:acc#55.itm(1)} -pin  "ACC_GY:for:acc#55" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#55.itm}
load net {ACC_GY:for:acc#55.itm(2)} -pin  "ACC_GY:for:acc#55" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#55.itm}
load net {ACC_GY:for:acc#55.itm(3)} -pin  "ACC_GY:for:acc#55" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#55.itm}
load inst "reg(ACC_GY:for:acc#45.itm#3)" "reg(4,1,1,-1,0)" "INTERFACE" -attr xrf 19352 -attr oid 734 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:acc#45.itm#3)}
load net {ACC_GY:for:acc#55.itm(0)} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#55.itm}
load net {ACC_GY:for:acc#55.itm(1)} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#55.itm}
load net {ACC_GY:for:acc#55.itm(2)} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#55.itm}
load net {ACC_GY:for:acc#55.itm(3)} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#55.itm}
load net {GND} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {clk} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {clk} -attr xrf 19353 -attr oid 735 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:acc#45.itm#3(0)} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#45.itm#3}
load net {ACC_GY:for:acc#45.itm#3(1)} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#45.itm#3}
load net {ACC_GY:for:acc#45.itm#3(2)} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#45.itm#3}
load net {ACC_GY:for:acc#45.itm#3(3)} -pin  "reg(ACC_GY:for:acc#45.itm#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#45.itm#3}
load inst "reg(slc(acc#4.psp)#16.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19354 -attr oid 736 -attr @path {/edge_detect/edge_detect:core/reg(slc(acc#4.psp)#16.itm#1)}
load net {acc#4.psp.sva(12)} -pin  "reg(slc(acc#4.psp)#16.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#4.itm}
load net {GND} -pin  "reg(slc(acc#4.psp)#16.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(slc(acc#4.psp)#16.itm#1)" {clk} -attr xrf 19355 -attr oid 737 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(slc(acc#4.psp)#16.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(slc(acc#4.psp)#16.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {slc(acc#4.psp)#16.itm#1} -pin  "reg(slc(acc#4.psp)#16.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp)#16.itm#1}
load inst "reg(ACC_GY:for:slc(acc#4.psp)#22.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19356 -attr oid 738 -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc(acc#4.psp)#22.itm#1)}
load net {acc#4.psp.sva(5)} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#22.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#25.itm}
load net {GND} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#22.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#22.itm#1)" {clk} -attr xrf 19357 -attr oid 739 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#22.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#22.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:slc(acc#4.psp)#22.itm#1} -pin  "reg(ACC_GY:for:slc(acc#4.psp)#22.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(acc#4.psp)#22.itm#1}
load inst "ACC_GY:for:mux#5" "mux(4,16)" "INTERFACE" -attr xrf 19358 -attr oid 740 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GY:for:mux#5" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {avg_y(2).lpi#1.dfm(0)} -pin  "ACC_GY:for:mux#5" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(1)} -pin  "ACC_GY:for:mux#5" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(2)} -pin  "ACC_GY:for:mux#5" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(3)} -pin  "ACC_GY:for:mux#5" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(4)} -pin  "ACC_GY:for:mux#5" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(5)} -pin  "ACC_GY:for:mux#5" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(6)} -pin  "ACC_GY:for:mux#5" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(7)} -pin  "ACC_GY:for:mux#5" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(8)} -pin  "ACC_GY:for:mux#5" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(9)} -pin  "ACC_GY:for:mux#5" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(10)} -pin  "ACC_GY:for:mux#5" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(11)} -pin  "ACC_GY:for:mux#5" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(12)} -pin  "ACC_GY:for:mux#5" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(13)} -pin  "ACC_GY:for:mux#5" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(14)} -pin  "ACC_GY:for:mux#5" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(15)} -pin  "ACC_GY:for:mux#5" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(0)} -pin  "ACC_GY:for:mux#5" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(1)} -pin  "ACC_GY:for:mux#5" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(2)} -pin  "ACC_GY:for:mux#5" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(3)} -pin  "ACC_GY:for:mux#5" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(4)} -pin  "ACC_GY:for:mux#5" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(5)} -pin  "ACC_GY:for:mux#5" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(6)} -pin  "ACC_GY:for:mux#5" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(7)} -pin  "ACC_GY:for:mux#5" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(8)} -pin  "ACC_GY:for:mux#5" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(9)} -pin  "ACC_GY:for:mux#5" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(10)} -pin  "ACC_GY:for:mux#5" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(11)} -pin  "ACC_GY:for:mux#5" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(12)} -pin  "ACC_GY:for:mux#5" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(13)} -pin  "ACC_GY:for:mux#5" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(14)} -pin  "ACC_GY:for:mux#5" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(15)} -pin  "ACC_GY:for:mux#5" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(0)} -pin  "ACC_GY:for:mux#5" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(1)} -pin  "ACC_GY:for:mux#5" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(2)} -pin  "ACC_GY:for:mux#5" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(3)} -pin  "ACC_GY:for:mux#5" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(4)} -pin  "ACC_GY:for:mux#5" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(5)} -pin  "ACC_GY:for:mux#5" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(6)} -pin  "ACC_GY:for:mux#5" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(7)} -pin  "ACC_GY:for:mux#5" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(8)} -pin  "ACC_GY:for:mux#5" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(9)} -pin  "ACC_GY:for:mux#5" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(10)} -pin  "ACC_GY:for:mux#5" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(11)} -pin  "ACC_GY:for:mux#5" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(12)} -pin  "ACC_GY:for:mux#5" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(13)} -pin  "ACC_GY:for:mux#5" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(14)} -pin  "ACC_GY:for:mux#5" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(15)} -pin  "ACC_GY:for:mux#5" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:mux#5" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:a#6.lpi#1(1)} -pin  "ACC_GY:for:mux#5" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {ACC_GY:for:mux#5.itm(0)} -pin  "ACC_GY:for:mux#5" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(1)} -pin  "ACC_GY:for:mux#5" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(2)} -pin  "ACC_GY:for:mux#5" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(3)} -pin  "ACC_GY:for:mux#5" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(4)} -pin  "ACC_GY:for:mux#5" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(5)} -pin  "ACC_GY:for:mux#5" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(6)} -pin  "ACC_GY:for:mux#5" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(7)} -pin  "ACC_GY:for:mux#5" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(8)} -pin  "ACC_GY:for:mux#5" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(9)} -pin  "ACC_GY:for:mux#5" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(10)} -pin  "ACC_GY:for:mux#5" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(11)} -pin  "ACC_GY:for:mux#5" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(12)} -pin  "ACC_GY:for:mux#5" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(13)} -pin  "ACC_GY:for:mux#5" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(14)} -pin  "ACC_GY:for:mux#5" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(15)} -pin  "ACC_GY:for:mux#5" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load inst "reg(ACC_GY:for:mux#5.itm#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19359 -attr oid 741 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:mux#5.itm#1)}
load net {ACC_GY:for:mux#5.itm(0)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(1)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(2)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(3)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(4)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(5)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(6)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(7)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(8)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(9)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(10)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(11)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(12)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(13)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(14)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {ACC_GY:for:mux#5.itm(15)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {clk} -attr xrf 19360 -attr oid 742 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:mux#5.itm#1(0)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(1)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(2)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(3)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(4)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(5)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(6)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(7)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(8)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(9)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(10)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(11)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(12)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(13)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(14)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(15)} -pin  "reg(ACC_GY:for:mux#5.itm#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load inst "ACC_GY:for:not#15" "not(1)" "INTERFACE" -attr xrf 19361 -attr oid 743 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#15} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#3.sva(3)} -pin  "ACC_GY:for:not#15" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#3.sva)#6.itm}
load net {ACC_GY:for:not#15.itm} -pin  "ACC_GY:for:not#15" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#15.itm}
load inst "ACC_GY:for:acc#33" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19362 -attr oid 744 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#33} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC_GY:for:acc#33" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#335.itm}
load net {acc.imod#3.sva(2)} -pin  "ACC_GY:for:acc#33" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#335.itm}
load net {PWR} -pin  "ACC_GY:for:acc#33" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#336.itm}
load net {ACC_GY:for:not#15.itm} -pin  "ACC_GY:for:acc#33" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#336.itm}
load net {ACC_GY:for:acc#33.itm(0)} -pin  "ACC_GY:for:acc#33" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#33.itm}
load net {ACC_GY:for:acc#33.itm(1)} -pin  "ACC_GY:for:acc#33" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#33.itm}
load net {ACC_GY:for:acc#33.itm(2)} -pin  "ACC_GY:for:acc#33" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#33.itm}
load inst "ACC_GY:for:not#14" "not(1)" "INTERFACE" -attr xrf 19363 -attr oid 745 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#14} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#3.sva(1)} -pin  "ACC_GY:for:not#14" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#3.sva)#7.itm}
load net {ACC_GY:for:not#14.itm} -pin  "ACC_GY:for:not#14" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#14.itm}
load inst "ACC_GY:for:not#16" "not(1)" "INTERFACE" -attr xrf 19364 -attr oid 746 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#16} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#3.sva(4)} -pin  "ACC_GY:for:not#16" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#3.sva)#1.itm}
load net {ACC_GY:for:not#16.itm} -pin  "ACC_GY:for:not#16" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#16.itm}
load inst "ACC_GY:for:acc#34" "add(3,0,2,0,4)" "INTERFACE" -attr xrf 19365 -attr oid 747 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#34} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GY:for:acc#34" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#334.itm}
load net {ACC_GY:for:acc#33.itm(1)} -pin  "ACC_GY:for:acc#34" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#334.itm}
load net {ACC_GY:for:acc#33.itm(2)} -pin  "ACC_GY:for:acc#34" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#334.itm}
load net {ACC_GY:for:not#16.itm} -pin  "ACC_GY:for:acc#34" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#84.itm}
load net {ACC_GY:for:not#14.itm} -pin  "ACC_GY:for:acc#34" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#84.itm}
load net {ACC_GY:for:acc#34.itm(0)} -pin  "ACC_GY:for:acc#34" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#34.itm}
load net {ACC_GY:for:acc#34.itm(1)} -pin  "ACC_GY:for:acc#34" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#34.itm}
load net {ACC_GY:for:acc#34.itm(2)} -pin  "ACC_GY:for:acc#34" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#34.itm}
load net {ACC_GY:for:acc#34.itm(3)} -pin  "ACC_GY:for:acc#34" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#34.itm}
load inst "reg(ACC_GY:for:slc#15.itm#1)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 19366 -attr oid 748 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc#15.itm#1)}
load net {ACC_GY:for:acc#34.itm(1)} -pin  "reg(ACC_GY:for:slc#15.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#15.itm}
load net {ACC_GY:for:acc#34.itm(2)} -pin  "reg(ACC_GY:for:slc#15.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#15.itm}
load net {ACC_GY:for:acc#34.itm(3)} -pin  "reg(ACC_GY:for:slc#15.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#15.itm}
load net {GND} -pin  "reg(ACC_GY:for:slc#15.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GY:for:slc#15.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GY:for:slc#15.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {clk} -pin  "reg(ACC_GY:for:slc#15.itm#1)" {clk} -attr xrf 19367 -attr oid 749 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:slc#15.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:slc#15.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:slc#15.itm#1(0)} -pin  "reg(ACC_GY:for:slc#15.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#15.itm#1}
load net {ACC_GY:for:slc#15.itm#1(1)} -pin  "reg(ACC_GY:for:slc#15.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#15.itm#1}
load net {ACC_GY:for:slc#15.itm#1(2)} -pin  "reg(ACC_GY:for:slc#15.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#15.itm#1}
load inst "reg(ACC_GY:for:slc(acc.imod#3).itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19368 -attr oid 750 -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc(acc.imod#3).itm#1)}
load net {acc.imod#3.sva(0)} -pin  "reg(ACC_GY:for:slc(acc.imod#3).itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#3.sva)#5.itm}
load net {GND} -pin  "reg(ACC_GY:for:slc(acc.imod#3).itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(ACC_GY:for:slc(acc.imod#3).itm#1)" {clk} -attr xrf 19369 -attr oid 751 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GY:for:slc(acc.imod#3).itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GY:for:slc(acc.imod#3).itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GY:for:slc(acc.imod#3).itm#1} -pin  "reg(ACC_GY:for:slc(acc.imod#3).itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(acc.imod#3).itm#1}
load inst "ACC_GX:for:acc#48" "add(8,0,7,0,9)" "INTERFACE" -attr xrf 19370 -attr oid 752 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48} -attr area 9.262368 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,0,9)"
load net {acc.psp.sva(13)} -pin  "ACC_GX:for:acc#48" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#338.itm}
load net {acc.psp.sva(13)} -pin  "ACC_GX:for:acc#48" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#338.itm}
load net {GND} -pin  "ACC_GX:for:acc#48" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#338.itm}
load net {acc.psp.sva(9)} -pin  "ACC_GX:for:acc#48" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#338.itm}
load net {GND} -pin  "ACC_GX:for:acc#48" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#338.itm}
load net {acc.psp.sva(9)} -pin  "ACC_GX:for:acc#48" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#338.itm}
load net {GND} -pin  "ACC_GX:for:acc#48" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#338.itm}
load net {acc.psp.sva(9)} -pin  "ACC_GX:for:acc#48" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#338.itm}
load net {acc.psp.sva(8)} -pin  "ACC_GX:for:acc#48" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#339.itm}
load net {GND} -pin  "ACC_GX:for:acc#48" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#339.itm}
load net {acc.psp.sva(8)} -pin  "ACC_GX:for:acc#48" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#339.itm}
load net {GND} -pin  "ACC_GX:for:acc#48" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#339.itm}
load net {acc.psp.sva(8)} -pin  "ACC_GX:for:acc#48" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#339.itm}
load net {GND} -pin  "ACC_GX:for:acc#48" {B(5)} -attr @path {/edge_detect/edge_detect:core/conc#339.itm}
load net {acc.psp.sva(8)} -pin  "ACC_GX:for:acc#48" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#339.itm}
load net {ACC_GX:for:acc#48.itm(0)} -pin  "ACC_GX:for:acc#48" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(1)} -pin  "ACC_GX:for:acc#48" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(2)} -pin  "ACC_GX:for:acc#48" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(3)} -pin  "ACC_GX:for:acc#48" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(4)} -pin  "ACC_GX:for:acc#48" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(5)} -pin  "ACC_GX:for:acc#48" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(6)} -pin  "ACC_GX:for:acc#48" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(7)} -pin  "ACC_GX:for:acc#48" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(8)} -pin  "ACC_GX:for:acc#48" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load inst "ACC_GX:for:acc#50" "add(10,-1,9,0,10)" "INTERFACE" -attr xrf 19371 -attr oid 753 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12)"
load net {acc.psp.sva(13)} -pin  "ACC_GX:for:acc#50" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#337.itm}
load net {acc.psp.sva(13)} -pin  "ACC_GX:for:acc#50" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#337.itm}
load net {GND} -pin  "ACC_GX:for:acc#50" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#337.itm}
load net {acc.psp.sva(11)} -pin  "ACC_GX:for:acc#50" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#337.itm}
load net {GND} -pin  "ACC_GX:for:acc#50" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#337.itm}
load net {acc.psp.sva(11)} -pin  "ACC_GX:for:acc#50" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#337.itm}
load net {GND} -pin  "ACC_GX:for:acc#50" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#337.itm}
load net {acc.psp.sva(11)} -pin  "ACC_GX:for:acc#50" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#337.itm}
load net {GND} -pin  "ACC_GX:for:acc#50" {A(8)} -attr @path {/edge_detect/edge_detect:core/conc#337.itm}
load net {acc.psp.sva(11)} -pin  "ACC_GX:for:acc#50" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#337.itm}
load net {ACC_GX:for:acc#48.itm(0)} -pin  "ACC_GX:for:acc#50" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(1)} -pin  "ACC_GX:for:acc#50" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(2)} -pin  "ACC_GX:for:acc#50" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(3)} -pin  "ACC_GX:for:acc#50" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(4)} -pin  "ACC_GX:for:acc#50" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(5)} -pin  "ACC_GX:for:acc#50" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(6)} -pin  "ACC_GX:for:acc#50" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(7)} -pin  "ACC_GX:for:acc#50" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#48.itm(8)} -pin  "ACC_GX:for:acc#50" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#48.itm}
load net {ACC_GX:for:acc#50.itm(0)} -pin  "ACC_GX:for:acc#50" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(1)} -pin  "ACC_GX:for:acc#50" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(2)} -pin  "ACC_GX:for:acc#50" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(3)} -pin  "ACC_GX:for:acc#50" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(4)} -pin  "ACC_GX:for:acc#50" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(5)} -pin  "ACC_GX:for:acc#50" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(6)} -pin  "ACC_GX:for:acc#50" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(7)} -pin  "ACC_GX:for:acc#50" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(8)} -pin  "ACC_GX:for:acc#50" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(9)} -pin  "ACC_GX:for:acc#50" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load inst "reg(ACC_GX:for:acc#50.itm#1)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 19372 -attr oid 754 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:acc#50.itm#1)}
load net {ACC_GX:for:acc#50.itm(0)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(1)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(2)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(3)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(4)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(5)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(6)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(7)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(8)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {ACC_GX:for:acc#50.itm(9)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm}
load net {GND} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {GND} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_10}
load net {clk} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {clk} -attr xrf 19373 -attr oid 755 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:acc#50.itm#1(0)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(1)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(2)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(3)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(4)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(5)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(6)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(7)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(8)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(9)} -pin  "reg(ACC_GX:for:acc#50.itm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load inst "reg(slc(acc.psp)#12.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19374 -attr oid 756 -attr @path {/edge_detect/edge_detect:core/reg(slc(acc.psp)#12.itm#1)}
load net {acc.psp.sva(10)} -pin  "reg(slc(acc.psp)#12.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#13.itm}
load net {GND} -pin  "reg(slc(acc.psp)#12.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(slc(acc.psp)#12.itm#1)" {clk} -attr xrf 19375 -attr oid 757 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(slc(acc.psp)#12.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(slc(acc.psp)#12.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {slc(acc.psp)#12.itm#1} -pin  "reg(slc(acc.psp)#12.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp)#12.itm#1}
load inst "ACC_GX:for:acc#39" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19376 -attr oid 758 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#39} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GX:for:acc#39" {A(0)} -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {acc.psp.sva(5)} -pin  "ACC_GX:for:acc#39" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {acc.psp.sva(5)} -pin  "ACC_GX:for:acc#39" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#31.itm}
load net {acc.imod.sva(2)} -pin  "ACC_GX:for:acc#39" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#123.itm}
load net {acc.psp.sva(7)} -pin  "ACC_GX:for:acc#39" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#123.itm}
load net {acc.psp.sva(7)} -pin  "ACC_GX:for:acc#39" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#123.itm}
load net {ACC_GX:for:acc#39.itm(0)} -pin  "ACC_GX:for:acc#39" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#39.itm}
load net {ACC_GX:for:acc#39.itm(1)} -pin  "ACC_GX:for:acc#39" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#39.itm}
load net {ACC_GX:for:acc#39.itm(2)} -pin  "ACC_GX:for:acc#39" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#39.itm}
load net {ACC_GX:for:acc#39.itm(3)} -pin  "ACC_GX:for:acc#39" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#39.itm}
load inst "reg(ACC_GX:for:slc#20.itm#1)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 19377 -attr oid 759 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc#20.itm#1)}
load net {ACC_GX:for:acc#39.itm(1)} -pin  "reg(ACC_GX:for:slc#20.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#20.itm}
load net {ACC_GX:for:acc#39.itm(2)} -pin  "reg(ACC_GX:for:slc#20.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#20.itm}
load net {ACC_GX:for:acc#39.itm(3)} -pin  "reg(ACC_GX:for:slc#20.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#20.itm}
load net {GND} -pin  "reg(ACC_GX:for:slc#20.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GX:for:slc#20.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GX:for:slc#20.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {clk} -pin  "reg(ACC_GX:for:slc#20.itm#1)" {clk} -attr xrf 19378 -attr oid 760 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:slc#20.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:slc#20.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:slc#20.itm#1(0)} -pin  "reg(ACC_GX:for:slc#20.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#20.itm#1}
load net {ACC_GX:for:slc#20.itm#1(1)} -pin  "reg(ACC_GX:for:slc#20.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#20.itm#1}
load net {ACC_GX:for:slc#20.itm#1(2)} -pin  "reg(ACC_GX:for:slc#20.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#20.itm#1}
load inst "ACC_GX:for:acc#38" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19379 -attr oid 761 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#38} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GX:for:acc#38" {A(0)} -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {acc.psp.sva(9)} -pin  "ACC_GX:for:acc#38" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {acc.psp.sva(9)} -pin  "ACC_GX:for:acc#38" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#32.itm}
load net {acc.imod.sva(1)} -pin  "ACC_GX:for:acc#38" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#125.itm}
load net {acc.psp.sva(11)} -pin  "ACC_GX:for:acc#38" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#125.itm}
load net {acc.psp.sva(11)} -pin  "ACC_GX:for:acc#38" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#125.itm}
load net {ACC_GX:for:acc#38.itm(0)} -pin  "ACC_GX:for:acc#38" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#38.itm}
load net {ACC_GX:for:acc#38.itm(1)} -pin  "ACC_GX:for:acc#38" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#38.itm}
load net {ACC_GX:for:acc#38.itm(2)} -pin  "ACC_GX:for:acc#38" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#38.itm}
load net {ACC_GX:for:acc#38.itm(3)} -pin  "ACC_GX:for:acc#38" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#38.itm}
load inst "reg(ACC_GX:for:slc#19.itm#1)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 19380 -attr oid 762 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc#19.itm#1)}
load net {ACC_GX:for:acc#38.itm(1)} -pin  "reg(ACC_GX:for:slc#19.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#19.itm}
load net {ACC_GX:for:acc#38.itm(2)} -pin  "reg(ACC_GX:for:slc#19.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#19.itm}
load net {ACC_GX:for:acc#38.itm(3)} -pin  "reg(ACC_GX:for:slc#19.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#19.itm}
load net {GND} -pin  "reg(ACC_GX:for:slc#19.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GX:for:slc#19.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GX:for:slc#19.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {clk} -pin  "reg(ACC_GX:for:slc#19.itm#1)" {clk} -attr xrf 19381 -attr oid 763 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:slc#19.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:slc#19.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:slc#19.itm#1(0)} -pin  "reg(ACC_GX:for:slc#19.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#19.itm#1}
load net {ACC_GX:for:slc#19.itm#1(1)} -pin  "reg(ACC_GX:for:slc#19.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#19.itm#1}
load net {ACC_GX:for:slc#19.itm#1(2)} -pin  "reg(ACC_GX:for:slc#19.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#19.itm#1}
load inst "ACC_GX:for:acc#37" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19382 -attr oid 764 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#37} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GX:for:acc#37" {A(0)} -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {acc.psp.sva(13)} -pin  "ACC_GX:for:acc#37" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {acc.psp.sva(13)} -pin  "ACC_GX:for:acc#37" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#33.itm}
load net {acc.psp.sva(4)} -pin  "ACC_GX:for:acc#37" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#127.itm}
load net {acc.psp.sva(13)} -pin  "ACC_GX:for:acc#37" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#127.itm}
load net {acc.psp.sva(13)} -pin  "ACC_GX:for:acc#37" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#127.itm}
load net {ACC_GX:for:acc#37.itm(0)} -pin  "ACC_GX:for:acc#37" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#37.itm}
load net {ACC_GX:for:acc#37.itm(1)} -pin  "ACC_GX:for:acc#37" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#37.itm}
load net {ACC_GX:for:acc#37.itm(2)} -pin  "ACC_GX:for:acc#37" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#37.itm}
load net {ACC_GX:for:acc#37.itm(3)} -pin  "ACC_GX:for:acc#37" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#37.itm}
load inst "reg(ACC_GX:for:slc#18.itm#1)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 19383 -attr oid 765 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc#18.itm#1)}
load net {ACC_GX:for:acc#37.itm(1)} -pin  "reg(ACC_GX:for:slc#18.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#18.itm}
load net {ACC_GX:for:acc#37.itm(2)} -pin  "reg(ACC_GX:for:slc#18.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#18.itm}
load net {ACC_GX:for:acc#37.itm(3)} -pin  "reg(ACC_GX:for:slc#18.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#18.itm}
load net {GND} -pin  "reg(ACC_GX:for:slc#18.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GX:for:slc#18.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GX:for:slc#18.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {clk} -pin  "reg(ACC_GX:for:slc#18.itm#1)" {clk} -attr xrf 19384 -attr oid 766 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:slc#18.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:slc#18.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:slc#18.itm#1(0)} -pin  "reg(ACC_GX:for:slc#18.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#18.itm#1}
load net {ACC_GX:for:slc#18.itm#1(1)} -pin  "reg(ACC_GX:for:slc#18.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#18.itm#1}
load net {ACC_GX:for:slc#18.itm#1(2)} -pin  "reg(ACC_GX:for:slc#18.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#18.itm#1}
load inst "ACC_GX:for:acc#36" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19385 -attr oid 767 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#36} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GX:for:acc#36" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#346.itm}
load net {acc.psp.sva(1)} -pin  "ACC_GX:for:acc#36" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#346.itm}
load net {acc.psp.sva(3)} -pin  "ACC_GX:for:acc#36" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#346.itm}
load net {PWR} -pin  "ACC_GX:for:acc#36" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#347.itm}
load net {acc.psp.sva(2)} -pin  "ACC_GX:for:acc#36" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#347.itm}
load net {acc.imod.sva(3)} -pin  "ACC_GX:for:acc#36" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#347.itm}
load net {ACC_GX:for:acc#36.itm(0)} -pin  "ACC_GX:for:acc#36" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#36.itm}
load net {ACC_GX:for:acc#36.itm(1)} -pin  "ACC_GX:for:acc#36" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#36.itm}
load net {ACC_GX:for:acc#36.itm(2)} -pin  "ACC_GX:for:acc#36" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#36.itm}
load net {ACC_GX:for:acc#36.itm(3)} -pin  "ACC_GX:for:acc#36" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#36.itm}
load inst "reg(ACC_GX:for:slc#17.itm#1)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 19386 -attr oid 768 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc#17.itm#1)}
load net {ACC_GX:for:acc#36.itm(1)} -pin  "reg(ACC_GX:for:slc#17.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#17.itm}
load net {ACC_GX:for:acc#36.itm(2)} -pin  "reg(ACC_GX:for:slc#17.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#17.itm}
load net {ACC_GX:for:acc#36.itm(3)} -pin  "reg(ACC_GX:for:slc#17.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#17.itm}
load net {GND} -pin  "reg(ACC_GX:for:slc#17.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GX:for:slc#17.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GX:for:slc#17.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {clk} -pin  "reg(ACC_GX:for:slc#17.itm#1)" {clk} -attr xrf 19387 -attr oid 769 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:slc#17.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:slc#17.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:slc#17.itm#1(0)} -pin  "reg(ACC_GX:for:slc#17.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#17.itm#1}
load net {ACC_GX:for:slc#17.itm#1(1)} -pin  "reg(ACC_GX:for:slc#17.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#17.itm#1}
load net {ACC_GX:for:slc#17.itm#1(2)} -pin  "reg(ACC_GX:for:slc#17.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#17.itm#1}
load inst "reg(ACC_GX:for:slc(acc.idiv)#29.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19388 -attr oid 770 -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc(acc.idiv)#29.itm#1)}
load net {acc.psp.sva(13)} -pin  "reg(ACC_GX:for:slc(acc.idiv)#29.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#21.itm}
load net {GND} -pin  "reg(ACC_GX:for:slc(acc.idiv)#29.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(ACC_GX:for:slc(acc.idiv)#29.itm#1)" {clk} -attr xrf 19389 -attr oid 771 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:slc(acc.idiv)#29.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:slc(acc.idiv)#29.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse} -pin  "reg(ACC_GX:for:slc(acc.idiv)#29.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse}
load inst "ACC_GX:for:not#36" "not(1)" "INTERFACE" -attr xrf 19390 -attr oid 772 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#36} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod.sva(4)} -pin  "ACC_GX:for:not#36" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#11.itm}
load net {ACC_GX:for:not#36.itm} -pin  "ACC_GX:for:not#36" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#36.itm}
load inst "ACC_GX:for:not#45" "not(1)" "INTERFACE" -attr xrf 19391 -attr oid 773 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#45} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod.sva(4)} -pin  "ACC_GX:for:not#45" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#8.itm}
load net {ACC_GX:for:not#45.itm} -pin  "ACC_GX:for:not#45" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#45.itm}
load inst "ACC_GX:for:acc#40" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 19392 -attr oid 774 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#40} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {PWR} -pin  "ACC_GX:for:acc#40" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#348.itm}
load net {ACC_GX:for:not#45.itm} -pin  "ACC_GX:for:acc#40" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#348.itm}
load net {PWR} -pin  "ACC_GX:for:acc#40" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#348.itm}
load net {ACC_GX:for:not#36.itm} -pin  "ACC_GX:for:acc#40" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#348.itm}
load net {acc.imod.sva(3)} -pin  "ACC_GX:for:acc#40" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#128.itm}
load net {acc.psp.sva(13)} -pin  "ACC_GX:for:acc#40" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#128.itm}
load net {acc.psp.sva(13)} -pin  "ACC_GX:for:acc#40" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:exs#128.itm}
load net {ACC_GX:for:acc#40.itm(0)} -pin  "ACC_GX:for:acc#40" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#40.itm}
load net {ACC_GX:for:acc#40.itm(1)} -pin  "ACC_GX:for:acc#40" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#40.itm}
load net {ACC_GX:for:acc#40.itm(2)} -pin  "ACC_GX:for:acc#40" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#40.itm}
load net {ACC_GX:for:acc#40.itm(3)} -pin  "ACC_GX:for:acc#40" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#40.itm}
load net {ACC_GX:for:acc#40.itm(4)} -pin  "ACC_GX:for:acc#40" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#40.itm}
load inst "reg(ACC_GX:for:slc#21.itm#1)" "reg(4,1,1,-1,0)" "INTERFACE" -attr xrf 19393 -attr oid 775 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc#21.itm#1)}
load net {ACC_GX:for:acc#40.itm(1)} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#21.itm}
load net {ACC_GX:for:acc#40.itm(2)} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#21.itm}
load net {ACC_GX:for:acc#40.itm(3)} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#21.itm}
load net {ACC_GX:for:acc#40.itm(4)} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#21.itm}
load net {GND} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {clk} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {clk} -attr xrf 19394 -attr oid 776 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:slc#21.itm#1(0)} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#21.itm#1}
load net {ACC_GX:for:slc#21.itm#1(1)} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#21.itm#1}
load net {ACC_GX:for:slc#21.itm#1(2)} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#21.itm#1}
load net {ACC_GX:for:slc#21.itm#1(3)} -pin  "reg(ACC_GX:for:slc#21.itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#21.itm#1}
load inst "reg(ACC_GX:for:slc(acc.psp)#19.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19395 -attr oid 777 -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc(acc.psp)#19.itm#1)}
load net {acc.psp.sva(7)} -pin  "reg(ACC_GX:for:slc(acc.psp)#19.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#2.itm}
load net {GND} -pin  "reg(ACC_GX:for:slc(acc.psp)#19.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(ACC_GX:for:slc(acc.psp)#19.itm#1)" {clk} -attr xrf 19396 -attr oid 778 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:slc(acc.psp)#19.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:slc(acc.psp)#19.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:slc(acc.psp)#19.itm#1} -pin  "reg(ACC_GX:for:slc(acc.psp)#19.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(acc.psp)#19.itm#1}
load inst "reg(ACC_GX:for:slc(acc.psp)#20.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19397 -attr oid 779 -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc(acc.psp)#20.itm#1)}
load net {acc.psp.sva(4)} -pin  "reg(ACC_GX:for:slc(acc.psp)#20.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#29.itm}
load net {GND} -pin  "reg(ACC_GX:for:slc(acc.psp)#20.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(ACC_GX:for:slc(acc.psp)#20.itm#1)" {clk} -attr xrf 19398 -attr oid 780 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:slc(acc.psp)#20.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:slc(acc.psp)#20.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:slc(acc.psp)#20.itm#1} -pin  "reg(ACC_GX:for:slc(acc.psp)#20.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(acc.psp)#20.itm#1}
load inst "ACC_GX:for:not" "not(1)" "INTERFACE" -attr xrf 19399 -attr oid 781 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(6)} -pin  "ACC_GX:for:not" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#31.itm}
load net {ACC_GX:for:not.itm} -pin  "ACC_GX:for:not" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not.itm}
load inst "reg(ACC_GX:for:acc#45.itm#1.sg1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19400 -attr oid 782 -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:acc#45.itm#1.sg1)}
load net {ACC_GX:for:not.itm} -pin  "reg(ACC_GX:for:acc#45.itm#1.sg1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not.itm}
load net {GND} -pin  "reg(ACC_GX:for:acc#45.itm#1.sg1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(ACC_GX:for:acc#45.itm#1.sg1)" {clk} -attr xrf 19401 -attr oid 783 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:acc#45.itm#1.sg1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:acc#45.itm#1.sg1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:acc#45.itm#1.sg1} -pin  "reg(ACC_GX:for:acc#45.itm#1.sg1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#45.itm#1.sg1}
load inst "ACC_GX:for:acc#55" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19402 -attr oid 784 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#55} -attr area 4.303074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {acc.psp.sva(6)} -pin  "ACC_GX:for:acc#55" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#349.itm}
load net {GND} -pin  "ACC_GX:for:acc#55" {A(1)} -attr @path {/edge_detect/edge_detect:core/conc#349.itm}
load net {acc.psp.sva(6)} -pin  "ACC_GX:for:acc#55" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#349.itm}
load net {acc.psp.sva(3)} -pin  "ACC_GX:for:acc#55" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#350.itm}
load net {PWR} -pin  "ACC_GX:for:acc#55" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#350.itm}
load net {PWR} -pin  "ACC_GX:for:acc#55" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#350.itm}
load net {ACC_GX:for:acc#55.itm(0)} -pin  "ACC_GX:for:acc#55" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#55.itm}
load net {ACC_GX:for:acc#55.itm(1)} -pin  "ACC_GX:for:acc#55" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#55.itm}
load net {ACC_GX:for:acc#55.itm(2)} -pin  "ACC_GX:for:acc#55" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#55.itm}
load net {ACC_GX:for:acc#55.itm(3)} -pin  "ACC_GX:for:acc#55" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#55.itm}
load inst "reg(ACC_GX:for:acc#45.itm#3)" "reg(4,1,1,-1,0)" "INTERFACE" -attr xrf 19403 -attr oid 785 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:acc#45.itm#3)}
load net {ACC_GX:for:acc#55.itm(0)} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#55.itm}
load net {ACC_GX:for:acc#55.itm(1)} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#55.itm}
load net {ACC_GX:for:acc#55.itm(2)} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#55.itm}
load net {ACC_GX:for:acc#55.itm(3)} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#55.itm}
load net {GND} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {GND} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_4}
load net {clk} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {clk} -attr xrf 19404 -attr oid 786 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:acc#45.itm#3(0)} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#45.itm#3}
load net {ACC_GX:for:acc#45.itm#3(1)} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#45.itm#3}
load net {ACC_GX:for:acc#45.itm#3(2)} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#45.itm#3}
load net {ACC_GX:for:acc#45.itm#3(3)} -pin  "reg(ACC_GX:for:acc#45.itm#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#45.itm#3}
load inst "reg(slc(acc.psp)#16.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19405 -attr oid 787 -attr @path {/edge_detect/edge_detect:core/reg(slc(acc.psp)#16.itm#1)}
load net {acc.psp.sva(12)} -pin  "reg(slc(acc.psp)#16.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#4.itm}
load net {GND} -pin  "reg(slc(acc.psp)#16.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(slc(acc.psp)#16.itm#1)" {clk} -attr xrf 19406 -attr oid 788 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(slc(acc.psp)#16.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(slc(acc.psp)#16.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {slc(acc.psp)#16.itm#1} -pin  "reg(slc(acc.psp)#16.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp)#16.itm#1}
load inst "reg(ACC_GX:for:slc(acc.psp)#22.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19407 -attr oid 789 -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc(acc.psp)#22.itm#1)}
load net {acc.psp.sva(5)} -pin  "reg(ACC_GX:for:slc(acc.psp)#22.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#25.itm}
load net {GND} -pin  "reg(ACC_GX:for:slc(acc.psp)#22.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(ACC_GX:for:slc(acc.psp)#22.itm#1)" {clk} -attr xrf 19408 -attr oid 790 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:slc(acc.psp)#22.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:slc(acc.psp)#22.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:slc(acc.psp)#22.itm#1} -pin  "reg(ACC_GX:for:slc(acc.psp)#22.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(acc.psp)#22.itm#1}
load inst "ACC_GX:for:mux#11" "mux(4,16)" "INTERFACE" -attr xrf 19409 -attr oid 791 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC_GX:for:mux#11" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {avg_x(2).lpi#1.dfm(0)} -pin  "ACC_GX:for:mux#11" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(1)} -pin  "ACC_GX:for:mux#11" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(2)} -pin  "ACC_GX:for:mux#11" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(3)} -pin  "ACC_GX:for:mux#11" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(4)} -pin  "ACC_GX:for:mux#11" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(5)} -pin  "ACC_GX:for:mux#11" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(6)} -pin  "ACC_GX:for:mux#11" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(7)} -pin  "ACC_GX:for:mux#11" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(8)} -pin  "ACC_GX:for:mux#11" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(9)} -pin  "ACC_GX:for:mux#11" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(10)} -pin  "ACC_GX:for:mux#11" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(11)} -pin  "ACC_GX:for:mux#11" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(12)} -pin  "ACC_GX:for:mux#11" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(13)} -pin  "ACC_GX:for:mux#11" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(14)} -pin  "ACC_GX:for:mux#11" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(15)} -pin  "ACC_GX:for:mux#11" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(0)} -pin  "ACC_GX:for:mux#11" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(1)} -pin  "ACC_GX:for:mux#11" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(2)} -pin  "ACC_GX:for:mux#11" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(3)} -pin  "ACC_GX:for:mux#11" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(4)} -pin  "ACC_GX:for:mux#11" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(5)} -pin  "ACC_GX:for:mux#11" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(6)} -pin  "ACC_GX:for:mux#11" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(7)} -pin  "ACC_GX:for:mux#11" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(8)} -pin  "ACC_GX:for:mux#11" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(9)} -pin  "ACC_GX:for:mux#11" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(10)} -pin  "ACC_GX:for:mux#11" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(11)} -pin  "ACC_GX:for:mux#11" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(12)} -pin  "ACC_GX:for:mux#11" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(13)} -pin  "ACC_GX:for:mux#11" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(14)} -pin  "ACC_GX:for:mux#11" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(15)} -pin  "ACC_GX:for:mux#11" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(0)} -pin  "ACC_GX:for:mux#11" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(1)} -pin  "ACC_GX:for:mux#11" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(2)} -pin  "ACC_GX:for:mux#11" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(3)} -pin  "ACC_GX:for:mux#11" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(4)} -pin  "ACC_GX:for:mux#11" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(5)} -pin  "ACC_GX:for:mux#11" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(6)} -pin  "ACC_GX:for:mux#11" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(7)} -pin  "ACC_GX:for:mux#11" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(8)} -pin  "ACC_GX:for:mux#11" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(9)} -pin  "ACC_GX:for:mux#11" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(10)} -pin  "ACC_GX:for:mux#11" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(11)} -pin  "ACC_GX:for:mux#11" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(12)} -pin  "ACC_GX:for:mux#11" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(13)} -pin  "ACC_GX:for:mux#11" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(14)} -pin  "ACC_GX:for:mux#11" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(15)} -pin  "ACC_GX:for:mux#11" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:mux#11" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:mux#11" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {ACC_GX:for:mux#11.itm(0)} -pin  "ACC_GX:for:mux#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(1)} -pin  "ACC_GX:for:mux#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(2)} -pin  "ACC_GX:for:mux#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(3)} -pin  "ACC_GX:for:mux#11" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(4)} -pin  "ACC_GX:for:mux#11" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(5)} -pin  "ACC_GX:for:mux#11" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(6)} -pin  "ACC_GX:for:mux#11" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(7)} -pin  "ACC_GX:for:mux#11" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(8)} -pin  "ACC_GX:for:mux#11" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(9)} -pin  "ACC_GX:for:mux#11" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(10)} -pin  "ACC_GX:for:mux#11" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(11)} -pin  "ACC_GX:for:mux#11" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(12)} -pin  "ACC_GX:for:mux#11" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(13)} -pin  "ACC_GX:for:mux#11" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(14)} -pin  "ACC_GX:for:mux#11" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(15)} -pin  "ACC_GX:for:mux#11" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load inst "reg(ACC_GX:for:mux#11.itm#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19410 -attr oid 792 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:mux#11.itm#1)}
load net {ACC_GX:for:mux#11.itm(0)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(1)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(2)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(3)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(4)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(5)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(6)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(7)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(8)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(9)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(10)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(11)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(12)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(13)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(14)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {ACC_GX:for:mux#11.itm(15)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {clk} -attr xrf 19411 -attr oid 793 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:mux#11.itm#1(0)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(1)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(2)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(3)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(4)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(5)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(6)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(7)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(8)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(9)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(10)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(11)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(12)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(13)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(14)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(15)} -pin  "reg(ACC_GX:for:mux#11.itm#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load inst "ACC_GX:for:not#15" "not(1)" "INTERFACE" -attr xrf 19412 -attr oid 794 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#15} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod.sva(3)} -pin  "ACC_GX:for:not#15" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#6.itm}
load net {ACC_GX:for:not#15.itm} -pin  "ACC_GX:for:not#15" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#15.itm}
load inst "ACC_GX:for:acc#33" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19413 -attr oid 795 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#33} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC_GX:for:acc#33" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#352.itm}
load net {acc.imod.sva(2)} -pin  "ACC_GX:for:acc#33" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#352.itm}
load net {PWR} -pin  "ACC_GX:for:acc#33" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#353.itm}
load net {ACC_GX:for:not#15.itm} -pin  "ACC_GX:for:acc#33" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#353.itm}
load net {ACC_GX:for:acc#33.itm(0)} -pin  "ACC_GX:for:acc#33" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#33.itm}
load net {ACC_GX:for:acc#33.itm(1)} -pin  "ACC_GX:for:acc#33" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#33.itm}
load net {ACC_GX:for:acc#33.itm(2)} -pin  "ACC_GX:for:acc#33" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#33.itm}
load inst "ACC_GX:for:not#14" "not(1)" "INTERFACE" -attr xrf 19414 -attr oid 796 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#14} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod.sva(1)} -pin  "ACC_GX:for:not#14" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#7.itm}
load net {ACC_GX:for:not#14.itm} -pin  "ACC_GX:for:not#14" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#14.itm}
load inst "ACC_GX:for:not#16" "not(1)" "INTERFACE" -attr xrf 19415 -attr oid 797 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#16} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod.sva(4)} -pin  "ACC_GX:for:not#16" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#1.itm}
load net {ACC_GX:for:not#16.itm} -pin  "ACC_GX:for:not#16" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#16.itm}
load inst "ACC_GX:for:acc#34" "add(3,0,2,0,4)" "INTERFACE" -attr xrf 19416 -attr oid 798 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#34} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GX:for:acc#34" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#351.itm}
load net {ACC_GX:for:acc#33.itm(1)} -pin  "ACC_GX:for:acc#34" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#351.itm}
load net {ACC_GX:for:acc#33.itm(2)} -pin  "ACC_GX:for:acc#34" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#351.itm}
load net {ACC_GX:for:not#16.itm} -pin  "ACC_GX:for:acc#34" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#84.itm}
load net {ACC_GX:for:not#14.itm} -pin  "ACC_GX:for:acc#34" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#84.itm}
load net {ACC_GX:for:acc#34.itm(0)} -pin  "ACC_GX:for:acc#34" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#34.itm}
load net {ACC_GX:for:acc#34.itm(1)} -pin  "ACC_GX:for:acc#34" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#34.itm}
load net {ACC_GX:for:acc#34.itm(2)} -pin  "ACC_GX:for:acc#34" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#34.itm}
load net {ACC_GX:for:acc#34.itm(3)} -pin  "ACC_GX:for:acc#34" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#34.itm}
load inst "reg(ACC_GX:for:slc#15.itm#1)" "reg(3,1,1,-1,0)" "INTERFACE" -attr xrf 19417 -attr oid 799 -attr vt dc -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc#15.itm#1)}
load net {ACC_GX:for:acc#34.itm(1)} -pin  "reg(ACC_GX:for:slc#15.itm#1)" {D(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#15.itm}
load net {ACC_GX:for:acc#34.itm(2)} -pin  "reg(ACC_GX:for:slc#15.itm#1)" {D(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#15.itm}
load net {ACC_GX:for:acc#34.itm(3)} -pin  "reg(ACC_GX:for:slc#15.itm#1)" {D(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#15.itm}
load net {GND} -pin  "reg(ACC_GX:for:slc#15.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GX:for:slc#15.itm#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {GND} -pin  "reg(ACC_GX:for:slc#15.itm#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_3}
load net {clk} -pin  "reg(ACC_GX:for:slc#15.itm#1)" {clk} -attr xrf 19418 -attr oid 800 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:slc#15.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:slc#15.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:slc#15.itm#1(0)} -pin  "reg(ACC_GX:for:slc#15.itm#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#15.itm#1}
load net {ACC_GX:for:slc#15.itm#1(1)} -pin  "reg(ACC_GX:for:slc#15.itm#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#15.itm#1}
load net {ACC_GX:for:slc#15.itm#1(2)} -pin  "reg(ACC_GX:for:slc#15.itm#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#15.itm#1}
load inst "reg(ACC_GX:for:slc(acc.imod).itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19419 -attr oid 801 -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc(acc.imod).itm#1)}
load net {acc.imod.sva(0)} -pin  "reg(ACC_GX:for:slc(acc.imod).itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod.sva)#5.itm}
load net {GND} -pin  "reg(ACC_GX:for:slc(acc.imod).itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(ACC_GX:for:slc(acc.imod).itm#1)" {clk} -attr xrf 19420 -attr oid 802 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(ACC_GX:for:slc(acc.imod).itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(ACC_GX:for:slc(acc.imod).itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {ACC_GX:for:slc(acc.imod).itm#1} -pin  "reg(ACC_GX:for:slc(acc.imod).itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(acc.imod).itm#1}
load inst "reg(exit:ACC_GX#1.lpi#1.dfm.st#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19421 -attr oid 803 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC_GX#1.lpi#1.dfm.st#1)}
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "reg(exit:ACC_GX#1.lpi#1.dfm.st#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {GND} -pin  "reg(exit:ACC_GX#1.lpi#1.dfm.st#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:ACC_GX#1.lpi#1.dfm.st#1)" {clk} -attr xrf 19422 -attr oid 804 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC_GX#1.lpi#1.dfm.st#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC_GX#1.lpi#1.dfm.st#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC_GX#1.lpi#1.dfm.st#1} -pin  "reg(exit:ACC_GX#1.lpi#1.dfm.st#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm.st#1}
load inst "reg(avg_y(2).lpi#1.dfm#3)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19423 -attr oid 805 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(avg_y(2).lpi#1.dfm#3)}
load net {avg_y(2).lpi#1.dfm(0)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(1)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(2)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(3)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(4)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(5)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(6)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(7)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(8)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(9)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(10)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(11)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(12)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(13)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(14)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(15)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {clk} -attr xrf 19424 -attr oid 806 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {avg_y(2).lpi#1.dfm#3(0)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(1)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(2)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(3)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(4)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(5)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(6)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(7)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(8)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(9)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(10)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(11)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(12)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(13)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(14)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(15)} -pin  "reg(avg_y(2).lpi#1.dfm#3)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load inst "ACC_GY:for:not#39" "not(1)" "INTERFACE" -attr xrf 19425 -attr oid 807 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#39} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:not#39" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#6.lpi#1)#11.itm}
load net {ACC_GY:for:not#39.itm} -pin  "ACC_GY:for:not#39" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#39.itm}
load inst "not#224" "not(1)" "INTERFACE" -attr xrf 19426 -attr oid 808 -attr @path {/edge_detect/edge_detect:core/not#224} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#224" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#224.itm} -pin  "not#224" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#224.itm}
load inst "SHIFT:and#40" "and(4,1)" "INTERFACE" -attr xrf 19427 -attr oid 809 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#40} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {FRAME:a#6.lpi#1(1)} -pin  "SHIFT:and#40" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#6.lpi#1)#13.itm}
load net {ACC_GY:for:not#39.itm} -pin  "SHIFT:and#40" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#39.itm}
load net {not#224.itm} -pin  "SHIFT:and#40" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#224.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#40" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#40.itm} -pin  "SHIFT:and#40" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#40.itm}
load inst "reg(SHIFT:and#40.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19428 -attr oid 810 -attr @path {/edge_detect/edge_detect:core/reg(SHIFT:and#40.itm#1)}
load net {SHIFT:and#40.itm} -pin  "reg(SHIFT:and#40.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#40.itm}
load net {GND} -pin  "reg(SHIFT:and#40.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(SHIFT:and#40.itm#1)" {clk} -attr xrf 19429 -attr oid 811 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(SHIFT:and#40.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(SHIFT:and#40.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {SHIFT:and#40.itm#1} -pin  "reg(SHIFT:and#40.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#40.itm#1}
load inst "reg(avg_y(1).lpi#1.dfm#3)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19430 -attr oid 812 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(avg_y(1).lpi#1.dfm#3)}
load net {avg_y(1).lpi#1.dfm(0)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(1)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(2)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(3)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(4)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(5)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(6)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(7)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(8)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(9)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(10)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(11)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(12)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(13)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(14)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(15)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {clk} -attr xrf 19431 -attr oid 813 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {avg_y(1).lpi#1.dfm#3(0)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(1)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(2)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(3)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(4)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(5)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(6)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(7)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(8)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(9)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(10)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(11)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(12)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(13)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(14)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(15)} -pin  "reg(avg_y(1).lpi#1.dfm#3)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load inst "ACC_GY:for:not#40" "not(1)" "INTERFACE" -attr xrf 19432 -attr oid 814 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#40} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:a#6.lpi#1(1)} -pin  "ACC_GY:for:not#40" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#6.lpi#1)#14.itm}
load net {ACC_GY:for:not#40.itm} -pin  "ACC_GY:for:not#40" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#40.itm}
load inst "not#225" "not(1)" "INTERFACE" -attr xrf 19433 -attr oid 815 -attr @path {/edge_detect/edge_detect:core/not#225} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#225" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#225.itm} -pin  "not#225" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#225.itm}
load inst "SHIFT:and#39" "and(4,1)" "INTERFACE" -attr xrf 19434 -attr oid 816 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#39} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {ACC_GY:for:not#40.itm} -pin  "SHIFT:and#39" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#40.itm}
load net {FRAME:a#6.lpi#1(0)} -pin  "SHIFT:and#39" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#6.lpi#1)#12.itm}
load net {not#225.itm} -pin  "SHIFT:and#39" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#225.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#39" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#39.itm} -pin  "SHIFT:and#39" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#39.itm}
load inst "reg(SHIFT:and#39.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19435 -attr oid 817 -attr @path {/edge_detect/edge_detect:core/reg(SHIFT:and#39.itm#1)}
load net {SHIFT:and#39.itm} -pin  "reg(SHIFT:and#39.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#39.itm}
load net {GND} -pin  "reg(SHIFT:and#39.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(SHIFT:and#39.itm#1)" {clk} -attr xrf 19436 -attr oid 818 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(SHIFT:and#39.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(SHIFT:and#39.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {SHIFT:and#39.itm#1} -pin  "reg(SHIFT:and#39.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#39.itm#1}
load inst "reg(avg_y(0).lpi#1.dfm#3)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19437 -attr oid 819 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(avg_y(0).lpi#1.dfm#3)}
load net {avg_y(0).lpi#1.dfm(0)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(1)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(2)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(3)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(4)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(5)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(6)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(7)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(8)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(9)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(10)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(11)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(12)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(13)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(14)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(15)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {clk} -attr xrf 19438 -attr oid 820 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {avg_y(0).lpi#1.dfm#3(0)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(1)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(2)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(3)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(4)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(5)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(6)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(7)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(8)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(9)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(10)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(11)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(12)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(13)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(14)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(15)} -pin  "reg(avg_y(0).lpi#1.dfm#3)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load inst "ACC_GY:for:nor" "nor(2,1)" "INTERFACE" -attr xrf 19439 -attr oid 821 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {FRAME:a#6.lpi#1(1)} -pin  "ACC_GY:for:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#6.lpi#1).itm}
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#6.lpi#1)#1.itm}
load net {ACC_GY:for:nor.itm} -pin  "ACC_GY:for:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:nor.itm}
load inst "not#226" "not(1)" "INTERFACE" -attr xrf 19440 -attr oid 822 -attr @path {/edge_detect/edge_detect:core/not#226} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#226" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#226.itm} -pin  "not#226" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#226.itm}
load inst "SHIFT:and#38" "and(3,1)" "INTERFACE" -attr xrf 19441 -attr oid 823 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#38} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {ACC_GY:for:nor.itm} -pin  "SHIFT:and#38" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:nor.itm}
load net {not#226.itm} -pin  "SHIFT:and#38" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#226.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#38" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#38.itm} -pin  "SHIFT:and#38" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#38.itm}
load inst "reg(SHIFT:and#38.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19442 -attr oid 824 -attr @path {/edge_detect/edge_detect:core/reg(SHIFT:and#38.itm#1)}
load net {SHIFT:and#38.itm} -pin  "reg(SHIFT:and#38.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#38.itm}
load net {GND} -pin  "reg(SHIFT:and#38.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(SHIFT:and#38.itm#1)" {clk} -attr xrf 19443 -attr oid 825 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(SHIFT:and#38.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(SHIFT:and#38.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {SHIFT:and#38.itm#1} -pin  "reg(SHIFT:and#38.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#38.itm#1}
load inst "reg(avg_x(2).lpi#1.dfm#3)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19444 -attr oid 826 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(avg_x(2).lpi#1.dfm#3)}
load net {avg_x(2).lpi#1.dfm(0)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(1)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(2)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(3)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(4)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(5)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(6)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(7)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(8)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(9)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(10)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(11)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(12)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(13)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(14)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(15)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {clk} -attr xrf 19445 -attr oid 827 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {avg_x(2).lpi#1.dfm#3(0)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(1)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(2)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(3)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(4)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(5)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(6)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(7)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(8)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(9)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(10)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(11)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(12)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(13)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(14)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(15)} -pin  "reg(avg_x(2).lpi#1.dfm#3)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load inst "ACC_GX:for:not#39" "not(1)" "INTERFACE" -attr xrf 19446 -attr oid 828 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#39} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:not#39" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#5.lpi#1)#11.itm}
load net {ACC_GX:for:not#39.itm} -pin  "ACC_GX:for:not#39" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#39.itm}
load inst "not#227" "not(1)" "INTERFACE" -attr xrf 19447 -attr oid 829 -attr @path {/edge_detect/edge_detect:core/not#227} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#227" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#227.itm} -pin  "not#227" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#227.itm}
load inst "SHIFT:and#37" "and(4,1)" "INTERFACE" -attr xrf 19448 -attr oid 830 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#37} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {FRAME:a#5.lpi#1(1)} -pin  "SHIFT:and#37" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#5.lpi#1)#13.itm}
load net {ACC_GX:for:not#39.itm} -pin  "SHIFT:and#37" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#39.itm}
load net {not#227.itm} -pin  "SHIFT:and#37" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#227.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#37" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#37.itm} -pin  "SHIFT:and#37" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#37.itm}
load inst "reg(SHIFT:and#37.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19449 -attr oid 831 -attr @path {/edge_detect/edge_detect:core/reg(SHIFT:and#37.itm#1)}
load net {SHIFT:and#37.itm} -pin  "reg(SHIFT:and#37.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#37.itm}
load net {GND} -pin  "reg(SHIFT:and#37.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(SHIFT:and#37.itm#1)" {clk} -attr xrf 19450 -attr oid 832 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(SHIFT:and#37.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(SHIFT:and#37.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {SHIFT:and#37.itm#1} -pin  "reg(SHIFT:and#37.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#37.itm#1}
load inst "reg(avg_x(1).lpi#1.dfm#3)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19451 -attr oid 833 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(avg_x(1).lpi#1.dfm#3)}
load net {avg_x(1).lpi#1.dfm(0)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(1)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(2)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(3)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(4)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(5)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(6)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(7)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(8)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(9)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(10)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(11)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(12)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(13)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(14)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(15)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {clk} -attr xrf 19452 -attr oid 834 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {avg_x(1).lpi#1.dfm#3(0)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(1)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(2)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(3)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(4)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(5)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(6)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(7)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(8)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(9)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(10)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(11)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(12)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(13)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(14)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(15)} -pin  "reg(avg_x(1).lpi#1.dfm#3)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load inst "ACC_GX:for:not#40" "not(1)" "INTERFACE" -attr xrf 19453 -attr oid 835 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#40} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:not#40" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#5.lpi#1)#14.itm}
load net {ACC_GX:for:not#40.itm} -pin  "ACC_GX:for:not#40" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#40.itm}
load inst "not#228" "not(1)" "INTERFACE" -attr xrf 19454 -attr oid 836 -attr @path {/edge_detect/edge_detect:core/not#228} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#228" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#228.itm} -pin  "not#228" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#228.itm}
load inst "SHIFT:and#36" "and(4,1)" "INTERFACE" -attr xrf 19455 -attr oid 837 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#36} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,4)"
load net {ACC_GX:for:not#40.itm} -pin  "SHIFT:and#36" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#40.itm}
load net {FRAME:a#5.lpi#1(0)} -pin  "SHIFT:and#36" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#5.lpi#1)#12.itm}
load net {not#228.itm} -pin  "SHIFT:and#36" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#228.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#36" {A3(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#36.itm} -pin  "SHIFT:and#36" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#36.itm}
load inst "reg(SHIFT:and#36.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19456 -attr oid 838 -attr @path {/edge_detect/edge_detect:core/reg(SHIFT:and#36.itm#1)}
load net {SHIFT:and#36.itm} -pin  "reg(SHIFT:and#36.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#36.itm}
load net {GND} -pin  "reg(SHIFT:and#36.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(SHIFT:and#36.itm#1)" {clk} -attr xrf 19457 -attr oid 839 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(SHIFT:and#36.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(SHIFT:and#36.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {SHIFT:and#36.itm#1} -pin  "reg(SHIFT:and#36.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#36.itm#1}
load inst "reg(avg_x(0).lpi#1.dfm#3)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19458 -attr oid 840 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(avg_x(0).lpi#1.dfm#3)}
load net {avg_x(0).lpi#1.dfm(0)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(1)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(2)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(3)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(4)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(5)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(6)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(7)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(8)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(9)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(10)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(11)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(12)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(13)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(14)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(15)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {clk} -attr xrf 19459 -attr oid 841 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {avg_x(0).lpi#1.dfm#3(0)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(1)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(2)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(3)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(4)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(5)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(6)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(7)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(8)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(9)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(10)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(11)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(12)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(13)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(14)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(15)} -pin  "reg(avg_x(0).lpi#1.dfm#3)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load inst "ACC_GX:for:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 19460 -attr oid 842 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:nor#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:nor#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#5.lpi#1).itm}
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:nor#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(FRAME:a#5.lpi#1)#1.itm}
load net {ACC_GX:for:nor#1.itm} -pin  "ACC_GX:for:nor#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:nor#1.itm}
load inst "not#229" "not(1)" "INTERFACE" -attr xrf 19461 -attr oid 843 -attr @path {/edge_detect/edge_detect:core/not#229} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#229" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#229.itm} -pin  "not#229" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#229.itm}
load inst "SHIFT:and#35" "and(3,1)" "INTERFACE" -attr xrf 19462 -attr oid 844 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#35} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {ACC_GX:for:nor#1.itm} -pin  "SHIFT:and#35" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:nor#1.itm}
load net {not#229.itm} -pin  "SHIFT:and#35" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#229.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#35" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#35.itm} -pin  "SHIFT:and#35" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#35.itm}
load inst "reg(SHIFT:and#35.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19463 -attr oid 845 -attr @path {/edge_detect/edge_detect:core/reg(SHIFT:and#35.itm#1)}
load net {SHIFT:and#35.itm} -pin  "reg(SHIFT:and#35.itm#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#35.itm}
load net {GND} -pin  "reg(SHIFT:and#35.itm#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(SHIFT:and#35.itm#1)" {clk} -attr xrf 19464 -attr oid 846 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(SHIFT:and#35.itm#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(SHIFT:and#35.itm#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {SHIFT:and#35.itm#1} -pin  "reg(SHIFT:and#35.itm#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#35.itm#1}
load inst "reg(exit:SHIFT.lpi#1.dfm.st#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19465 -attr oid 847 -attr @path {/edge_detect/edge_detect:core/reg(exit:SHIFT.lpi#1.dfm.st#1)}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {GND} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#1)" {clk} -attr xrf 19466 -attr oid 848 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:SHIFT.lpi#1.dfm.st#1} -pin  "reg(exit:SHIFT.lpi#1.dfm.st#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm.st#1}
load inst "mux#34" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {FRAME:a#4.lpi#1(0)} -pin  "mux#34" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "mux#34" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.sva(0)} -pin  "mux#34" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load net {FRAME:a#4.sva(1)} -pin  "mux#34" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load net {or.dcpl} -pin  "mux#34" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl}
load net {mux#34.itm(0)} -pin  "mux#34" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(1)} -pin  "mux#34" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load inst "not#223" "not(1)" "INTERFACE" -attr xrf 19467 -attr oid 849 -attr @path {/edge_detect/edge_detect:core/not#223} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#223" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#223.itm} -pin  "not#223" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#223.itm}
load inst "nor#6" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#6} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {or.dcpl} -pin  "nor#6" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl}
load net {and.dcpl#275} -pin  "nor#6" {A1(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#275}
load net {nor#6.itm} -pin  "nor#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#6.itm}
load inst "and#299" "and(3,1)" "INTERFACE" -attr xrf 19468 -attr oid 850 -attr @path {/edge_detect/edge_detect:core/and#299} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {not#223.itm} -pin  "and#299" {A0(0)} -attr @path {/edge_detect/edge_detect:core/not#223.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "and#299" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {nor#6.itm} -pin  "and#299" {A2(0)} -attr @path {/edge_detect/edge_detect:core/nor#6.itm}
load net {and#299.itm} -pin  "and#299" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#299.itm}
load inst "nor#23" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#23} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#34.itm(0)} -pin  "nor#23" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {mux#34.itm(1)} -pin  "nor#23" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#34.itm}
load net {and#299.itm} -pin  "nor#23" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {and#299.itm} -pin  "nor#23" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#23.itm}
load net {nor#23.itm(0)} -pin  "nor#23" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#23.itm}
load net {nor#23.itm(1)} -pin  "nor#23" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#23.itm}
load inst "nor#22" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#22} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#23.itm(0)} -pin  "nor#22" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#23.itm}
load net {nor#23.itm(1)} -pin  "nor#22" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#23.itm}
load net {and.dcpl#275} -pin  "nor#22" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs.itm}
load net {and.dcpl#275} -pin  "nor#22" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs.itm}
load net {nor#22.itm(0)} -pin  "nor#22" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#22.itm}
load net {nor#22.itm(1)} -pin  "nor#22" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#22.itm}
load inst "reg(FRAME:a#4.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 19469 -attr oid 851 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:a#4.lpi#1)}
load net {nor#22.itm(0)} -pin  "reg(FRAME:a#4.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#22.itm}
load net {nor#22.itm(1)} -pin  "reg(FRAME:a#4.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#22.itm}
load net {GND} -pin  "reg(FRAME:a#4.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(FRAME:a#4.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(FRAME:a#4.lpi#1)" {clk} -attr xrf 19470 -attr oid 852 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:a#4.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:a#4.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:a#4.lpi#1(0)} -pin  "reg(FRAME:a#4.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "reg(FRAME:a#4.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load inst "reg(exit:ACC_GX:for.sva)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19471 -attr oid 853 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC_GX:for.sva)}
load net {exit:ACC_GX:for.sva:mx0} -pin  "reg(exit:ACC_GX:for.sva)" {D(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0}
load net {GND} -pin  "reg(exit:ACC_GX:for.sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:ACC_GX:for.sva)" {clk} -attr xrf 19472 -attr oid 854 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC_GX:for.sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC_GX:for.sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC_GX:for.sva} -pin  "reg(exit:ACC_GX:for.sva)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva}
load inst "SHIFT:and#32" "and(2,1)" "INTERFACE" -attr xrf 19473 -attr oid 855 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#32} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "SHIFT:and#32" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#32" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#32.itm} -pin  "SHIFT:and#32" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#32.itm}
load inst "nor#7" "nor(4,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#7} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,4)"
load net {nor#18.cse} -pin  "nor#7" {A0(0)} -attr @path {/edge_detect/edge_detect:core/nor#18.cse}
load net {SHIFT:and#32.itm} -pin  "nor#7" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#32.itm}
load net {or.dcpl#81} -pin  "nor#7" {A2(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#81}
load net {or.dcpl#82} -pin  "nor#7" {A3(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#82}
load net {nor#7.cse} -pin  "nor#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#7.cse}
load inst "mux#35" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#35} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {FRAME:a#6.sva(0)} -pin  "mux#35" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load net {FRAME:a#6.sva(1)} -pin  "mux#35" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load net {FRAME:a#6.lpi#1(0)} -pin  "mux#35" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:a#6.lpi#1(1)} -pin  "mux#35" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {or.dcpl#82} -pin  "mux#35" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#82}
load net {mux#35.itm(0)} -pin  "mux#35" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#35.itm}
load net {mux#35.itm(1)} -pin  "mux#35" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#35.itm}
load inst "nor#25" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#25} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#35.itm(0)} -pin  "nor#25" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#35.itm}
load net {mux#35.itm(1)} -pin  "nor#25" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#35.itm}
load net {nor#7.cse} -pin  "nor#25" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {nor#7.cse} -pin  "nor#25" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#24.itm}
load net {nor#25.itm(0)} -pin  "nor#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#25.itm}
load net {nor#25.itm(1)} -pin  "nor#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#25.itm}
load inst "nor#24" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#24} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#25.itm(0)} -pin  "nor#24" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#25.itm}
load net {nor#25.itm(1)} -pin  "nor#24" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#25.itm}
load net {or.dcpl#81} -pin  "nor#24" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {or.dcpl#81} -pin  "nor#24" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#7.itm}
load net {nor#24.itm(0)} -pin  "nor#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#24.itm}
load net {nor#24.itm(1)} -pin  "nor#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#24.itm}
load inst "reg(FRAME:a#6.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 19474 -attr oid 856 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:a#6.lpi#1)}
load net {nor#24.itm(0)} -pin  "reg(FRAME:a#6.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#24.itm}
load net {nor#24.itm(1)} -pin  "reg(FRAME:a#6.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#24.itm}
load net {GND} -pin  "reg(FRAME:a#6.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(FRAME:a#6.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(FRAME:a#6.lpi#1)" {clk} -attr xrf 19475 -attr oid 857 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:a#6.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:a#6.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:a#6.lpi#1(0)} -pin  "reg(FRAME:a#6.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:a#6.lpi#1(1)} -pin  "reg(FRAME:a#6.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load inst "mux#36" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#36} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {FRAME:a#5.sva(0)} -pin  "mux#36" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load net {FRAME:a#5.sva(1)} -pin  "mux#36" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load net {FRAME:a#5.lpi#1(0)} -pin  "mux#36" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#5.lpi#1(1)} -pin  "mux#36" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {or.dcpl#82} -pin  "mux#36" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#82}
load net {mux#36.itm(0)} -pin  "mux#36" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#36.itm}
load net {mux#36.itm(1)} -pin  "mux#36" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#36.itm}
load inst "nor#27" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#27} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#36.itm(0)} -pin  "nor#27" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#36.itm}
load net {mux#36.itm(1)} -pin  "nor#27" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#36.itm}
load net {nor#7.cse} -pin  "nor#27" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {nor#7.cse} -pin  "nor#27" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#25.itm}
load net {nor#27.itm(0)} -pin  "nor#27" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#27.itm}
load net {nor#27.itm(1)} -pin  "nor#27" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#27.itm}
load inst "nor#26" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#26} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#27.itm(0)} -pin  "nor#26" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#27.itm}
load net {nor#27.itm(1)} -pin  "nor#26" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#27.itm}
load net {or.dcpl#81} -pin  "nor#26" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {or.dcpl#81} -pin  "nor#26" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#8.itm}
load net {nor#26.itm(0)} -pin  "nor#26" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#26.itm}
load net {nor#26.itm(1)} -pin  "nor#26" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#26.itm}
load inst "reg(FRAME:a#5.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 19476 -attr oid 858 -attr vt dc -attr @path {/edge_detect/edge_detect:core/reg(FRAME:a#5.lpi#1)}
load net {nor#26.itm(0)} -pin  "reg(FRAME:a#5.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#26.itm}
load net {nor#26.itm(1)} -pin  "reg(FRAME:a#5.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#26.itm}
load net {GND} -pin  "reg(FRAME:a#5.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(FRAME:a#5.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(FRAME:a#5.lpi#1)" {clk} -attr xrf 19477 -attr oid 859 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:a#5.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:a#5.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:a#5.lpi#1(0)} -pin  "reg(FRAME:a#5.lpi#1)" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#5.lpi#1(1)} -pin  "reg(FRAME:a#5.lpi#1)" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load inst "mux#9" "mux(2,1)" "INTERFACE" -attr xrf 19478 -attr oid 860 -attr @path {/edge_detect/edge_detect:core/mux#9} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {SHIFT:acc#1.psp(1)} -pin  "mux#9" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:acc#1.psp)#2.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "mux#9" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {or.dcpl#37} -pin  "mux#9" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#37}
load net {mux#9.itm} -pin  "mux#9" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load inst "reg(exit:SHIFT.lpi#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19479 -attr oid 861 -attr @path {/edge_detect/edge_detect:core/reg(exit:SHIFT.lpi#1)}
load net {mux#9.itm} -pin  "reg(exit:SHIFT.lpi#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/mux#9.itm}
load net {GND} -pin  "reg(exit:SHIFT.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:SHIFT.lpi#1)" {clk} -attr xrf 19480 -attr oid 862 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:SHIFT.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:SHIFT.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:SHIFT.lpi#1} -pin  "reg(exit:SHIFT.lpi#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load inst "ACC3:not" "not(1)" "INTERFACE" -attr xrf 19481 -attr oid 863 -attr @path {/edge_detect/edge_detect:core/ACC3:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC3:acc.itm(1)} -pin  "ACC3:not" {A(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:slc#1.itm}
load net {ACC3:not.itm} -pin  "ACC3:not" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not.itm}
load inst "ACC_GX:and#8" "and(3,1)" "INTERFACE" -attr xrf 19482 -attr oid 864 -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#8} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {ACC3:not.itm} -pin  "ACC_GX:and#8" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not.itm}
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "ACC_GX:and#8" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC_GX:and#8" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC_GX:and#8.itm} -pin  "ACC_GX:and#8" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#8.itm}
load inst "reg(exit:ACC3.sva)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19483 -attr oid 865 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC3.sva)}
load net {ACC_GX:and#8.itm} -pin  "reg(exit:ACC3.sva)" {D(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#8.itm}
load net {PWR} -pin  "reg(exit:ACC3.sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10#10_Not#1}
load net {clk} -pin  "reg(exit:ACC3.sva)" {clk} -attr xrf 19484 -attr oid 866 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC3.sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC3.sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC3.sva} -pin  "reg(exit:ACC3.sva)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load inst "ACC_GX:mux#55" "mux(2,1)" "INTERFACE" -attr xrf 19485 -attr oid 867 -attr @path {/edge_detect/edge_detect:core/ACC_GX:mux#55} -attr area 0.919423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "ACC_GX:mux#55" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {exit:ACC_GX#1.sva#1} -pin  "ACC_GX:mux#55" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.sva#1}
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "ACC_GX:mux#55" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {ACC_GX:mux#55.itm} -pin  "ACC_GX:mux#55" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:mux#55.itm}
load inst "mux#10" "mux(2,1)" "INTERFACE" -attr xrf 19486 -attr oid 868 -attr @path {/edge_detect/edge_detect:core/mux#10} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "mux#10" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {ACC_GX:mux#55.itm} -pin  "mux#10" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:mux#55.itm}
load net {or.dcpl#37} -pin  "mux#10" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#37}
load net {mux#10.itm} -pin  "mux#10" {Z(0)} -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load inst "reg(exit:ACC_GX#1.lpi#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19487 -attr oid 869 -attr @path {/edge_detect/edge_detect:core/reg(exit:ACC_GX#1.lpi#1)}
load net {mux#10.itm} -pin  "reg(exit:ACC_GX#1.lpi#1)" {D(0)} -attr @path {/edge_detect/edge_detect:core/mux#10.itm}
load net {GND} -pin  "reg(exit:ACC_GX#1.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_1}
load net {clk} -pin  "reg(exit:ACC_GX#1.lpi#1)" {clk} -attr xrf 19488 -attr oid 870 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(exit:ACC_GX#1.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(exit:ACC_GX#1.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {exit:ACC_GX#1.lpi#1} -pin  "reg(exit:ACC_GX#1.lpi#1)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load inst "mux#11" "mux(2,2)" "INTERFACE" -attr xrf 19489 -attr oid 871 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {SHIFT:i#1.lpi#3(0)} -pin  "mux#11" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "mux#11" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:acc#1.psp(0)} -pin  "mux#11" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {SHIFT:acc#1.psp(1)} -pin  "mux#11" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {and.dcpl#32} -pin  "mux#11" {S(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#32}
load net {mux#11.itm(0)} -pin  "mux#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "mux#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load inst "reg(SHIFT:i#1.lpi#3)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 19490 -attr oid 872 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(SHIFT:i#1.lpi#3)}
load net {mux#11.itm(0)} -pin  "reg(SHIFT:i#1.lpi#3)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "reg(SHIFT:i#1.lpi#3)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#11.itm}
load net {GND} -pin  "reg(SHIFT:i#1.lpi#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(SHIFT:i#1.lpi#3)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(SHIFT:i#1.lpi#3)" {clk} -attr xrf 19491 -attr oid 873 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(SHIFT:i#1.lpi#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(SHIFT:i#1.lpi#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {SHIFT:i#1.lpi#3(0)} -pin  "reg(SHIFT:i#1.lpi#3)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "reg(SHIFT:i#1.lpi#3)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load inst "mux#12" "mux(2,16)" "INTERFACE" -attr xrf 19492 -attr oid 874 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {ACC3:acc#4.tmp(0)} -pin  "mux#12" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(1)} -pin  "mux#12" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(2)} -pin  "mux#12" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(3)} -pin  "mux#12" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(4)} -pin  "mux#12" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(5)} -pin  "mux#12" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(6)} -pin  "mux#12" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(7)} -pin  "mux#12" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(8)} -pin  "mux#12" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(9)} -pin  "mux#12" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(10)} -pin  "mux#12" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(11)} -pin  "mux#12" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(12)} -pin  "mux#12" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(13)} -pin  "mux#12" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(14)} -pin  "mux#12" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(15)} -pin  "mux#12" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {bluey.lpi#1.dfm(0)} -pin  "mux#12" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(1)} -pin  "mux#12" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(2)} -pin  "mux#12" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(3)} -pin  "mux#12" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(4)} -pin  "mux#12" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(5)} -pin  "mux#12" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(6)} -pin  "mux#12" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(7)} -pin  "mux#12" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(8)} -pin  "mux#12" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(9)} -pin  "mux#12" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(10)} -pin  "mux#12" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(11)} -pin  "mux#12" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(12)} -pin  "mux#12" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(13)} -pin  "mux#12" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(14)} -pin  "mux#12" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(15)} -pin  "mux#12" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {and#155.cse} -pin  "mux#12" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#155.cse}
load net {mux#12.itm(0)} -pin  "mux#12" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "mux#12" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(2)} -pin  "mux#12" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(3)} -pin  "mux#12" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(4)} -pin  "mux#12" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(5)} -pin  "mux#12" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(6)} -pin  "mux#12" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(7)} -pin  "mux#12" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(8)} -pin  "mux#12" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(9)} -pin  "mux#12" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(10)} -pin  "mux#12" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(11)} -pin  "mux#12" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(12)} -pin  "mux#12" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(13)} -pin  "mux#12" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(14)} -pin  "mux#12" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(15)} -pin  "mux#12" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load inst "reg(bluey.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19493 -attr oid 875 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(bluey.lpi#1)}
load net {mux#12.itm(0)} -pin  "reg(bluey.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "reg(bluey.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(2)} -pin  "reg(bluey.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(3)} -pin  "reg(bluey.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(4)} -pin  "reg(bluey.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(5)} -pin  "reg(bluey.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(6)} -pin  "reg(bluey.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(7)} -pin  "reg(bluey.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(8)} -pin  "reg(bluey.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(9)} -pin  "reg(bluey.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(10)} -pin  "reg(bluey.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(11)} -pin  "reg(bluey.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(12)} -pin  "reg(bluey.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(13)} -pin  "reg(bluey.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(14)} -pin  "reg(bluey.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {mux#12.itm(15)} -pin  "reg(bluey.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#12.itm}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluey.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(bluey.lpi#1)" {clk} -attr xrf 19494 -attr oid 876 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(bluey.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(bluey.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {bluey.lpi#1(0)} -pin  "reg(bluey.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(1)} -pin  "reg(bluey.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(2)} -pin  "reg(bluey.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(3)} -pin  "reg(bluey.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(4)} -pin  "reg(bluey.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(5)} -pin  "reg(bluey.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(6)} -pin  "reg(bluey.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(7)} -pin  "reg(bluey.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(8)} -pin  "reg(bluey.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(9)} -pin  "reg(bluey.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(10)} -pin  "reg(bluey.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(11)} -pin  "reg(bluey.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(12)} -pin  "reg(bluey.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(13)} -pin  "reg(bluey.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(14)} -pin  "reg(bluey.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(15)} -pin  "reg(bluey.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load inst "mux#13" "mux(2,16)" "INTERFACE" -attr xrf 19495 -attr oid 877 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {ACC3:acc#6.tmp(0)} -pin  "mux#13" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(1)} -pin  "mux#13" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(2)} -pin  "mux#13" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(3)} -pin  "mux#13" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(4)} -pin  "mux#13" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(5)} -pin  "mux#13" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(6)} -pin  "mux#13" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(7)} -pin  "mux#13" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(8)} -pin  "mux#13" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(9)} -pin  "mux#13" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(10)} -pin  "mux#13" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(11)} -pin  "mux#13" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(12)} -pin  "mux#13" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(13)} -pin  "mux#13" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(14)} -pin  "mux#13" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(15)} -pin  "mux#13" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {greeny.lpi#1.dfm(0)} -pin  "mux#13" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(1)} -pin  "mux#13" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(2)} -pin  "mux#13" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(3)} -pin  "mux#13" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(4)} -pin  "mux#13" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(5)} -pin  "mux#13" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(6)} -pin  "mux#13" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(7)} -pin  "mux#13" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(8)} -pin  "mux#13" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(9)} -pin  "mux#13" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(10)} -pin  "mux#13" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(11)} -pin  "mux#13" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(12)} -pin  "mux#13" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(13)} -pin  "mux#13" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(14)} -pin  "mux#13" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(15)} -pin  "mux#13" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {and#155.cse} -pin  "mux#13" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#155.cse}
load net {mux#13.itm(0)} -pin  "mux#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "mux#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(2)} -pin  "mux#13" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(3)} -pin  "mux#13" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(4)} -pin  "mux#13" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(5)} -pin  "mux#13" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(6)} -pin  "mux#13" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(7)} -pin  "mux#13" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(8)} -pin  "mux#13" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(9)} -pin  "mux#13" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(10)} -pin  "mux#13" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(11)} -pin  "mux#13" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(12)} -pin  "mux#13" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(13)} -pin  "mux#13" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(14)} -pin  "mux#13" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(15)} -pin  "mux#13" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load inst "reg(greeny.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19496 -attr oid 878 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(greeny.lpi#1)}
load net {mux#13.itm(0)} -pin  "reg(greeny.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "reg(greeny.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(2)} -pin  "reg(greeny.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(3)} -pin  "reg(greeny.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(4)} -pin  "reg(greeny.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(5)} -pin  "reg(greeny.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(6)} -pin  "reg(greeny.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(7)} -pin  "reg(greeny.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(8)} -pin  "reg(greeny.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(9)} -pin  "reg(greeny.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(10)} -pin  "reg(greeny.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(11)} -pin  "reg(greeny.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(12)} -pin  "reg(greeny.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(13)} -pin  "reg(greeny.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(14)} -pin  "reg(greeny.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {mux#13.itm(15)} -pin  "reg(greeny.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#13.itm}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greeny.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(greeny.lpi#1)" {clk} -attr xrf 19497 -attr oid 879 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(greeny.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(greeny.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {greeny.lpi#1(0)} -pin  "reg(greeny.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(1)} -pin  "reg(greeny.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(2)} -pin  "reg(greeny.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(3)} -pin  "reg(greeny.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(4)} -pin  "reg(greeny.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(5)} -pin  "reg(greeny.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(6)} -pin  "reg(greeny.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(7)} -pin  "reg(greeny.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(8)} -pin  "reg(greeny.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(9)} -pin  "reg(greeny.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(10)} -pin  "reg(greeny.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(11)} -pin  "reg(greeny.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(12)} -pin  "reg(greeny.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(13)} -pin  "reg(greeny.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(14)} -pin  "reg(greeny.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(15)} -pin  "reg(greeny.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load inst "mux#14" "mux(2,16)" "INTERFACE" -attr xrf 19498 -attr oid 880 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {ACC3:acc#2.tmp(0)} -pin  "mux#14" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(1)} -pin  "mux#14" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(2)} -pin  "mux#14" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(3)} -pin  "mux#14" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(4)} -pin  "mux#14" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(5)} -pin  "mux#14" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(6)} -pin  "mux#14" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(7)} -pin  "mux#14" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(8)} -pin  "mux#14" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(9)} -pin  "mux#14" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(10)} -pin  "mux#14" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(11)} -pin  "mux#14" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(12)} -pin  "mux#14" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(13)} -pin  "mux#14" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(14)} -pin  "mux#14" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(15)} -pin  "mux#14" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {redy.lpi#1.dfm(0)} -pin  "mux#14" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(1)} -pin  "mux#14" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(2)} -pin  "mux#14" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(3)} -pin  "mux#14" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(4)} -pin  "mux#14" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(5)} -pin  "mux#14" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(6)} -pin  "mux#14" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(7)} -pin  "mux#14" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(8)} -pin  "mux#14" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(9)} -pin  "mux#14" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(10)} -pin  "mux#14" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(11)} -pin  "mux#14" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(12)} -pin  "mux#14" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(13)} -pin  "mux#14" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(14)} -pin  "mux#14" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(15)} -pin  "mux#14" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {and#155.cse} -pin  "mux#14" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#155.cse}
load net {mux#14.itm(0)} -pin  "mux#14" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(1)} -pin  "mux#14" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(2)} -pin  "mux#14" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(3)} -pin  "mux#14" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(4)} -pin  "mux#14" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(5)} -pin  "mux#14" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(6)} -pin  "mux#14" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(7)} -pin  "mux#14" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(8)} -pin  "mux#14" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(9)} -pin  "mux#14" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(10)} -pin  "mux#14" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(11)} -pin  "mux#14" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(12)} -pin  "mux#14" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(13)} -pin  "mux#14" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(14)} -pin  "mux#14" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(15)} -pin  "mux#14" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load inst "reg(redy.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19499 -attr oid 881 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(redy.lpi#1)}
load net {mux#14.itm(0)} -pin  "reg(redy.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(1)} -pin  "reg(redy.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(2)} -pin  "reg(redy.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(3)} -pin  "reg(redy.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(4)} -pin  "reg(redy.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(5)} -pin  "reg(redy.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(6)} -pin  "reg(redy.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(7)} -pin  "reg(redy.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(8)} -pin  "reg(redy.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(9)} -pin  "reg(redy.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(10)} -pin  "reg(redy.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(11)} -pin  "reg(redy.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(12)} -pin  "reg(redy.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(13)} -pin  "reg(redy.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(14)} -pin  "reg(redy.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {mux#14.itm(15)} -pin  "reg(redy.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#14.itm}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redy.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(redy.lpi#1)" {clk} -attr xrf 19500 -attr oid 882 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(redy.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(redy.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {redy.lpi#1(0)} -pin  "reg(redy.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(1)} -pin  "reg(redy.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(2)} -pin  "reg(redy.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(3)} -pin  "reg(redy.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(4)} -pin  "reg(redy.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(5)} -pin  "reg(redy.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(6)} -pin  "reg(redy.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(7)} -pin  "reg(redy.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(8)} -pin  "reg(redy.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(9)} -pin  "reg(redy.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(10)} -pin  "reg(redy.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(11)} -pin  "reg(redy.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(12)} -pin  "reg(redy.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(13)} -pin  "reg(redy.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(14)} -pin  "reg(redy.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(15)} -pin  "reg(redy.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load inst "mux#15" "mux(2,16)" "INTERFACE" -attr xrf 19501 -attr oid 883 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {ACC3:acc#3.tmp(0)} -pin  "mux#15" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(1)} -pin  "mux#15" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(2)} -pin  "mux#15" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(3)} -pin  "mux#15" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(4)} -pin  "mux#15" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(5)} -pin  "mux#15" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(6)} -pin  "mux#15" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(7)} -pin  "mux#15" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(8)} -pin  "mux#15" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(9)} -pin  "mux#15" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(10)} -pin  "mux#15" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(11)} -pin  "mux#15" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(12)} -pin  "mux#15" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(13)} -pin  "mux#15" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(14)} -pin  "mux#15" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(15)} -pin  "mux#15" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {bluex.lpi#1.dfm(0)} -pin  "mux#15" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(1)} -pin  "mux#15" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(2)} -pin  "mux#15" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(3)} -pin  "mux#15" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(4)} -pin  "mux#15" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(5)} -pin  "mux#15" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(6)} -pin  "mux#15" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(7)} -pin  "mux#15" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(8)} -pin  "mux#15" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(9)} -pin  "mux#15" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(10)} -pin  "mux#15" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(11)} -pin  "mux#15" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(12)} -pin  "mux#15" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(13)} -pin  "mux#15" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(14)} -pin  "mux#15" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(15)} -pin  "mux#15" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {and#155.cse} -pin  "mux#15" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#155.cse}
load net {mux#15.itm(0)} -pin  "mux#15" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(1)} -pin  "mux#15" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(2)} -pin  "mux#15" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(3)} -pin  "mux#15" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(4)} -pin  "mux#15" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(5)} -pin  "mux#15" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(6)} -pin  "mux#15" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(7)} -pin  "mux#15" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(8)} -pin  "mux#15" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(9)} -pin  "mux#15" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(10)} -pin  "mux#15" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(11)} -pin  "mux#15" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(12)} -pin  "mux#15" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(13)} -pin  "mux#15" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(14)} -pin  "mux#15" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(15)} -pin  "mux#15" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load inst "reg(bluex.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19502 -attr oid 884 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(bluex.lpi#1)}
load net {mux#15.itm(0)} -pin  "reg(bluex.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(1)} -pin  "reg(bluex.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(2)} -pin  "reg(bluex.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(3)} -pin  "reg(bluex.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(4)} -pin  "reg(bluex.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(5)} -pin  "reg(bluex.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(6)} -pin  "reg(bluex.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(7)} -pin  "reg(bluex.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(8)} -pin  "reg(bluex.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(9)} -pin  "reg(bluex.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(10)} -pin  "reg(bluex.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(11)} -pin  "reg(bluex.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(12)} -pin  "reg(bluex.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(13)} -pin  "reg(bluex.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(14)} -pin  "reg(bluex.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {mux#15.itm(15)} -pin  "reg(bluex.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#15.itm}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(bluex.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(bluex.lpi#1)" {clk} -attr xrf 19503 -attr oid 885 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(bluex.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(bluex.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {bluex.lpi#1(0)} -pin  "reg(bluex.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(1)} -pin  "reg(bluex.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(2)} -pin  "reg(bluex.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(3)} -pin  "reg(bluex.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(4)} -pin  "reg(bluex.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(5)} -pin  "reg(bluex.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(6)} -pin  "reg(bluex.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(7)} -pin  "reg(bluex.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(8)} -pin  "reg(bluex.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(9)} -pin  "reg(bluex.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(10)} -pin  "reg(bluex.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(11)} -pin  "reg(bluex.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(12)} -pin  "reg(bluex.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(13)} -pin  "reg(bluex.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(14)} -pin  "reg(bluex.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(15)} -pin  "reg(bluex.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load inst "mux#16" "mux(2,16)" "INTERFACE" -attr xrf 19504 -attr oid 886 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {ACC3:acc#5.tmp(0)} -pin  "mux#16" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(1)} -pin  "mux#16" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(2)} -pin  "mux#16" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(3)} -pin  "mux#16" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(4)} -pin  "mux#16" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(5)} -pin  "mux#16" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(6)} -pin  "mux#16" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(7)} -pin  "mux#16" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(8)} -pin  "mux#16" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(9)} -pin  "mux#16" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(10)} -pin  "mux#16" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(11)} -pin  "mux#16" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(12)} -pin  "mux#16" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(13)} -pin  "mux#16" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(14)} -pin  "mux#16" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(15)} -pin  "mux#16" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {greenx.lpi#1.dfm(0)} -pin  "mux#16" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(1)} -pin  "mux#16" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(2)} -pin  "mux#16" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(3)} -pin  "mux#16" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(4)} -pin  "mux#16" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(5)} -pin  "mux#16" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(6)} -pin  "mux#16" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(7)} -pin  "mux#16" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(8)} -pin  "mux#16" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(9)} -pin  "mux#16" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(10)} -pin  "mux#16" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(11)} -pin  "mux#16" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(12)} -pin  "mux#16" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(13)} -pin  "mux#16" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(14)} -pin  "mux#16" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(15)} -pin  "mux#16" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {and#155.cse} -pin  "mux#16" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#155.cse}
load net {mux#16.itm(0)} -pin  "mux#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(1)} -pin  "mux#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(2)} -pin  "mux#16" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(3)} -pin  "mux#16" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(4)} -pin  "mux#16" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(5)} -pin  "mux#16" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(6)} -pin  "mux#16" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(7)} -pin  "mux#16" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(8)} -pin  "mux#16" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(9)} -pin  "mux#16" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(10)} -pin  "mux#16" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(11)} -pin  "mux#16" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(12)} -pin  "mux#16" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(13)} -pin  "mux#16" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(14)} -pin  "mux#16" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(15)} -pin  "mux#16" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load inst "reg(greenx.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19505 -attr oid 887 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(greenx.lpi#1)}
load net {mux#16.itm(0)} -pin  "reg(greenx.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(1)} -pin  "reg(greenx.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(2)} -pin  "reg(greenx.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(3)} -pin  "reg(greenx.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(4)} -pin  "reg(greenx.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(5)} -pin  "reg(greenx.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(6)} -pin  "reg(greenx.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(7)} -pin  "reg(greenx.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(8)} -pin  "reg(greenx.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(9)} -pin  "reg(greenx.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(10)} -pin  "reg(greenx.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(11)} -pin  "reg(greenx.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(12)} -pin  "reg(greenx.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(13)} -pin  "reg(greenx.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(14)} -pin  "reg(greenx.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {mux#16.itm(15)} -pin  "reg(greenx.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#16.itm}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(greenx.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(greenx.lpi#1)" {clk} -attr xrf 19506 -attr oid 888 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(greenx.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(greenx.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {greenx.lpi#1(0)} -pin  "reg(greenx.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(1)} -pin  "reg(greenx.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(2)} -pin  "reg(greenx.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(3)} -pin  "reg(greenx.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(4)} -pin  "reg(greenx.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(5)} -pin  "reg(greenx.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(6)} -pin  "reg(greenx.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(7)} -pin  "reg(greenx.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(8)} -pin  "reg(greenx.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(9)} -pin  "reg(greenx.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(10)} -pin  "reg(greenx.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(11)} -pin  "reg(greenx.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(12)} -pin  "reg(greenx.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(13)} -pin  "reg(greenx.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(14)} -pin  "reg(greenx.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(15)} -pin  "reg(greenx.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load inst "mux#17" "mux(2,16)" "INTERFACE" -attr xrf 19507 -attr oid 889 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {ACC3:acc#1.tmp(0)} -pin  "mux#17" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(1)} -pin  "mux#17" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(2)} -pin  "mux#17" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(3)} -pin  "mux#17" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(4)} -pin  "mux#17" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(5)} -pin  "mux#17" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(6)} -pin  "mux#17" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(7)} -pin  "mux#17" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(8)} -pin  "mux#17" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(9)} -pin  "mux#17" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(10)} -pin  "mux#17" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(11)} -pin  "mux#17" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(12)} -pin  "mux#17" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(13)} -pin  "mux#17" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(14)} -pin  "mux#17" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(15)} -pin  "mux#17" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {redx.lpi#1.dfm(0)} -pin  "mux#17" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(1)} -pin  "mux#17" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(2)} -pin  "mux#17" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(3)} -pin  "mux#17" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(4)} -pin  "mux#17" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(5)} -pin  "mux#17" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(6)} -pin  "mux#17" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(7)} -pin  "mux#17" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(8)} -pin  "mux#17" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(9)} -pin  "mux#17" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(10)} -pin  "mux#17" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(11)} -pin  "mux#17" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(12)} -pin  "mux#17" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(13)} -pin  "mux#17" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(14)} -pin  "mux#17" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(15)} -pin  "mux#17" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {and#155.cse} -pin  "mux#17" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#155.cse}
load net {mux#17.itm(0)} -pin  "mux#17" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(1)} -pin  "mux#17" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(2)} -pin  "mux#17" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(3)} -pin  "mux#17" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(4)} -pin  "mux#17" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(5)} -pin  "mux#17" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(6)} -pin  "mux#17" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(7)} -pin  "mux#17" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(8)} -pin  "mux#17" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(9)} -pin  "mux#17" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(10)} -pin  "mux#17" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(11)} -pin  "mux#17" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(12)} -pin  "mux#17" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(13)} -pin  "mux#17" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(14)} -pin  "mux#17" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(15)} -pin  "mux#17" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load inst "reg(redx.lpi#1)" "reg(16,1,1,-1,0)" "INTERFACE" -attr xrf 19508 -attr oid 890 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(redx.lpi#1)}
load net {mux#17.itm(0)} -pin  "reg(redx.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(1)} -pin  "reg(redx.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(2)} -pin  "reg(redx.lpi#1)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(3)} -pin  "reg(redx.lpi#1)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(4)} -pin  "reg(redx.lpi#1)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(5)} -pin  "reg(redx.lpi#1)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(6)} -pin  "reg(redx.lpi#1)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(7)} -pin  "reg(redx.lpi#1)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(8)} -pin  "reg(redx.lpi#1)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(9)} -pin  "reg(redx.lpi#1)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(10)} -pin  "reg(redx.lpi#1)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(11)} -pin  "reg(redx.lpi#1)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(12)} -pin  "reg(redx.lpi#1)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(13)} -pin  "reg(redx.lpi#1)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(14)} -pin  "reg(redx.lpi#1)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {mux#17.itm(15)} -pin  "reg(redx.lpi#1)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#17.itm}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {GND} -pin  "reg(redx.lpi#1)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_16}
load net {clk} -pin  "reg(redx.lpi#1)" {clk} -attr xrf 19509 -attr oid 891 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(redx.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(redx.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {redx.lpi#1(0)} -pin  "reg(redx.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(1)} -pin  "reg(redx.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(2)} -pin  "reg(redx.lpi#1)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(3)} -pin  "reg(redx.lpi#1)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(4)} -pin  "reg(redx.lpi#1)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(5)} -pin  "reg(redx.lpi#1)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(6)} -pin  "reg(redx.lpi#1)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(7)} -pin  "reg(redx.lpi#1)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(8)} -pin  "reg(redx.lpi#1)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(9)} -pin  "reg(redx.lpi#1)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(10)} -pin  "reg(redx.lpi#1)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(11)} -pin  "reg(redx.lpi#1)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(12)} -pin  "reg(redx.lpi#1)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(13)} -pin  "reg(redx.lpi#1)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(14)} -pin  "reg(redx.lpi#1)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(15)} -pin  "reg(redx.lpi#1)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load inst "reg(main.stage_0#2)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19510 -attr oid 892 -attr @path {/edge_detect/edge_detect:core/reg(main.stage_0#2)}
load net {PWR} -pin  "reg(main.stage_0#2)" {D(0)} -attr @path {/edge_detect/edge_detect:core/C0_10#10_Not#1_Not_Not}
load net {GND} -pin  "reg(main.stage_0#2)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10#10_Not#1_Not_Not_Not}
load net {clk} -pin  "reg(main.stage_0#2)" {clk} -attr xrf 19511 -attr oid 893 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(main.stage_0#2)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(main.stage_0#2)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {main.stage_0#2} -pin  "reg(main.stage_0#2)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/main.stage_0#2}
load inst "reg(main.stage_0#3)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 19512 -attr oid 894 -attr @path {/edge_detect/edge_detect:core/reg(main.stage_0#3)}
load net {main.stage_0#2} -pin  "reg(main.stage_0#3)" {D(0)} -attr @path {/edge_detect/edge_detect:core/main.stage_0#2}
load net {GND} -pin  "reg(main.stage_0#3)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_10#10_Not#1_Not_Not_Not}
load net {clk} -pin  "reg(main.stage_0#3)" {clk} -attr xrf 19513 -attr oid 895 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(main.stage_0#3)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(main.stage_0#3)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {main.stage_0#3} -pin  "reg(main.stage_0#3)" {Z(0)} -attr @path {/edge_detect/edge_detect:core/main.stage_0#3}
load inst "SHIFT:and#48" "and(2,1)" "INTERFACE" -attr xrf 19514 -attr oid 896 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#48} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC_GX:and#6.tmp} -pin  "SHIFT:and#48" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#6.tmp}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#48" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#48.itm} -pin  "SHIFT:and#48" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#48.itm}
load inst "nor#32" "nor(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#32} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,3)"
load net {SHIFT:and#48.itm} -pin  "nor#32" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#48.itm}
load net {or.dcpl#86} -pin  "nor#32" {A1(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#86}
load net {and#287.cse} -pin  "nor#32" {A2(0)} -attr @path {/edge_detect/edge_detect:core/and#287.cse}
load net {nor#32.cse} -pin  "nor#32" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#32.cse}
load inst "mux#37" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {FRAME:i#2.lpi#1(0)} -pin  "mux#37" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {FRAME:i#2.lpi#1(1)} -pin  "mux#37" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {FRAME:i#2.sva(0)} -pin  "mux#37" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load net {FRAME:i#2.sva(1)} -pin  "mux#37" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load net {or.dcpl#86} -pin  "mux#37" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#86}
load net {mux#37.itm(0)} -pin  "mux#37" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(1)} -pin  "mux#37" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load inst "nor#29" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#29} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#37.itm(0)} -pin  "nor#29" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {mux#37.itm(1)} -pin  "nor#29" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#37.itm}
load net {nor#32.cse} -pin  "nor#29" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {nor#32.cse} -pin  "nor#29" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#26.itm}
load net {nor#29.itm(0)} -pin  "nor#29" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#29.itm}
load net {nor#29.itm(1)} -pin  "nor#29" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#29.itm}
load inst "nor#28" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#28} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#29.itm(0)} -pin  "nor#28" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#29.itm}
load net {nor#29.itm(1)} -pin  "nor#28" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#29.itm}
load net {and#287.cse} -pin  "nor#28" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {and#287.cse} -pin  "nor#28" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#9.itm}
load net {nor#28.itm(0)} -pin  "nor#28" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#28.itm}
load net {nor#28.itm(1)} -pin  "nor#28" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#28.itm}
load inst "reg(FRAME:i#2.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 19515 -attr oid 897 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:i#2.lpi#1)}
load net {nor#28.itm(0)} -pin  "reg(FRAME:i#2.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#28.itm}
load net {nor#28.itm(1)} -pin  "reg(FRAME:i#2.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#28.itm}
load net {GND} -pin  "reg(FRAME:i#2.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(FRAME:i#2.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(FRAME:i#2.lpi#1)" {clk} -attr xrf 19516 -attr oid 898 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:i#2.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:i#2.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:i#2.lpi#1(0)} -pin  "reg(FRAME:i#2.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {FRAME:i#2.lpi#1(1)} -pin  "reg(FRAME:i#2.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load inst "mux#38" "mux(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {FRAME:i#3.lpi#1(0)} -pin  "mux#38" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {FRAME:i#3.lpi#1(1)} -pin  "mux#38" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {FRAME:i#3.sva(0)} -pin  "mux#38" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load net {FRAME:i#3.sva(1)} -pin  "mux#38" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load net {or.dcpl#86} -pin  "mux#38" {S(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#86}
load net {mux#38.itm(0)} -pin  "mux#38" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(1)} -pin  "mux#38" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load inst "nor#31" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {mux#38.itm(0)} -pin  "nor#31" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {mux#38.itm(1)} -pin  "nor#31" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#38.itm}
load net {nor#32.cse} -pin  "nor#31" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {nor#32.cse} -pin  "nor#31" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#27.itm}
load net {nor#31.itm(0)} -pin  "nor#31" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load net {nor#31.itm(1)} -pin  "nor#31" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load inst "nor#30" "nor(2,2)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30} -attr area 1.460665 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(2,2)"
load net {nor#31.itm(0)} -pin  "nor#30" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load net {nor#31.itm(1)} -pin  "nor#30" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#31.itm}
load net {and#287.cse} -pin  "nor#30" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {and#287.cse} -pin  "nor#30" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#10.itm}
load net {nor#30.itm(0)} -pin  "nor#30" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load net {nor#30.itm(1)} -pin  "nor#30" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load inst "reg(FRAME:i#3.lpi#1)" "reg(2,1,1,-1,0)" "INTERFACE" -attr xrf 19517 -attr oid 899 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(FRAME:i#3.lpi#1)}
load net {nor#30.itm(0)} -pin  "reg(FRAME:i#3.lpi#1)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load net {nor#30.itm(1)} -pin  "reg(FRAME:i#3.lpi#1)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/nor#30.itm}
load net {GND} -pin  "reg(FRAME:i#3.lpi#1)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {GND} -pin  "reg(FRAME:i#3.lpi#1)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_2}
load net {clk} -pin  "reg(FRAME:i#3.lpi#1)" {clk} -attr xrf 19518 -attr oid 900 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(FRAME:i#3.lpi#1)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(FRAME:i#3.lpi#1)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {FRAME:i#3.lpi#1(0)} -pin  "reg(FRAME:i#3.lpi#1)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {FRAME:i#3.lpi#1(1)} -pin  "reg(FRAME:i#3.lpi#1)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load inst "not#172" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#172} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:mux#13.tmp(1)} -pin  "not#172" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#13.tmp)#2.itm}
load net {not#172.itm} -pin  "not#172" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#172.itm}
load inst "or#76" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#76} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {and.dcpl#32} -pin  "or#76" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#32}
load net {SHIFT:mux#13.tmp(0)} -pin  "or#76" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#13.tmp)#3.itm}
load net {not#172.itm} -pin  "or#76" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#172.itm}
load net {or#76.itm} -pin  "or#76" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#76.itm}
load inst "mux#18" "mux(2,90)" "INTERFACE" -attr xrf 19519 -attr oid 901 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18} -attr area 82.749070 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,1,2)"
load net {regs.regs(2).sva(0)} -pin  "mux#18" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(1)} -pin  "mux#18" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(2)} -pin  "mux#18" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(3)} -pin  "mux#18" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(4)} -pin  "mux#18" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(5)} -pin  "mux#18" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(6)} -pin  "mux#18" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(7)} -pin  "mux#18" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(8)} -pin  "mux#18" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(9)} -pin  "mux#18" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(10)} -pin  "mux#18" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(11)} -pin  "mux#18" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(12)} -pin  "mux#18" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(13)} -pin  "mux#18" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(14)} -pin  "mux#18" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(15)} -pin  "mux#18" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(16)} -pin  "mux#18" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(17)} -pin  "mux#18" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(18)} -pin  "mux#18" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(19)} -pin  "mux#18" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(20)} -pin  "mux#18" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(21)} -pin  "mux#18" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(22)} -pin  "mux#18" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(23)} -pin  "mux#18" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(24)} -pin  "mux#18" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(25)} -pin  "mux#18" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(26)} -pin  "mux#18" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(27)} -pin  "mux#18" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(28)} -pin  "mux#18" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(29)} -pin  "mux#18" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(30)} -pin  "mux#18" {A0(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(31)} -pin  "mux#18" {A0(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(32)} -pin  "mux#18" {A0(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(33)} -pin  "mux#18" {A0(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(34)} -pin  "mux#18" {A0(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(35)} -pin  "mux#18" {A0(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(36)} -pin  "mux#18" {A0(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(37)} -pin  "mux#18" {A0(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(38)} -pin  "mux#18" {A0(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(39)} -pin  "mux#18" {A0(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(40)} -pin  "mux#18" {A0(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(41)} -pin  "mux#18" {A0(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(42)} -pin  "mux#18" {A0(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(43)} -pin  "mux#18" {A0(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(44)} -pin  "mux#18" {A0(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(45)} -pin  "mux#18" {A0(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(46)} -pin  "mux#18" {A0(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(47)} -pin  "mux#18" {A0(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(48)} -pin  "mux#18" {A0(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(49)} -pin  "mux#18" {A0(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(50)} -pin  "mux#18" {A0(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(51)} -pin  "mux#18" {A0(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(52)} -pin  "mux#18" {A0(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(53)} -pin  "mux#18" {A0(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(54)} -pin  "mux#18" {A0(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(55)} -pin  "mux#18" {A0(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(56)} -pin  "mux#18" {A0(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(57)} -pin  "mux#18" {A0(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(58)} -pin  "mux#18" {A0(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(59)} -pin  "mux#18" {A0(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(60)} -pin  "mux#18" {A0(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(61)} -pin  "mux#18" {A0(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(62)} -pin  "mux#18" {A0(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(63)} -pin  "mux#18" {A0(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(64)} -pin  "mux#18" {A0(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(65)} -pin  "mux#18" {A0(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(66)} -pin  "mux#18" {A0(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(67)} -pin  "mux#18" {A0(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(68)} -pin  "mux#18" {A0(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(69)} -pin  "mux#18" {A0(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(70)} -pin  "mux#18" {A0(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(71)} -pin  "mux#18" {A0(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(72)} -pin  "mux#18" {A0(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(73)} -pin  "mux#18" {A0(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(74)} -pin  "mux#18" {A0(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(75)} -pin  "mux#18" {A0(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(76)} -pin  "mux#18" {A0(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(77)} -pin  "mux#18" {A0(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(78)} -pin  "mux#18" {A0(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(79)} -pin  "mux#18" {A0(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(80)} -pin  "mux#18" {A0(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(81)} -pin  "mux#18" {A0(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(82)} -pin  "mux#18" {A0(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(83)} -pin  "mux#18" {A0(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(84)} -pin  "mux#18" {A0(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(85)} -pin  "mux#18" {A0(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(86)} -pin  "mux#18" {A0(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(87)} -pin  "mux#18" {A0(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(88)} -pin  "mux#18" {A0(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(89)} -pin  "mux#18" {A0(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(1).sva(0)} -pin  "mux#18" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "mux#18" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "mux#18" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "mux#18" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "mux#18" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "mux#18" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "mux#18" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "mux#18" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "mux#18" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "mux#18" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "mux#18" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "mux#18" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "mux#18" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "mux#18" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "mux#18" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "mux#18" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "mux#18" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "mux#18" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "mux#18" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "mux#18" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "mux#18" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "mux#18" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "mux#18" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "mux#18" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "mux#18" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "mux#18" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "mux#18" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "mux#18" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "mux#18" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "mux#18" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "mux#18" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "mux#18" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "mux#18" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "mux#18" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "mux#18" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "mux#18" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "mux#18" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "mux#18" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "mux#18" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "mux#18" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "mux#18" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "mux#18" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "mux#18" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "mux#18" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "mux#18" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "mux#18" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "mux#18" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "mux#18" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "mux#18" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "mux#18" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "mux#18" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "mux#18" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "mux#18" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "mux#18" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "mux#18" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "mux#18" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "mux#18" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "mux#18" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "mux#18" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "mux#18" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "mux#18" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "mux#18" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "mux#18" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "mux#18" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "mux#18" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "mux#18" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "mux#18" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "mux#18" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "mux#18" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "mux#18" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "mux#18" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "mux#18" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "mux#18" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "mux#18" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "mux#18" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "mux#18" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "mux#18" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "mux#18" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "mux#18" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "mux#18" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "mux#18" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "mux#18" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "mux#18" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "mux#18" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "mux#18" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "mux#18" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "mux#18" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "mux#18" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "mux#18" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "mux#18" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {or#76.itm} -pin  "mux#18" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#76.itm}
load net {mux#18.itm(0)} -pin  "mux#18" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(1)} -pin  "mux#18" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(2)} -pin  "mux#18" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(3)} -pin  "mux#18" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(4)} -pin  "mux#18" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(5)} -pin  "mux#18" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(6)} -pin  "mux#18" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(7)} -pin  "mux#18" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(8)} -pin  "mux#18" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(9)} -pin  "mux#18" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(10)} -pin  "mux#18" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(11)} -pin  "mux#18" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(12)} -pin  "mux#18" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(13)} -pin  "mux#18" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(14)} -pin  "mux#18" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(15)} -pin  "mux#18" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(16)} -pin  "mux#18" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(17)} -pin  "mux#18" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(18)} -pin  "mux#18" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(19)} -pin  "mux#18" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(20)} -pin  "mux#18" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(21)} -pin  "mux#18" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(22)} -pin  "mux#18" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(23)} -pin  "mux#18" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(24)} -pin  "mux#18" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(25)} -pin  "mux#18" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(26)} -pin  "mux#18" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(27)} -pin  "mux#18" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(28)} -pin  "mux#18" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(29)} -pin  "mux#18" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(30)} -pin  "mux#18" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(31)} -pin  "mux#18" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(32)} -pin  "mux#18" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(33)} -pin  "mux#18" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(34)} -pin  "mux#18" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(35)} -pin  "mux#18" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(36)} -pin  "mux#18" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(37)} -pin  "mux#18" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(38)} -pin  "mux#18" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(39)} -pin  "mux#18" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(40)} -pin  "mux#18" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(41)} -pin  "mux#18" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(42)} -pin  "mux#18" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(43)} -pin  "mux#18" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(44)} -pin  "mux#18" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(45)} -pin  "mux#18" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(46)} -pin  "mux#18" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(47)} -pin  "mux#18" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(48)} -pin  "mux#18" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(49)} -pin  "mux#18" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(50)} -pin  "mux#18" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(51)} -pin  "mux#18" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(52)} -pin  "mux#18" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(53)} -pin  "mux#18" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(54)} -pin  "mux#18" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(55)} -pin  "mux#18" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(56)} -pin  "mux#18" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(57)} -pin  "mux#18" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(58)} -pin  "mux#18" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(59)} -pin  "mux#18" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(60)} -pin  "mux#18" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(61)} -pin  "mux#18" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(62)} -pin  "mux#18" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(63)} -pin  "mux#18" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(64)} -pin  "mux#18" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(65)} -pin  "mux#18" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(66)} -pin  "mux#18" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(67)} -pin  "mux#18" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(68)} -pin  "mux#18" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(69)} -pin  "mux#18" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(70)} -pin  "mux#18" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(71)} -pin  "mux#18" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(72)} -pin  "mux#18" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(73)} -pin  "mux#18" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(74)} -pin  "mux#18" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(75)} -pin  "mux#18" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(76)} -pin  "mux#18" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(77)} -pin  "mux#18" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(78)} -pin  "mux#18" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(79)} -pin  "mux#18" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(80)} -pin  "mux#18" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(81)} -pin  "mux#18" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(82)} -pin  "mux#18" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(83)} -pin  "mux#18" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(84)} -pin  "mux#18" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(85)} -pin  "mux#18" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(86)} -pin  "mux#18" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(87)} -pin  "mux#18" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(88)} -pin  "mux#18" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(89)} -pin  "mux#18" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load inst "reg(regs.regs(2).sva)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 19520 -attr oid 902 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(2).sva)}
load net {mux#18.itm(0)} -pin  "reg(regs.regs(2).sva)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(1)} -pin  "reg(regs.regs(2).sva)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(2)} -pin  "reg(regs.regs(2).sva)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(3)} -pin  "reg(regs.regs(2).sva)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(4)} -pin  "reg(regs.regs(2).sva)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(5)} -pin  "reg(regs.regs(2).sva)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(6)} -pin  "reg(regs.regs(2).sva)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(7)} -pin  "reg(regs.regs(2).sva)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(8)} -pin  "reg(regs.regs(2).sva)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(9)} -pin  "reg(regs.regs(2).sva)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(10)} -pin  "reg(regs.regs(2).sva)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(11)} -pin  "reg(regs.regs(2).sva)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(12)} -pin  "reg(regs.regs(2).sva)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(13)} -pin  "reg(regs.regs(2).sva)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(14)} -pin  "reg(regs.regs(2).sva)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(15)} -pin  "reg(regs.regs(2).sva)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(16)} -pin  "reg(regs.regs(2).sva)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(17)} -pin  "reg(regs.regs(2).sva)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(18)} -pin  "reg(regs.regs(2).sva)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(19)} -pin  "reg(regs.regs(2).sva)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(20)} -pin  "reg(regs.regs(2).sva)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(21)} -pin  "reg(regs.regs(2).sva)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(22)} -pin  "reg(regs.regs(2).sva)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(23)} -pin  "reg(regs.regs(2).sva)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(24)} -pin  "reg(regs.regs(2).sva)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(25)} -pin  "reg(regs.regs(2).sva)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(26)} -pin  "reg(regs.regs(2).sva)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(27)} -pin  "reg(regs.regs(2).sva)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(28)} -pin  "reg(regs.regs(2).sva)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(29)} -pin  "reg(regs.regs(2).sva)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(30)} -pin  "reg(regs.regs(2).sva)" {D(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(31)} -pin  "reg(regs.regs(2).sva)" {D(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(32)} -pin  "reg(regs.regs(2).sva)" {D(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(33)} -pin  "reg(regs.regs(2).sva)" {D(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(34)} -pin  "reg(regs.regs(2).sva)" {D(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(35)} -pin  "reg(regs.regs(2).sva)" {D(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(36)} -pin  "reg(regs.regs(2).sva)" {D(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(37)} -pin  "reg(regs.regs(2).sva)" {D(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(38)} -pin  "reg(regs.regs(2).sva)" {D(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(39)} -pin  "reg(regs.regs(2).sva)" {D(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(40)} -pin  "reg(regs.regs(2).sva)" {D(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(41)} -pin  "reg(regs.regs(2).sva)" {D(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(42)} -pin  "reg(regs.regs(2).sva)" {D(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(43)} -pin  "reg(regs.regs(2).sva)" {D(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(44)} -pin  "reg(regs.regs(2).sva)" {D(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(45)} -pin  "reg(regs.regs(2).sva)" {D(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(46)} -pin  "reg(regs.regs(2).sva)" {D(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(47)} -pin  "reg(regs.regs(2).sva)" {D(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(48)} -pin  "reg(regs.regs(2).sva)" {D(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(49)} -pin  "reg(regs.regs(2).sva)" {D(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(50)} -pin  "reg(regs.regs(2).sva)" {D(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(51)} -pin  "reg(regs.regs(2).sva)" {D(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(52)} -pin  "reg(regs.regs(2).sva)" {D(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(53)} -pin  "reg(regs.regs(2).sva)" {D(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(54)} -pin  "reg(regs.regs(2).sva)" {D(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(55)} -pin  "reg(regs.regs(2).sva)" {D(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(56)} -pin  "reg(regs.regs(2).sva)" {D(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(57)} -pin  "reg(regs.regs(2).sva)" {D(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(58)} -pin  "reg(regs.regs(2).sva)" {D(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(59)} -pin  "reg(regs.regs(2).sva)" {D(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(60)} -pin  "reg(regs.regs(2).sva)" {D(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(61)} -pin  "reg(regs.regs(2).sva)" {D(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(62)} -pin  "reg(regs.regs(2).sva)" {D(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(63)} -pin  "reg(regs.regs(2).sva)" {D(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(64)} -pin  "reg(regs.regs(2).sva)" {D(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(65)} -pin  "reg(regs.regs(2).sva)" {D(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(66)} -pin  "reg(regs.regs(2).sva)" {D(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(67)} -pin  "reg(regs.regs(2).sva)" {D(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(68)} -pin  "reg(regs.regs(2).sva)" {D(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(69)} -pin  "reg(regs.regs(2).sva)" {D(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(70)} -pin  "reg(regs.regs(2).sva)" {D(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(71)} -pin  "reg(regs.regs(2).sva)" {D(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(72)} -pin  "reg(regs.regs(2).sva)" {D(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(73)} -pin  "reg(regs.regs(2).sva)" {D(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(74)} -pin  "reg(regs.regs(2).sva)" {D(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(75)} -pin  "reg(regs.regs(2).sva)" {D(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(76)} -pin  "reg(regs.regs(2).sva)" {D(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(77)} -pin  "reg(regs.regs(2).sva)" {D(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(78)} -pin  "reg(regs.regs(2).sva)" {D(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(79)} -pin  "reg(regs.regs(2).sva)" {D(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(80)} -pin  "reg(regs.regs(2).sva)" {D(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(81)} -pin  "reg(regs.regs(2).sva)" {D(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(82)} -pin  "reg(regs.regs(2).sva)" {D(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(83)} -pin  "reg(regs.regs(2).sva)" {D(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(84)} -pin  "reg(regs.regs(2).sva)" {D(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(85)} -pin  "reg(regs.regs(2).sva)" {D(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(86)} -pin  "reg(regs.regs(2).sva)" {D(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(87)} -pin  "reg(regs.regs(2).sva)" {D(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(88)} -pin  "reg(regs.regs(2).sva)" {D(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {mux#18.itm(89)} -pin  "reg(regs.regs(2).sva)" {D(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#18.itm}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(30)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(31)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(32)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(33)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(34)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(35)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(36)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(37)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(38)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(39)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(40)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(41)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(42)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(43)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(44)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(45)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(46)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(47)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(48)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(49)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(50)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(51)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(52)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(53)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(54)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(55)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(56)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(57)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(58)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(59)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(60)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(61)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(62)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(63)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(64)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(65)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(66)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(67)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(68)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(69)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(70)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(71)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(72)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(73)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(74)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(75)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(76)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(77)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(78)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(79)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(80)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(81)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(82)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(83)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(84)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(85)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(86)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(87)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(88)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {GND} -pin  "reg(regs.regs(2).sva)" {DRa(89)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#1}
load net {clk} -pin  "reg(regs.regs(2).sva)" {clk} -attr xrf 19521 -attr oid 903 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(2).sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(2).sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(2).sva(0)} -pin  "reg(regs.regs(2).sva)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(1)} -pin  "reg(regs.regs(2).sva)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(2)} -pin  "reg(regs.regs(2).sva)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(3)} -pin  "reg(regs.regs(2).sva)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(4)} -pin  "reg(regs.regs(2).sva)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(5)} -pin  "reg(regs.regs(2).sva)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(6)} -pin  "reg(regs.regs(2).sva)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(7)} -pin  "reg(regs.regs(2).sva)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(8)} -pin  "reg(regs.regs(2).sva)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(9)} -pin  "reg(regs.regs(2).sva)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(10)} -pin  "reg(regs.regs(2).sva)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(11)} -pin  "reg(regs.regs(2).sva)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(12)} -pin  "reg(regs.regs(2).sva)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(13)} -pin  "reg(regs.regs(2).sva)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(14)} -pin  "reg(regs.regs(2).sva)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(15)} -pin  "reg(regs.regs(2).sva)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(16)} -pin  "reg(regs.regs(2).sva)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(17)} -pin  "reg(regs.regs(2).sva)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(18)} -pin  "reg(regs.regs(2).sva)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(19)} -pin  "reg(regs.regs(2).sva)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(20)} -pin  "reg(regs.regs(2).sva)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(21)} -pin  "reg(regs.regs(2).sva)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(22)} -pin  "reg(regs.regs(2).sva)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(23)} -pin  "reg(regs.regs(2).sva)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(24)} -pin  "reg(regs.regs(2).sva)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(25)} -pin  "reg(regs.regs(2).sva)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(26)} -pin  "reg(regs.regs(2).sva)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(27)} -pin  "reg(regs.regs(2).sva)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(28)} -pin  "reg(regs.regs(2).sva)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(29)} -pin  "reg(regs.regs(2).sva)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(30)} -pin  "reg(regs.regs(2).sva)" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(31)} -pin  "reg(regs.regs(2).sva)" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(32)} -pin  "reg(regs.regs(2).sva)" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(33)} -pin  "reg(regs.regs(2).sva)" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(34)} -pin  "reg(regs.regs(2).sva)" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(35)} -pin  "reg(regs.regs(2).sva)" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(36)} -pin  "reg(regs.regs(2).sva)" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(37)} -pin  "reg(regs.regs(2).sva)" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(38)} -pin  "reg(regs.regs(2).sva)" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(39)} -pin  "reg(regs.regs(2).sva)" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(40)} -pin  "reg(regs.regs(2).sva)" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(41)} -pin  "reg(regs.regs(2).sva)" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(42)} -pin  "reg(regs.regs(2).sva)" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(43)} -pin  "reg(regs.regs(2).sva)" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(44)} -pin  "reg(regs.regs(2).sva)" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(45)} -pin  "reg(regs.regs(2).sva)" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(46)} -pin  "reg(regs.regs(2).sva)" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(47)} -pin  "reg(regs.regs(2).sva)" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(48)} -pin  "reg(regs.regs(2).sva)" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(49)} -pin  "reg(regs.regs(2).sva)" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(50)} -pin  "reg(regs.regs(2).sva)" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(51)} -pin  "reg(regs.regs(2).sva)" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(52)} -pin  "reg(regs.regs(2).sva)" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(53)} -pin  "reg(regs.regs(2).sva)" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(54)} -pin  "reg(regs.regs(2).sva)" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(55)} -pin  "reg(regs.regs(2).sva)" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(56)} -pin  "reg(regs.regs(2).sva)" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(57)} -pin  "reg(regs.regs(2).sva)" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(58)} -pin  "reg(regs.regs(2).sva)" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(59)} -pin  "reg(regs.regs(2).sva)" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(60)} -pin  "reg(regs.regs(2).sva)" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(61)} -pin  "reg(regs.regs(2).sva)" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(62)} -pin  "reg(regs.regs(2).sva)" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(63)} -pin  "reg(regs.regs(2).sva)" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(64)} -pin  "reg(regs.regs(2).sva)" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(65)} -pin  "reg(regs.regs(2).sva)" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(66)} -pin  "reg(regs.regs(2).sva)" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(67)} -pin  "reg(regs.regs(2).sva)" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(68)} -pin  "reg(regs.regs(2).sva)" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(69)} -pin  "reg(regs.regs(2).sva)" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(70)} -pin  "reg(regs.regs(2).sva)" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(71)} -pin  "reg(regs.regs(2).sva)" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(72)} -pin  "reg(regs.regs(2).sva)" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(73)} -pin  "reg(regs.regs(2).sva)" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(74)} -pin  "reg(regs.regs(2).sva)" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(75)} -pin  "reg(regs.regs(2).sva)" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(76)} -pin  "reg(regs.regs(2).sva)" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(77)} -pin  "reg(regs.regs(2).sva)" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(78)} -pin  "reg(regs.regs(2).sva)" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(79)} -pin  "reg(regs.regs(2).sva)" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(80)} -pin  "reg(regs.regs(2).sva)" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(81)} -pin  "reg(regs.regs(2).sva)" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(82)} -pin  "reg(regs.regs(2).sva)" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(83)} -pin  "reg(regs.regs(2).sva)" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(84)} -pin  "reg(regs.regs(2).sva)" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(85)} -pin  "reg(regs.regs(2).sva)" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(86)} -pin  "reg(regs.regs(2).sva)" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(87)} -pin  "reg(regs.regs(2).sva)" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(88)} -pin  "reg(regs.regs(2).sva)" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(89)} -pin  "reg(regs.regs(2).sva)" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load inst "not#173" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#173} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {SHIFT:mux#13.tmp(0)} -pin  "not#173" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#13.tmp)#4.itm}
load net {not#173.itm} -pin  "not#173" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#173.itm}
load inst "or#77" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#77} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and.dcpl#32} -pin  "or#77" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#32}
load net {not#173.itm} -pin  "or#77" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#173.itm}
load net {or#77.itm} -pin  "or#77" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#77.itm}
load inst "mux#19" "mux(2,90)" "INTERFACE" -attr xrf 19522 -attr oid 904 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19} -attr area 82.749070 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,1,2)"
load net {regs.regs(1).sva(0)} -pin  "mux#19" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "mux#19" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "mux#19" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "mux#19" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "mux#19" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "mux#19" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "mux#19" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "mux#19" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "mux#19" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "mux#19" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "mux#19" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "mux#19" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "mux#19" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "mux#19" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "mux#19" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "mux#19" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "mux#19" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "mux#19" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "mux#19" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "mux#19" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "mux#19" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "mux#19" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "mux#19" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "mux#19" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "mux#19" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "mux#19" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "mux#19" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "mux#19" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "mux#19" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "mux#19" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "mux#19" {A0(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "mux#19" {A0(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "mux#19" {A0(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "mux#19" {A0(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "mux#19" {A0(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "mux#19" {A0(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "mux#19" {A0(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "mux#19" {A0(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "mux#19" {A0(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "mux#19" {A0(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "mux#19" {A0(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "mux#19" {A0(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "mux#19" {A0(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "mux#19" {A0(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "mux#19" {A0(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "mux#19" {A0(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "mux#19" {A0(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "mux#19" {A0(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "mux#19" {A0(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "mux#19" {A0(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "mux#19" {A0(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "mux#19" {A0(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "mux#19" {A0(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "mux#19" {A0(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "mux#19" {A0(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "mux#19" {A0(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "mux#19" {A0(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "mux#19" {A0(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "mux#19" {A0(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "mux#19" {A0(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "mux#19" {A0(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "mux#19" {A0(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "mux#19" {A0(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "mux#19" {A0(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "mux#19" {A0(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "mux#19" {A0(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "mux#19" {A0(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "mux#19" {A0(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "mux#19" {A0(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "mux#19" {A0(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "mux#19" {A0(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "mux#19" {A0(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "mux#19" {A0(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "mux#19" {A0(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "mux#19" {A0(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "mux#19" {A0(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "mux#19" {A0(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "mux#19" {A0(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "mux#19" {A0(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "mux#19" {A0(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "mux#19" {A0(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "mux#19" {A0(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "mux#19" {A0(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "mux#19" {A0(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "mux#19" {A0(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "mux#19" {A0(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "mux#19" {A0(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "mux#19" {A0(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "mux#19" {A0(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "mux#19" {A0(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(0).sva(0)} -pin  "mux#19" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "mux#19" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "mux#19" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "mux#19" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "mux#19" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "mux#19" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "mux#19" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "mux#19" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "mux#19" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "mux#19" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "mux#19" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "mux#19" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "mux#19" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "mux#19" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "mux#19" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "mux#19" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "mux#19" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "mux#19" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "mux#19" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "mux#19" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "mux#19" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "mux#19" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "mux#19" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "mux#19" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "mux#19" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "mux#19" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "mux#19" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "mux#19" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "mux#19" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "mux#19" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "mux#19" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "mux#19" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "mux#19" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "mux#19" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "mux#19" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "mux#19" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "mux#19" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "mux#19" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "mux#19" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "mux#19" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "mux#19" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "mux#19" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "mux#19" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "mux#19" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "mux#19" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "mux#19" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "mux#19" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "mux#19" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "mux#19" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "mux#19" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "mux#19" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "mux#19" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "mux#19" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "mux#19" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "mux#19" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "mux#19" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "mux#19" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "mux#19" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "mux#19" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "mux#19" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "mux#19" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "mux#19" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "mux#19" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "mux#19" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "mux#19" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "mux#19" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "mux#19" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "mux#19" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "mux#19" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "mux#19" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "mux#19" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "mux#19" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "mux#19" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "mux#19" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "mux#19" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "mux#19" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "mux#19" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "mux#19" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "mux#19" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "mux#19" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "mux#19" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "mux#19" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "mux#19" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "mux#19" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "mux#19" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "mux#19" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "mux#19" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "mux#19" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "mux#19" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "mux#19" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {or#77.itm} -pin  "mux#19" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#77.itm}
load net {mux#19.itm(0)} -pin  "mux#19" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(1)} -pin  "mux#19" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(2)} -pin  "mux#19" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(3)} -pin  "mux#19" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(4)} -pin  "mux#19" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(5)} -pin  "mux#19" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(6)} -pin  "mux#19" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(7)} -pin  "mux#19" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(8)} -pin  "mux#19" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(9)} -pin  "mux#19" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(10)} -pin  "mux#19" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(11)} -pin  "mux#19" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(12)} -pin  "mux#19" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(13)} -pin  "mux#19" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(14)} -pin  "mux#19" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(15)} -pin  "mux#19" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(16)} -pin  "mux#19" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(17)} -pin  "mux#19" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(18)} -pin  "mux#19" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(19)} -pin  "mux#19" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(20)} -pin  "mux#19" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(21)} -pin  "mux#19" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(22)} -pin  "mux#19" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(23)} -pin  "mux#19" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(24)} -pin  "mux#19" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(25)} -pin  "mux#19" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(26)} -pin  "mux#19" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(27)} -pin  "mux#19" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(28)} -pin  "mux#19" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(29)} -pin  "mux#19" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(30)} -pin  "mux#19" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(31)} -pin  "mux#19" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(32)} -pin  "mux#19" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(33)} -pin  "mux#19" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(34)} -pin  "mux#19" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(35)} -pin  "mux#19" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(36)} -pin  "mux#19" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(37)} -pin  "mux#19" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(38)} -pin  "mux#19" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(39)} -pin  "mux#19" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(40)} -pin  "mux#19" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(41)} -pin  "mux#19" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(42)} -pin  "mux#19" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(43)} -pin  "mux#19" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(44)} -pin  "mux#19" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(45)} -pin  "mux#19" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(46)} -pin  "mux#19" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(47)} -pin  "mux#19" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(48)} -pin  "mux#19" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(49)} -pin  "mux#19" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(50)} -pin  "mux#19" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(51)} -pin  "mux#19" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(52)} -pin  "mux#19" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(53)} -pin  "mux#19" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(54)} -pin  "mux#19" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(55)} -pin  "mux#19" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(56)} -pin  "mux#19" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(57)} -pin  "mux#19" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(58)} -pin  "mux#19" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(59)} -pin  "mux#19" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(60)} -pin  "mux#19" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(61)} -pin  "mux#19" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(62)} -pin  "mux#19" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(63)} -pin  "mux#19" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(64)} -pin  "mux#19" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(65)} -pin  "mux#19" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(66)} -pin  "mux#19" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(67)} -pin  "mux#19" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(68)} -pin  "mux#19" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(69)} -pin  "mux#19" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(70)} -pin  "mux#19" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(71)} -pin  "mux#19" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(72)} -pin  "mux#19" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(73)} -pin  "mux#19" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(74)} -pin  "mux#19" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(75)} -pin  "mux#19" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(76)} -pin  "mux#19" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(77)} -pin  "mux#19" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(78)} -pin  "mux#19" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(79)} -pin  "mux#19" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(80)} -pin  "mux#19" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(81)} -pin  "mux#19" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(82)} -pin  "mux#19" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(83)} -pin  "mux#19" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(84)} -pin  "mux#19" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(85)} -pin  "mux#19" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(86)} -pin  "mux#19" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(87)} -pin  "mux#19" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(88)} -pin  "mux#19" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(89)} -pin  "mux#19" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load inst "reg(regs.regs(1).sva)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 19523 -attr oid 905 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(1).sva)}
load net {mux#19.itm(0)} -pin  "reg(regs.regs(1).sva)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(1)} -pin  "reg(regs.regs(1).sva)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(2)} -pin  "reg(regs.regs(1).sva)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(3)} -pin  "reg(regs.regs(1).sva)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(4)} -pin  "reg(regs.regs(1).sva)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(5)} -pin  "reg(regs.regs(1).sva)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(6)} -pin  "reg(regs.regs(1).sva)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(7)} -pin  "reg(regs.regs(1).sva)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(8)} -pin  "reg(regs.regs(1).sva)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(9)} -pin  "reg(regs.regs(1).sva)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(10)} -pin  "reg(regs.regs(1).sva)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(11)} -pin  "reg(regs.regs(1).sva)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(12)} -pin  "reg(regs.regs(1).sva)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(13)} -pin  "reg(regs.regs(1).sva)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(14)} -pin  "reg(regs.regs(1).sva)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(15)} -pin  "reg(regs.regs(1).sva)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(16)} -pin  "reg(regs.regs(1).sva)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(17)} -pin  "reg(regs.regs(1).sva)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(18)} -pin  "reg(regs.regs(1).sva)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(19)} -pin  "reg(regs.regs(1).sva)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(20)} -pin  "reg(regs.regs(1).sva)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(21)} -pin  "reg(regs.regs(1).sva)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(22)} -pin  "reg(regs.regs(1).sva)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(23)} -pin  "reg(regs.regs(1).sva)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(24)} -pin  "reg(regs.regs(1).sva)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(25)} -pin  "reg(regs.regs(1).sva)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(26)} -pin  "reg(regs.regs(1).sva)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(27)} -pin  "reg(regs.regs(1).sva)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(28)} -pin  "reg(regs.regs(1).sva)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(29)} -pin  "reg(regs.regs(1).sva)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(30)} -pin  "reg(regs.regs(1).sva)" {D(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(31)} -pin  "reg(regs.regs(1).sva)" {D(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(32)} -pin  "reg(regs.regs(1).sva)" {D(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(33)} -pin  "reg(regs.regs(1).sva)" {D(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(34)} -pin  "reg(regs.regs(1).sva)" {D(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(35)} -pin  "reg(regs.regs(1).sva)" {D(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(36)} -pin  "reg(regs.regs(1).sva)" {D(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(37)} -pin  "reg(regs.regs(1).sva)" {D(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(38)} -pin  "reg(regs.regs(1).sva)" {D(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(39)} -pin  "reg(regs.regs(1).sva)" {D(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(40)} -pin  "reg(regs.regs(1).sva)" {D(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(41)} -pin  "reg(regs.regs(1).sva)" {D(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(42)} -pin  "reg(regs.regs(1).sva)" {D(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(43)} -pin  "reg(regs.regs(1).sva)" {D(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(44)} -pin  "reg(regs.regs(1).sva)" {D(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(45)} -pin  "reg(regs.regs(1).sva)" {D(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(46)} -pin  "reg(regs.regs(1).sva)" {D(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(47)} -pin  "reg(regs.regs(1).sva)" {D(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(48)} -pin  "reg(regs.regs(1).sva)" {D(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(49)} -pin  "reg(regs.regs(1).sva)" {D(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(50)} -pin  "reg(regs.regs(1).sva)" {D(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(51)} -pin  "reg(regs.regs(1).sva)" {D(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(52)} -pin  "reg(regs.regs(1).sva)" {D(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(53)} -pin  "reg(regs.regs(1).sva)" {D(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(54)} -pin  "reg(regs.regs(1).sva)" {D(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(55)} -pin  "reg(regs.regs(1).sva)" {D(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(56)} -pin  "reg(regs.regs(1).sva)" {D(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(57)} -pin  "reg(regs.regs(1).sva)" {D(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(58)} -pin  "reg(regs.regs(1).sva)" {D(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(59)} -pin  "reg(regs.regs(1).sva)" {D(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(60)} -pin  "reg(regs.regs(1).sva)" {D(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(61)} -pin  "reg(regs.regs(1).sva)" {D(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(62)} -pin  "reg(regs.regs(1).sva)" {D(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(63)} -pin  "reg(regs.regs(1).sva)" {D(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(64)} -pin  "reg(regs.regs(1).sva)" {D(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(65)} -pin  "reg(regs.regs(1).sva)" {D(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(66)} -pin  "reg(regs.regs(1).sva)" {D(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(67)} -pin  "reg(regs.regs(1).sva)" {D(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(68)} -pin  "reg(regs.regs(1).sva)" {D(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(69)} -pin  "reg(regs.regs(1).sva)" {D(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(70)} -pin  "reg(regs.regs(1).sva)" {D(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(71)} -pin  "reg(regs.regs(1).sva)" {D(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(72)} -pin  "reg(regs.regs(1).sva)" {D(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(73)} -pin  "reg(regs.regs(1).sva)" {D(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(74)} -pin  "reg(regs.regs(1).sva)" {D(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(75)} -pin  "reg(regs.regs(1).sva)" {D(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(76)} -pin  "reg(regs.regs(1).sva)" {D(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(77)} -pin  "reg(regs.regs(1).sva)" {D(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(78)} -pin  "reg(regs.regs(1).sva)" {D(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(79)} -pin  "reg(regs.regs(1).sva)" {D(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(80)} -pin  "reg(regs.regs(1).sva)" {D(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(81)} -pin  "reg(regs.regs(1).sva)" {D(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(82)} -pin  "reg(regs.regs(1).sva)" {D(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(83)} -pin  "reg(regs.regs(1).sva)" {D(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(84)} -pin  "reg(regs.regs(1).sva)" {D(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(85)} -pin  "reg(regs.regs(1).sva)" {D(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(86)} -pin  "reg(regs.regs(1).sva)" {D(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(87)} -pin  "reg(regs.regs(1).sva)" {D(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(88)} -pin  "reg(regs.regs(1).sva)" {D(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {mux#19.itm(89)} -pin  "reg(regs.regs(1).sva)" {D(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#19.itm}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(30)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(31)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(32)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(33)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(34)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(35)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(36)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(37)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(38)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(39)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(40)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(41)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(42)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(43)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(44)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(45)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(46)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(47)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(48)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(49)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(50)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(51)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(52)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(53)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(54)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(55)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(56)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(57)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(58)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(59)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(60)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(61)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(62)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(63)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(64)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(65)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(66)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(67)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(68)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(69)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(70)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(71)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(72)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(73)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(74)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(75)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(76)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(77)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(78)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(79)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(80)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(81)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(82)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(83)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(84)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(85)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(86)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(87)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(88)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {GND} -pin  "reg(regs.regs(1).sva)" {DRa(89)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#2}
load net {clk} -pin  "reg(regs.regs(1).sva)" {clk} -attr xrf 19524 -attr oid 906 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(1).sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(1).sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(1).sva(0)} -pin  "reg(regs.regs(1).sva)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "reg(regs.regs(1).sva)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "reg(regs.regs(1).sva)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "reg(regs.regs(1).sva)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "reg(regs.regs(1).sva)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "reg(regs.regs(1).sva)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "reg(regs.regs(1).sva)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "reg(regs.regs(1).sva)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "reg(regs.regs(1).sva)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "reg(regs.regs(1).sva)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "reg(regs.regs(1).sva)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "reg(regs.regs(1).sva)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "reg(regs.regs(1).sva)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "reg(regs.regs(1).sva)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "reg(regs.regs(1).sva)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "reg(regs.regs(1).sva)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "reg(regs.regs(1).sva)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "reg(regs.regs(1).sva)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "reg(regs.regs(1).sva)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "reg(regs.regs(1).sva)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "reg(regs.regs(1).sva)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "reg(regs.regs(1).sva)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "reg(regs.regs(1).sva)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "reg(regs.regs(1).sva)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "reg(regs.regs(1).sva)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "reg(regs.regs(1).sva)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "reg(regs.regs(1).sva)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "reg(regs.regs(1).sva)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "reg(regs.regs(1).sva)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "reg(regs.regs(1).sva)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "reg(regs.regs(1).sva)" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "reg(regs.regs(1).sva)" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "reg(regs.regs(1).sva)" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "reg(regs.regs(1).sva)" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "reg(regs.regs(1).sva)" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "reg(regs.regs(1).sva)" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "reg(regs.regs(1).sva)" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "reg(regs.regs(1).sva)" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "reg(regs.regs(1).sva)" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "reg(regs.regs(1).sva)" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "reg(regs.regs(1).sva)" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "reg(regs.regs(1).sva)" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "reg(regs.regs(1).sva)" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "reg(regs.regs(1).sva)" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "reg(regs.regs(1).sva)" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "reg(regs.regs(1).sva)" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "reg(regs.regs(1).sva)" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "reg(regs.regs(1).sva)" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "reg(regs.regs(1).sva)" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "reg(regs.regs(1).sva)" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "reg(regs.regs(1).sva)" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "reg(regs.regs(1).sva)" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "reg(regs.regs(1).sva)" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "reg(regs.regs(1).sva)" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "reg(regs.regs(1).sva)" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "reg(regs.regs(1).sva)" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "reg(regs.regs(1).sva)" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "reg(regs.regs(1).sva)" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "reg(regs.regs(1).sva)" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "reg(regs.regs(1).sva)" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "reg(regs.regs(1).sva)" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "reg(regs.regs(1).sva)" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "reg(regs.regs(1).sva)" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "reg(regs.regs(1).sva)" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "reg(regs.regs(1).sva)" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "reg(regs.regs(1).sva)" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "reg(regs.regs(1).sva)" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "reg(regs.regs(1).sva)" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "reg(regs.regs(1).sva)" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "reg(regs.regs(1).sva)" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "reg(regs.regs(1).sva)" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "reg(regs.regs(1).sva)" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "reg(regs.regs(1).sva)" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "reg(regs.regs(1).sva)" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "reg(regs.regs(1).sva)" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "reg(regs.regs(1).sva)" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "reg(regs.regs(1).sva)" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "reg(regs.regs(1).sva)" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "reg(regs.regs(1).sva)" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "reg(regs.regs(1).sva)" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "reg(regs.regs(1).sva)" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "reg(regs.regs(1).sva)" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "reg(regs.regs(1).sva)" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "reg(regs.regs(1).sva)" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "reg(regs.regs(1).sva)" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "reg(regs.regs(1).sva)" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "reg(regs.regs(1).sva)" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "reg(regs.regs(1).sva)" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "reg(regs.regs(1).sva)" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "reg(regs.regs(1).sva)" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load inst "or#79" "or(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#79} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,3)"
load net {and.dcpl#32} -pin  "or#79" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#32}
load net {SHIFT:mux#13.tmp(0)} -pin  "or#79" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#13.tmp)#1.itm}
load net {SHIFT:mux#13.tmp(1)} -pin  "or#79" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:mux#13.tmp).itm}
load net {or#79.itm} -pin  "or#79" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#79.itm}
load inst "mux#20" "mux(2,90)" "INTERFACE" -attr xrf 19525 -attr oid 907 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20} -attr area 82.749070 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,1,2)"
load net {regs.regs(0).sva(0)} -pin  "mux#20" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "mux#20" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "mux#20" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "mux#20" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "mux#20" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "mux#20" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "mux#20" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "mux#20" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "mux#20" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "mux#20" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "mux#20" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "mux#20" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "mux#20" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "mux#20" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "mux#20" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "mux#20" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "mux#20" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "mux#20" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "mux#20" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "mux#20" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "mux#20" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "mux#20" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "mux#20" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "mux#20" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "mux#20" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "mux#20" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "mux#20" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "mux#20" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "mux#20" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "mux#20" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "mux#20" {A0(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "mux#20" {A0(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "mux#20" {A0(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "mux#20" {A0(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "mux#20" {A0(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "mux#20" {A0(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "mux#20" {A0(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "mux#20" {A0(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "mux#20" {A0(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "mux#20" {A0(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "mux#20" {A0(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "mux#20" {A0(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "mux#20" {A0(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "mux#20" {A0(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "mux#20" {A0(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "mux#20" {A0(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "mux#20" {A0(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "mux#20" {A0(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "mux#20" {A0(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "mux#20" {A0(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "mux#20" {A0(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "mux#20" {A0(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "mux#20" {A0(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "mux#20" {A0(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "mux#20" {A0(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "mux#20" {A0(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "mux#20" {A0(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "mux#20" {A0(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "mux#20" {A0(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "mux#20" {A0(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "mux#20" {A0(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "mux#20" {A0(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "mux#20" {A0(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "mux#20" {A0(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "mux#20" {A0(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "mux#20" {A0(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "mux#20" {A0(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "mux#20" {A0(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "mux#20" {A0(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "mux#20" {A0(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "mux#20" {A0(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "mux#20" {A0(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "mux#20" {A0(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "mux#20" {A0(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "mux#20" {A0(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "mux#20" {A0(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "mux#20" {A0(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "mux#20" {A0(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "mux#20" {A0(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "mux#20" {A0(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "mux#20" {A0(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "mux#20" {A0(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "mux#20" {A0(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "mux#20" {A0(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "mux#20" {A0(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "mux#20" {A0(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "mux#20" {A0(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "mux#20" {A0(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "mux#20" {A0(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "mux#20" {A0(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.operator<<:din.lpi#1.dfm:mx0(0)} -pin  "mux#20" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(1)} -pin  "mux#20" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(2)} -pin  "mux#20" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(3)} -pin  "mux#20" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(4)} -pin  "mux#20" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(5)} -pin  "mux#20" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(6)} -pin  "mux#20" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(7)} -pin  "mux#20" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(8)} -pin  "mux#20" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(9)} -pin  "mux#20" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(10)} -pin  "mux#20" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(11)} -pin  "mux#20" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(12)} -pin  "mux#20" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(13)} -pin  "mux#20" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(14)} -pin  "mux#20" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(15)} -pin  "mux#20" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(16)} -pin  "mux#20" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(17)} -pin  "mux#20" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(18)} -pin  "mux#20" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(19)} -pin  "mux#20" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(20)} -pin  "mux#20" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(21)} -pin  "mux#20" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(22)} -pin  "mux#20" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(23)} -pin  "mux#20" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(24)} -pin  "mux#20" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(25)} -pin  "mux#20" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(26)} -pin  "mux#20" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(27)} -pin  "mux#20" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(28)} -pin  "mux#20" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(29)} -pin  "mux#20" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(30)} -pin  "mux#20" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(31)} -pin  "mux#20" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(32)} -pin  "mux#20" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(33)} -pin  "mux#20" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(34)} -pin  "mux#20" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(35)} -pin  "mux#20" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(36)} -pin  "mux#20" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(37)} -pin  "mux#20" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(38)} -pin  "mux#20" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(39)} -pin  "mux#20" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(40)} -pin  "mux#20" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(41)} -pin  "mux#20" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(42)} -pin  "mux#20" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(43)} -pin  "mux#20" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(44)} -pin  "mux#20" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(45)} -pin  "mux#20" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(46)} -pin  "mux#20" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(47)} -pin  "mux#20" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(48)} -pin  "mux#20" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(49)} -pin  "mux#20" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(50)} -pin  "mux#20" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(51)} -pin  "mux#20" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(52)} -pin  "mux#20" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(53)} -pin  "mux#20" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(54)} -pin  "mux#20" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(55)} -pin  "mux#20" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(56)} -pin  "mux#20" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(57)} -pin  "mux#20" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(58)} -pin  "mux#20" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(59)} -pin  "mux#20" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(60)} -pin  "mux#20" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(61)} -pin  "mux#20" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(62)} -pin  "mux#20" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(63)} -pin  "mux#20" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(64)} -pin  "mux#20" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(65)} -pin  "mux#20" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(66)} -pin  "mux#20" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(67)} -pin  "mux#20" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(68)} -pin  "mux#20" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(69)} -pin  "mux#20" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(70)} -pin  "mux#20" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(71)} -pin  "mux#20" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(72)} -pin  "mux#20" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(73)} -pin  "mux#20" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(74)} -pin  "mux#20" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(75)} -pin  "mux#20" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(76)} -pin  "mux#20" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(77)} -pin  "mux#20" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(78)} -pin  "mux#20" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(79)} -pin  "mux#20" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(80)} -pin  "mux#20" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(81)} -pin  "mux#20" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(82)} -pin  "mux#20" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(83)} -pin  "mux#20" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(84)} -pin  "mux#20" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(85)} -pin  "mux#20" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(86)} -pin  "mux#20" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(87)} -pin  "mux#20" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(88)} -pin  "mux#20" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(89)} -pin  "mux#20" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {or#79.itm} -pin  "mux#20" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#79.itm}
load net {mux#20.itm(0)} -pin  "mux#20" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(1)} -pin  "mux#20" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(2)} -pin  "mux#20" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(3)} -pin  "mux#20" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(4)} -pin  "mux#20" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(5)} -pin  "mux#20" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(6)} -pin  "mux#20" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(7)} -pin  "mux#20" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(8)} -pin  "mux#20" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(9)} -pin  "mux#20" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(10)} -pin  "mux#20" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(11)} -pin  "mux#20" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(12)} -pin  "mux#20" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(13)} -pin  "mux#20" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(14)} -pin  "mux#20" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(15)} -pin  "mux#20" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(16)} -pin  "mux#20" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(17)} -pin  "mux#20" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(18)} -pin  "mux#20" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(19)} -pin  "mux#20" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(20)} -pin  "mux#20" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(21)} -pin  "mux#20" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(22)} -pin  "mux#20" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(23)} -pin  "mux#20" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(24)} -pin  "mux#20" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(25)} -pin  "mux#20" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(26)} -pin  "mux#20" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(27)} -pin  "mux#20" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(28)} -pin  "mux#20" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(29)} -pin  "mux#20" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(30)} -pin  "mux#20" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(31)} -pin  "mux#20" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(32)} -pin  "mux#20" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(33)} -pin  "mux#20" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(34)} -pin  "mux#20" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(35)} -pin  "mux#20" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(36)} -pin  "mux#20" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(37)} -pin  "mux#20" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(38)} -pin  "mux#20" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(39)} -pin  "mux#20" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(40)} -pin  "mux#20" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(41)} -pin  "mux#20" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(42)} -pin  "mux#20" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(43)} -pin  "mux#20" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(44)} -pin  "mux#20" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(45)} -pin  "mux#20" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(46)} -pin  "mux#20" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(47)} -pin  "mux#20" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(48)} -pin  "mux#20" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(49)} -pin  "mux#20" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(50)} -pin  "mux#20" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(51)} -pin  "mux#20" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(52)} -pin  "mux#20" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(53)} -pin  "mux#20" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(54)} -pin  "mux#20" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(55)} -pin  "mux#20" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(56)} -pin  "mux#20" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(57)} -pin  "mux#20" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(58)} -pin  "mux#20" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(59)} -pin  "mux#20" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(60)} -pin  "mux#20" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(61)} -pin  "mux#20" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(62)} -pin  "mux#20" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(63)} -pin  "mux#20" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(64)} -pin  "mux#20" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(65)} -pin  "mux#20" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(66)} -pin  "mux#20" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(67)} -pin  "mux#20" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(68)} -pin  "mux#20" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(69)} -pin  "mux#20" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(70)} -pin  "mux#20" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(71)} -pin  "mux#20" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(72)} -pin  "mux#20" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(73)} -pin  "mux#20" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(74)} -pin  "mux#20" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(75)} -pin  "mux#20" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(76)} -pin  "mux#20" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(77)} -pin  "mux#20" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(78)} -pin  "mux#20" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(79)} -pin  "mux#20" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(80)} -pin  "mux#20" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(81)} -pin  "mux#20" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(82)} -pin  "mux#20" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(83)} -pin  "mux#20" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(84)} -pin  "mux#20" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(85)} -pin  "mux#20" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(86)} -pin  "mux#20" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(87)} -pin  "mux#20" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(88)} -pin  "mux#20" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(89)} -pin  "mux#20" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load inst "reg(regs.regs(0).sva)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 19526 -attr oid 908 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.regs(0).sva)}
load net {mux#20.itm(0)} -pin  "reg(regs.regs(0).sva)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(1)} -pin  "reg(regs.regs(0).sva)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(2)} -pin  "reg(regs.regs(0).sva)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(3)} -pin  "reg(regs.regs(0).sva)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(4)} -pin  "reg(regs.regs(0).sva)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(5)} -pin  "reg(regs.regs(0).sva)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(6)} -pin  "reg(regs.regs(0).sva)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(7)} -pin  "reg(regs.regs(0).sva)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(8)} -pin  "reg(regs.regs(0).sva)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(9)} -pin  "reg(regs.regs(0).sva)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(10)} -pin  "reg(regs.regs(0).sva)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(11)} -pin  "reg(regs.regs(0).sva)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(12)} -pin  "reg(regs.regs(0).sva)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(13)} -pin  "reg(regs.regs(0).sva)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(14)} -pin  "reg(regs.regs(0).sva)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(15)} -pin  "reg(regs.regs(0).sva)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(16)} -pin  "reg(regs.regs(0).sva)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(17)} -pin  "reg(regs.regs(0).sva)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(18)} -pin  "reg(regs.regs(0).sva)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(19)} -pin  "reg(regs.regs(0).sva)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(20)} -pin  "reg(regs.regs(0).sva)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(21)} -pin  "reg(regs.regs(0).sva)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(22)} -pin  "reg(regs.regs(0).sva)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(23)} -pin  "reg(regs.regs(0).sva)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(24)} -pin  "reg(regs.regs(0).sva)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(25)} -pin  "reg(regs.regs(0).sva)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(26)} -pin  "reg(regs.regs(0).sva)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(27)} -pin  "reg(regs.regs(0).sva)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(28)} -pin  "reg(regs.regs(0).sva)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(29)} -pin  "reg(regs.regs(0).sva)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(30)} -pin  "reg(regs.regs(0).sva)" {D(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(31)} -pin  "reg(regs.regs(0).sva)" {D(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(32)} -pin  "reg(regs.regs(0).sva)" {D(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(33)} -pin  "reg(regs.regs(0).sva)" {D(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(34)} -pin  "reg(regs.regs(0).sva)" {D(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(35)} -pin  "reg(regs.regs(0).sva)" {D(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(36)} -pin  "reg(regs.regs(0).sva)" {D(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(37)} -pin  "reg(regs.regs(0).sva)" {D(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(38)} -pin  "reg(regs.regs(0).sva)" {D(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(39)} -pin  "reg(regs.regs(0).sva)" {D(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(40)} -pin  "reg(regs.regs(0).sva)" {D(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(41)} -pin  "reg(regs.regs(0).sva)" {D(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(42)} -pin  "reg(regs.regs(0).sva)" {D(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(43)} -pin  "reg(regs.regs(0).sva)" {D(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(44)} -pin  "reg(regs.regs(0).sva)" {D(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(45)} -pin  "reg(regs.regs(0).sva)" {D(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(46)} -pin  "reg(regs.regs(0).sva)" {D(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(47)} -pin  "reg(regs.regs(0).sva)" {D(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(48)} -pin  "reg(regs.regs(0).sva)" {D(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(49)} -pin  "reg(regs.regs(0).sva)" {D(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(50)} -pin  "reg(regs.regs(0).sva)" {D(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(51)} -pin  "reg(regs.regs(0).sva)" {D(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(52)} -pin  "reg(regs.regs(0).sva)" {D(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(53)} -pin  "reg(regs.regs(0).sva)" {D(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(54)} -pin  "reg(regs.regs(0).sva)" {D(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(55)} -pin  "reg(regs.regs(0).sva)" {D(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(56)} -pin  "reg(regs.regs(0).sva)" {D(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(57)} -pin  "reg(regs.regs(0).sva)" {D(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(58)} -pin  "reg(regs.regs(0).sva)" {D(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(59)} -pin  "reg(regs.regs(0).sva)" {D(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(60)} -pin  "reg(regs.regs(0).sva)" {D(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(61)} -pin  "reg(regs.regs(0).sva)" {D(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(62)} -pin  "reg(regs.regs(0).sva)" {D(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(63)} -pin  "reg(regs.regs(0).sva)" {D(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(64)} -pin  "reg(regs.regs(0).sva)" {D(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(65)} -pin  "reg(regs.regs(0).sva)" {D(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(66)} -pin  "reg(regs.regs(0).sva)" {D(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(67)} -pin  "reg(regs.regs(0).sva)" {D(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(68)} -pin  "reg(regs.regs(0).sva)" {D(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(69)} -pin  "reg(regs.regs(0).sva)" {D(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(70)} -pin  "reg(regs.regs(0).sva)" {D(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(71)} -pin  "reg(regs.regs(0).sva)" {D(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(72)} -pin  "reg(regs.regs(0).sva)" {D(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(73)} -pin  "reg(regs.regs(0).sva)" {D(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(74)} -pin  "reg(regs.regs(0).sva)" {D(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(75)} -pin  "reg(regs.regs(0).sva)" {D(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(76)} -pin  "reg(regs.regs(0).sva)" {D(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(77)} -pin  "reg(regs.regs(0).sva)" {D(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(78)} -pin  "reg(regs.regs(0).sva)" {D(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(79)} -pin  "reg(regs.regs(0).sva)" {D(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(80)} -pin  "reg(regs.regs(0).sva)" {D(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(81)} -pin  "reg(regs.regs(0).sva)" {D(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(82)} -pin  "reg(regs.regs(0).sva)" {D(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(83)} -pin  "reg(regs.regs(0).sva)" {D(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(84)} -pin  "reg(regs.regs(0).sva)" {D(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(85)} -pin  "reg(regs.regs(0).sva)" {D(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(86)} -pin  "reg(regs.regs(0).sva)" {D(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(87)} -pin  "reg(regs.regs(0).sva)" {D(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(88)} -pin  "reg(regs.regs(0).sva)" {D(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {mux#20.itm(89)} -pin  "reg(regs.regs(0).sva)" {D(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#20.itm}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(30)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(31)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(32)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(33)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(34)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(35)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(36)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(37)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(38)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(39)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(40)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(41)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(42)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(43)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(44)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(45)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(46)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(47)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(48)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(49)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(50)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(51)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(52)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(53)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(54)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(55)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(56)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(57)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(58)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(59)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(60)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(61)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(62)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(63)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(64)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(65)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(66)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(67)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(68)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(69)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(70)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(71)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(72)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(73)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(74)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(75)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(76)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(77)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(78)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(79)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(80)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(81)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(82)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(83)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(84)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(85)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(86)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(87)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(88)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {GND} -pin  "reg(regs.regs(0).sva)" {DRa(89)} -attr @path {/edge_detect/edge_detect:core/regs.regs_decl#3}
load net {clk} -pin  "reg(regs.regs(0).sva)" {clk} -attr xrf 19527 -attr oid 909 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.regs(0).sva)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.regs(0).sva)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.regs(0).sva(0)} -pin  "reg(regs.regs(0).sva)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "reg(regs.regs(0).sva)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "reg(regs.regs(0).sva)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "reg(regs.regs(0).sva)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "reg(regs.regs(0).sva)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "reg(regs.regs(0).sva)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "reg(regs.regs(0).sva)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "reg(regs.regs(0).sva)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "reg(regs.regs(0).sva)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "reg(regs.regs(0).sva)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "reg(regs.regs(0).sva)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "reg(regs.regs(0).sva)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "reg(regs.regs(0).sva)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "reg(regs.regs(0).sva)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "reg(regs.regs(0).sva)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "reg(regs.regs(0).sva)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "reg(regs.regs(0).sva)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "reg(regs.regs(0).sva)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "reg(regs.regs(0).sva)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "reg(regs.regs(0).sva)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "reg(regs.regs(0).sva)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "reg(regs.regs(0).sva)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "reg(regs.regs(0).sva)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "reg(regs.regs(0).sva)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "reg(regs.regs(0).sva)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "reg(regs.regs(0).sva)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "reg(regs.regs(0).sva)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "reg(regs.regs(0).sva)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "reg(regs.regs(0).sva)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "reg(regs.regs(0).sva)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "reg(regs.regs(0).sva)" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "reg(regs.regs(0).sva)" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "reg(regs.regs(0).sva)" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "reg(regs.regs(0).sva)" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "reg(regs.regs(0).sva)" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "reg(regs.regs(0).sva)" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "reg(regs.regs(0).sva)" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "reg(regs.regs(0).sva)" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "reg(regs.regs(0).sva)" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "reg(regs.regs(0).sva)" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "reg(regs.regs(0).sva)" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "reg(regs.regs(0).sva)" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "reg(regs.regs(0).sva)" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "reg(regs.regs(0).sva)" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "reg(regs.regs(0).sva)" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "reg(regs.regs(0).sva)" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "reg(regs.regs(0).sva)" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "reg(regs.regs(0).sva)" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "reg(regs.regs(0).sva)" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "reg(regs.regs(0).sva)" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "reg(regs.regs(0).sva)" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "reg(regs.regs(0).sva)" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "reg(regs.regs(0).sva)" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "reg(regs.regs(0).sva)" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "reg(regs.regs(0).sva)" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "reg(regs.regs(0).sva)" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "reg(regs.regs(0).sva)" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "reg(regs.regs(0).sva)" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "reg(regs.regs(0).sva)" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "reg(regs.regs(0).sva)" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "reg(regs.regs(0).sva)" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "reg(regs.regs(0).sva)" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "reg(regs.regs(0).sva)" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "reg(regs.regs(0).sva)" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "reg(regs.regs(0).sva)" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "reg(regs.regs(0).sva)" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "reg(regs.regs(0).sva)" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "reg(regs.regs(0).sva)" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "reg(regs.regs(0).sva)" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "reg(regs.regs(0).sva)" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "reg(regs.regs(0).sva)" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "reg(regs.regs(0).sva)" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "reg(regs.regs(0).sva)" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "reg(regs.regs(0).sva)" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "reg(regs.regs(0).sva)" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "reg(regs.regs(0).sva)" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "reg(regs.regs(0).sva)" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "reg(regs.regs(0).sva)" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "reg(regs.regs(0).sva)" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "reg(regs.regs(0).sva)" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "reg(regs.regs(0).sva)" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "reg(regs.regs(0).sva)" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "reg(regs.regs(0).sva)" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "reg(regs.regs(0).sva)" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "reg(regs.regs(0).sva)" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "reg(regs.regs(0).sva)" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "reg(regs.regs(0).sva)" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "reg(regs.regs(0).sva)" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "reg(regs.regs(0).sva)" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "reg(regs.regs(0).sva)" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load inst "reg(regs.operator<<:din.lpi#1.dfm)" "reg(90,1,1,-1,0)" "INTERFACE" -attr xrf 19528 -attr oid 910 -attr vt d -attr @path {/edge_detect/edge_detect:core/reg(regs.operator<<:din.lpi#1.dfm)}
load net {regs.operator<<:din.lpi#1.dfm:mx0(0)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(1)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(2)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(3)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(4)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(5)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(6)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(7)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(8)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(9)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(10)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(11)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(12)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(13)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(14)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(15)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(16)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(17)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(18)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(19)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(20)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(21)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(22)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(23)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(24)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(25)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(26)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(27)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(28)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(29)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(30)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(31)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(32)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(33)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(34)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(35)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(36)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(37)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(38)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(39)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(40)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(41)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(42)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(43)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(44)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(45)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(46)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(47)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(48)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(49)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(50)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(51)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(52)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(53)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(54)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(55)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(56)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(57)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(58)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(59)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(60)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(61)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(62)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(63)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(64)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(65)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(66)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(67)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(68)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(69)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(70)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(71)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(72)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(73)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(74)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(75)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(76)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(77)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(78)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(79)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(80)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(81)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(82)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(83)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(84)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(85)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(86)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(87)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(88)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(89)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {D(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(0)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(1)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(2)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(3)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(4)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(5)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(6)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(7)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(8)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(9)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(10)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(11)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(12)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(13)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(14)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(15)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(16)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(17)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(18)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(19)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(20)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(21)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(22)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(23)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(24)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(25)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(26)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(27)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(28)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(29)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(30)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(31)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(32)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(33)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(34)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(35)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(36)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(37)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(38)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(39)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(40)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(41)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(42)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(43)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(44)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(45)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(46)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(47)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(48)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(49)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(50)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(51)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(52)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(53)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(54)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(55)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(56)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(57)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(58)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(59)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(60)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(61)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(62)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(63)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(64)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(65)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(66)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(67)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(68)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(69)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(70)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(71)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(72)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(73)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(74)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(75)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(76)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(77)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(78)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(79)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(80)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(81)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(82)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(83)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(84)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(85)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(86)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(87)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(88)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {GND} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {DRa(89)} -attr @path {/edge_detect/edge_detect:core/C0_90}
load net {clk} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {clk} -attr xrf 19529 -attr oid 911 -attr @path {/edge_detect/edge_detect:core/clk}
load net {en} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {en(0)} -attr @path {/edge_detect/edge_detect:core/en}
load net {arst_n} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Ra(0)} -attr @path {/edge_detect/edge_detect:core/arst_n}
load net {regs.operator<<:din.lpi#1.dfm(0)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(1)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(2)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(3)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(4)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(5)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(6)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(7)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(8)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(9)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(10)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(11)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(12)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(13)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(14)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(15)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(16)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(17)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(18)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(19)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(20)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(21)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(22)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(23)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(24)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(25)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(26)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(27)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(28)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(29)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(30)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(31)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(32)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(33)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(34)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(35)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(36)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(37)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(38)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(39)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(40)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(41)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(42)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(43)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(44)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(45)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(46)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(47)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(48)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(49)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(50)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(51)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(52)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(53)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(54)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(55)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(56)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(57)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(58)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(59)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(60)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(61)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(62)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(63)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(64)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(65)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(66)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(67)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(68)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(69)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(70)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(71)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(72)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(73)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(74)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(75)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(76)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(77)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(78)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(79)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(80)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(81)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(82)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(83)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(84)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(85)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(86)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(87)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(88)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(89)} -pin  "reg(regs.operator<<:din.lpi#1.dfm)" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load inst "FRAME:not#16" "not(1)" "INTERFACE" -attr xrf 19530 -attr oid 912 -attr @path {/edge_detect/edge_detect:core/FRAME:not#16} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:slc#3.itm#1} -pin  "FRAME:not#16" {A(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:slc#3.itm#1}
load net {FRAME:not#16.itm} -pin  "FRAME:not#16" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#16.itm}
load inst "FRAME:acc#35" "add(8,0,8,0,9)" "INTERFACE" -attr xrf 19531 -attr oid 913 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#35} -attr area 9.259614 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,8,0,9)"
load net {PWR} -pin  "FRAME:acc#35" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#355.itm}
load net {FRAME:slc(acc.idiv#2)#67.itm#1} -pin  "FRAME:acc#35" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#355.itm}
load net {GND} -pin  "FRAME:acc#35" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#355.itm}
load net {FRAME:slc(acc.idiv#2)#67.itm#1} -pin  "FRAME:acc#35" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#355.itm}
load net {GND} -pin  "FRAME:acc#35" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#355.itm}
load net {FRAME:slc(acc.idiv#2)#67.itm#1} -pin  "FRAME:acc#35" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#355.itm}
load net {GND} -pin  "FRAME:acc#35" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#355.itm}
load net {FRAME:slc(acc.idiv#2)#67.itm#1} -pin  "FRAME:acc#35" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#355.itm}
load net {FRAME:not#16.itm} -pin  "FRAME:acc#35" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#142.itm}
load net {FRAME:slc#18.itm#3(0)} -pin  "FRAME:acc#35" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#142.itm}
load net {FRAME:slc#18.itm#3(1)} -pin  "FRAME:acc#35" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#142.itm}
load net {FRAME:slc#18.itm#3(2)} -pin  "FRAME:acc#35" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#142.itm}
load net {FRAME:slc#18.itm#3(3)} -pin  "FRAME:acc#35" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#142.itm}
load net {FRAME:slc#18.itm#3(4)} -pin  "FRAME:acc#35" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#142.itm}
load net {FRAME:slc#18.itm#3(5)} -pin  "FRAME:acc#35" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#142.itm}
load net {FRAME:slc#18.itm#3(6)} -pin  "FRAME:acc#35" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#142.itm}
load net {FRAME:acc#35.itm(0)} -pin  "FRAME:acc#35" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(1)} -pin  "FRAME:acc#35" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(2)} -pin  "FRAME:acc#35" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(3)} -pin  "FRAME:acc#35" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(4)} -pin  "FRAME:acc#35" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(5)} -pin  "FRAME:acc#35" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(6)} -pin  "FRAME:acc#35" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(7)} -pin  "FRAME:acc#35" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#35.itm}
load net {FRAME:acc#35.itm(8)} -pin  "FRAME:acc#35" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#35.itm}
load inst "acc#12" "add(9,0,9,0,10)" "INTERFACE" -attr xrf 19532 -attr oid 914 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#12} -attr area 10.250922 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,9,0,10)"
load net {FRAME:slc(acc.idiv#2)#75.itm#1} -pin  "acc#12" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#354.itm}
load net {GND} -pin  "acc#12" {A(1)} -attr @path {/edge_detect/edge_detect:core/conc#354.itm}
load net {FRAME:slc(acc.idiv#2)#75.itm#1} -pin  "acc#12" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#354.itm}
load net {GND} -pin  "acc#12" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#354.itm}
load net {FRAME:slc(acc.idiv#2)#75.itm#1} -pin  "acc#12" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#354.itm}
load net {GND} -pin  "acc#12" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#354.itm}
load net {FRAME:slc(acc.idiv#2)#75.itm#1} -pin  "acc#12" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#354.itm}
load net {GND} -pin  "acc#12" {A(7)} -attr @path {/edge_detect/edge_detect:core/conc#354.itm}
load net {FRAME:slc(acc.idiv#2)#75.itm#1} -pin  "acc#12" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#354.itm}
load net {FRAME:acc#35.itm(1)} -pin  "acc#12" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#152.itm}
load net {FRAME:acc#35.itm(2)} -pin  "acc#12" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#152.itm}
load net {FRAME:acc#35.itm(3)} -pin  "acc#12" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#152.itm}
load net {FRAME:acc#35.itm(4)} -pin  "acc#12" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#152.itm}
load net {FRAME:acc#35.itm(5)} -pin  "acc#12" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#152.itm}
load net {FRAME:acc#35.itm(6)} -pin  "acc#12" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#152.itm}
load net {FRAME:acc#35.itm(7)} -pin  "acc#12" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#152.itm}
load net {FRAME:acc#35.itm(8)} -pin  "acc#12" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#152.itm}
load net {FRAME:slc(acc.idiv#2)#67.itm#1} -pin  "acc#12" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#152.itm}
load net {acc#12.itm(0)} -pin  "acc#12" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#12.itm}
load net {acc#12.itm(1)} -pin  "acc#12" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#12.itm}
load net {acc#12.itm(2)} -pin  "acc#12" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#12.itm}
load net {acc#12.itm(3)} -pin  "acc#12" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#12.itm}
load net {acc#12.itm(4)} -pin  "acc#12" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#12.itm}
load net {acc#12.itm(5)} -pin  "acc#12" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#12.itm}
load net {acc#12.itm(6)} -pin  "acc#12" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#12.itm}
load net {acc#12.itm(7)} -pin  "acc#12" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#12.itm}
load net {acc#12.itm(8)} -pin  "acc#12" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#12.itm}
load net {acc#12.itm(9)} -pin  "acc#12" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#12.itm}
load inst "FRAME:acc#37" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 19533 -attr oid 915 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37} -attr area 12.233538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {acc#12.itm(0)} -pin  "FRAME:acc#37" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#417.itm}
load net {acc#12.itm(1)} -pin  "FRAME:acc#37" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#417.itm}
load net {acc#12.itm(2)} -pin  "FRAME:acc#37" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#417.itm}
load net {acc#12.itm(3)} -pin  "FRAME:acc#37" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#417.itm}
load net {acc#12.itm(4)} -pin  "FRAME:acc#37" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#417.itm}
load net {acc#12.itm(5)} -pin  "FRAME:acc#37" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#417.itm}
load net {acc#12.itm(6)} -pin  "FRAME:acc#37" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#417.itm}
load net {acc#12.itm(7)} -pin  "FRAME:acc#37" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#417.itm}
load net {acc#12.itm(8)} -pin  "FRAME:acc#37" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#417.itm}
load net {acc#12.itm(9)} -pin  "FRAME:acc#37" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#417.itm}
load net {FRAME:slc(acc.idiv#2)#75.itm#1} -pin  "FRAME:acc#37" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#417.itm}
load net {FRAME:slc(acc.idiv#2)#85.itm#1} -pin  "FRAME:acc#37" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#356.itm}
load net {GND} -pin  "FRAME:acc#37" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#356.itm}
load net {FRAME:slc(acc.idiv#2)#85.itm#1} -pin  "FRAME:acc#37" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#356.itm}
load net {GND} -pin  "FRAME:acc#37" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#356.itm}
load net {FRAME:slc(acc.idiv#2)#85.itm#1} -pin  "FRAME:acc#37" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#356.itm}
load net {GND} -pin  "FRAME:acc#37" {B(5)} -attr @path {/edge_detect/edge_detect:core/conc#356.itm}
load net {FRAME:slc(acc.idiv#2)#85.itm#1} -pin  "FRAME:acc#37" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#356.itm}
load net {GND} -pin  "FRAME:acc#37" {B(7)} -attr @path {/edge_detect/edge_detect:core/conc#356.itm}
load net {FRAME:slc(acc.idiv#2)#85.itm#1} -pin  "FRAME:acc#37" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#356.itm}
load net {GND} -pin  "FRAME:acc#37" {B(9)} -attr @path {/edge_detect/edge_detect:core/conc#356.itm}
load net {FRAME:slc(acc.idiv#2)#85.itm#1} -pin  "FRAME:acc#37" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#356.itm}
load net {FRAME:acc#37.itm(0)} -pin  "FRAME:acc#37" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(1)} -pin  "FRAME:acc#37" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(2)} -pin  "FRAME:acc#37" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(3)} -pin  "FRAME:acc#37" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(4)} -pin  "FRAME:acc#37" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(5)} -pin  "FRAME:acc#37" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(6)} -pin  "FRAME:acc#37" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(7)} -pin  "FRAME:acc#37" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(8)} -pin  "FRAME:acc#37" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(9)} -pin  "FRAME:acc#37" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(10)} -pin  "FRAME:acc#37" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load net {FRAME:acc#37.itm(11)} -pin  "FRAME:acc#37" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#37.itm}
load inst "FRAME:acc#27" "add(10,0,9,1,11)" "INTERFACE" -attr xrf 19534 -attr oid 916 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12)"
load net {FRAME:slc(acc.idiv#2)#71.itm#1} -pin  "FRAME:acc#27" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#358.itm}
load net {FRAME:slc(acc.idiv#2)#71.itm#1} -pin  "FRAME:acc#27" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#358.itm}
load net {GND} -pin  "FRAME:acc#27" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#358.itm}
load net {FRAME:slc(acc.idiv#2)#71.itm#1} -pin  "FRAME:acc#27" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#358.itm}
load net {GND} -pin  "FRAME:acc#27" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#358.itm}
load net {FRAME:slc(acc.idiv#2)#71.itm#1} -pin  "FRAME:acc#27" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#358.itm}
load net {GND} -pin  "FRAME:acc#27" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#358.itm}
load net {FRAME:slc(acc.idiv#2)#71.itm#1} -pin  "FRAME:acc#27" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#358.itm}
load net {GND} -pin  "FRAME:acc#27" {A(8)} -attr @path {/edge_detect/edge_detect:core/conc#358.itm}
load net {FRAME:slc(acc.idiv#2)#71.itm#1} -pin  "FRAME:acc#27" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#358.itm}
load net {FRAME:slc#19.itm#1(0)} -pin  "FRAME:acc#27" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(1)} -pin  "FRAME:acc#27" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(2)} -pin  "FRAME:acc#27" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(3)} -pin  "FRAME:acc#27" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(4)} -pin  "FRAME:acc#27" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(5)} -pin  "FRAME:acc#27" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(6)} -pin  "FRAME:acc#27" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(7)} -pin  "FRAME:acc#27" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:slc#19.itm#1(8)} -pin  "FRAME:acc#27" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#19.itm#1}
load net {FRAME:acc#27.itm(0)} -pin  "FRAME:acc#27" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(1)} -pin  "FRAME:acc#27" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(2)} -pin  "FRAME:acc#27" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(3)} -pin  "FRAME:acc#27" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(4)} -pin  "FRAME:acc#27" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(5)} -pin  "FRAME:acc#27" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(6)} -pin  "FRAME:acc#27" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(7)} -pin  "FRAME:acc#27" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(8)} -pin  "FRAME:acc#27" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(9)} -pin  "FRAME:acc#27" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(10)} -pin  "FRAME:acc#27" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load inst "FRAME:acc#29" "add(12,0,11,1,13)" "INTERFACE" -attr xrf 19535 -attr oid 917 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,13)"
load net {FRAME:slc(acc.idiv#2)#80.itm#1} -pin  "FRAME:acc#29" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {FRAME:slc(acc.idiv#2)#80.itm#1} -pin  "FRAME:acc#29" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {GND} -pin  "FRAME:acc#29" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {FRAME:slc(acc.idiv#2)#80.itm#1} -pin  "FRAME:acc#29" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {GND} -pin  "FRAME:acc#29" {A(4)} -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {FRAME:slc(acc.idiv#2)#80.itm#1} -pin  "FRAME:acc#29" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {GND} -pin  "FRAME:acc#29" {A(6)} -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {FRAME:slc(acc.idiv#2)#80.itm#1} -pin  "FRAME:acc#29" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {GND} -pin  "FRAME:acc#29" {A(8)} -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {FRAME:slc(acc.idiv#2)#80.itm#1} -pin  "FRAME:acc#29" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {GND} -pin  "FRAME:acc#29" {A(10)} -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {FRAME:slc(acc.idiv#2)#80.itm#1} -pin  "FRAME:acc#29" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#357.itm}
load net {FRAME:acc#27.itm(0)} -pin  "FRAME:acc#29" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(1)} -pin  "FRAME:acc#29" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(2)} -pin  "FRAME:acc#29" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(3)} -pin  "FRAME:acc#29" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(4)} -pin  "FRAME:acc#29" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(5)} -pin  "FRAME:acc#29" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(6)} -pin  "FRAME:acc#29" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(7)} -pin  "FRAME:acc#29" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(8)} -pin  "FRAME:acc#29" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(9)} -pin  "FRAME:acc#29" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#27.itm(10)} -pin  "FRAME:acc#29" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#27.itm}
load net {FRAME:acc#29.itm(0)} -pin  "FRAME:acc#29" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(1)} -pin  "FRAME:acc#29" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(2)} -pin  "FRAME:acc#29" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(3)} -pin  "FRAME:acc#29" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(4)} -pin  "FRAME:acc#29" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(5)} -pin  "FRAME:acc#29" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(6)} -pin  "FRAME:acc#29" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(7)} -pin  "FRAME:acc#29" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(8)} -pin  "FRAME:acc#29" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(9)} -pin  "FRAME:acc#29" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(10)} -pin  "FRAME:acc#29" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(11)} -pin  "FRAME:acc#29" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(12)} -pin  "FRAME:acc#29" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load inst "FRAME:acc#31" "add(13,0,13,1,15)" "INTERFACE" -attr xrf 19536 -attr oid 918 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,1,15)"
load net {FRAME:acc#37.itm(0)} -pin  "FRAME:acc#31" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#37.itm(1)} -pin  "FRAME:acc#31" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#37.itm(2)} -pin  "FRAME:acc#31" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#37.itm(3)} -pin  "FRAME:acc#31" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#37.itm(4)} -pin  "FRAME:acc#31" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#37.itm(5)} -pin  "FRAME:acc#31" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#37.itm(6)} -pin  "FRAME:acc#31" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#37.itm(7)} -pin  "FRAME:acc#31" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#37.itm(8)} -pin  "FRAME:acc#31" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#37.itm(9)} -pin  "FRAME:acc#31" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#37.itm(10)} -pin  "FRAME:acc#31" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#37.itm(11)} -pin  "FRAME:acc#31" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:slc(acc.idiv#2)#85.itm#1} -pin  "FRAME:acc#31" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc.itm}
load net {FRAME:acc#29.itm(0)} -pin  "FRAME:acc#31" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(1)} -pin  "FRAME:acc#31" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(2)} -pin  "FRAME:acc#31" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(3)} -pin  "FRAME:acc#31" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(4)} -pin  "FRAME:acc#31" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(5)} -pin  "FRAME:acc#31" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(6)} -pin  "FRAME:acc#31" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(7)} -pin  "FRAME:acc#31" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(8)} -pin  "FRAME:acc#31" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(9)} -pin  "FRAME:acc#31" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(10)} -pin  "FRAME:acc#31" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(11)} -pin  "FRAME:acc#31" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#29.itm(12)} -pin  "FRAME:acc#31" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#29.itm}
load net {FRAME:acc#31.itm(0)} -pin  "FRAME:acc#31" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(1)} -pin  "FRAME:acc#31" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(2)} -pin  "FRAME:acc#31" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(3)} -pin  "FRAME:acc#31" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(4)} -pin  "FRAME:acc#31" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(5)} -pin  "FRAME:acc#31" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(6)} -pin  "FRAME:acc#31" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(7)} -pin  "FRAME:acc#31" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(8)} -pin  "FRAME:acc#31" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(9)} -pin  "FRAME:acc#31" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(10)} -pin  "FRAME:acc#31" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(11)} -pin  "FRAME:acc#31" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(12)} -pin  "FRAME:acc#31" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(13)} -pin  "FRAME:acc#31" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(14)} -pin  "FRAME:acc#31" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load inst "FRAME:acc#6" "add(16,-1,15,1,16)" "INTERFACE" -attr xrf 19537 -attr oid 919 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#6} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {FRAME:acc#32.itm#1(0)} -pin  "FRAME:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(1)} -pin  "FRAME:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(2)} -pin  "FRAME:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(3)} -pin  "FRAME:acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(4)} -pin  "FRAME:acc#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(5)} -pin  "FRAME:acc#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(6)} -pin  "FRAME:acc#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(7)} -pin  "FRAME:acc#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(8)} -pin  "FRAME:acc#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(9)} -pin  "FRAME:acc#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(10)} -pin  "FRAME:acc#6" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(11)} -pin  "FRAME:acc#6" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(12)} -pin  "FRAME:acc#6" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(13)} -pin  "FRAME:acc#6" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(14)} -pin  "FRAME:acc#6" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#32.itm#1(15)} -pin  "FRAME:acc#6" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#32.itm#1}
load net {FRAME:acc#31.itm(0)} -pin  "FRAME:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(1)} -pin  "FRAME:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(2)} -pin  "FRAME:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(3)} -pin  "FRAME:acc#6" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(4)} -pin  "FRAME:acc#6" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(5)} -pin  "FRAME:acc#6" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(6)} -pin  "FRAME:acc#6" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(7)} -pin  "FRAME:acc#6" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(8)} -pin  "FRAME:acc#6" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(9)} -pin  "FRAME:acc#6" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(10)} -pin  "FRAME:acc#6" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(11)} -pin  "FRAME:acc#6" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(12)} -pin  "FRAME:acc#6" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(13)} -pin  "FRAME:acc#6" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:acc#31.itm(14)} -pin  "FRAME:acc#6" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#31.itm}
load net {FRAME:ac_int:cctor#15.sva(0)} -pin  "FRAME:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(1)} -pin  "FRAME:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(2)} -pin  "FRAME:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(3)} -pin  "FRAME:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(4)} -pin  "FRAME:acc#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(5)} -pin  "FRAME:acc#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(6)} -pin  "FRAME:acc#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(7)} -pin  "FRAME:acc#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(8)} -pin  "FRAME:acc#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(9)} -pin  "FRAME:acc#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(10)} -pin  "FRAME:acc#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(11)} -pin  "FRAME:acc#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(12)} -pin  "FRAME:acc#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(13)} -pin  "FRAME:acc#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(14)} -pin  "FRAME:acc#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load net {FRAME:ac_int:cctor#15.sva(15)} -pin  "FRAME:acc#6" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:ac_int:cctor#15.sva}
load inst "ACC_GY:for:not#43" "not(1)" "INTERFACE" -attr xrf 19538 -attr oid 920 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#43} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#4.sva(2)} -pin  "ACC_GY:for:not#43" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#4.sva)#4.itm}
load net {ACC_GY:for:not#43.itm} -pin  "ACC_GY:for:not#43" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#43.itm}
load inst "ACC_GY:for:acc#42" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 19539 -attr oid 921 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#42} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC_GY:for:acc#42" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#361.itm}
load net {ACC_GY:for:slc#20.itm#1(0)} -pin  "ACC_GY:for:acc#42" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#361.itm}
load net {ACC_GY:for:slc#20.itm#1(1)} -pin  "ACC_GY:for:acc#42" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#361.itm}
load net {ACC_GY:for:slc#20.itm#1(2)} -pin  "ACC_GY:for:acc#42" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#361.itm}
load net {ACC_GY:for:not#43.itm} -pin  "ACC_GY:for:acc#42" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#102.itm}
load net {ACC_GY:for:slc#19.itm#1(0)} -pin  "ACC_GY:for:acc#42" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#102.itm}
load net {ACC_GY:for:slc#19.itm#1(1)} -pin  "ACC_GY:for:acc#42" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#102.itm}
load net {ACC_GY:for:slc#19.itm#1(2)} -pin  "ACC_GY:for:acc#42" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#102.itm}
load net {ACC_GY:for:acc#42.itm(0)} -pin  "ACC_GY:for:acc#42" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#42.itm}
load net {ACC_GY:for:acc#42.itm(1)} -pin  "ACC_GY:for:acc#42" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#42.itm}
load net {ACC_GY:for:acc#42.itm(2)} -pin  "ACC_GY:for:acc#42" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#42.itm}
load net {ACC_GY:for:acc#42.itm(3)} -pin  "ACC_GY:for:acc#42" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#42.itm}
load net {ACC_GY:for:acc#42.itm(4)} -pin  "ACC_GY:for:acc#42" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#42.itm}
load inst "ACC_GY:for:acc#41" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 19540 -attr oid 922 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#41} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC_GY:for:acc#41" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#362.itm}
load net {ACC_GY:for:slc#18.itm#1(0)} -pin  "ACC_GY:for:acc#41" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#362.itm}
load net {ACC_GY:for:slc#18.itm#1(1)} -pin  "ACC_GY:for:acc#41" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#362.itm}
load net {ACC_GY:for:slc#18.itm#1(2)} -pin  "ACC_GY:for:acc#41" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#362.itm}
load net {acc.imod#4.sva(1)} -pin  "ACC_GY:for:acc#41" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#100.itm}
load net {ACC_GY:for:slc#17.itm#1(0)} -pin  "ACC_GY:for:acc#41" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#100.itm}
load net {ACC_GY:for:slc#17.itm#1(1)} -pin  "ACC_GY:for:acc#41" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#100.itm}
load net {ACC_GY:for:slc#17.itm#1(2)} -pin  "ACC_GY:for:acc#41" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#100.itm}
load net {ACC_GY:for:acc#41.itm(0)} -pin  "ACC_GY:for:acc#41" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#41.itm}
load net {ACC_GY:for:acc#41.itm(1)} -pin  "ACC_GY:for:acc#41" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#41.itm}
load net {ACC_GY:for:acc#41.itm(2)} -pin  "ACC_GY:for:acc#41" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#41.itm}
load net {ACC_GY:for:acc#41.itm(3)} -pin  "ACC_GY:for:acc#41" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#41.itm}
load net {ACC_GY:for:acc#41.itm(4)} -pin  "ACC_GY:for:acc#41" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#41.itm}
load inst "ACC_GY:for:not#20" "not(1)" "INTERFACE" -attr xrf 19541 -attr oid 923 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#20} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC_GY:for:acc#35.itm(2)} -pin  "ACC_GY:for:not#20" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#5.sva)#2.itm}
load net {ACC_GY:for:not#20.itm} -pin  "ACC_GY:for:not#20" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#20.itm}
load inst "and#3" "and(3,1)" "INTERFACE" -attr xrf 19542 -attr oid 924 -attr @path {/edge_detect/edge_detect:core/and#3} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse} -pin  "and#3" {A0(0)} -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse}
load net {ACC_GY:for:not#20.itm} -pin  "and#3" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#20.itm}
load net {ACC_GY:for:acc#35.itm(1)} -pin  "and#3" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#5.sva)#1.itm}
load net {and#3.itm} -pin  "and#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#3.itm}
load inst "ACC_GY:for:acc#44" "add(5,0,5,0,6)" "INTERFACE" -attr xrf 19543 -attr oid 925 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#44} -attr area 6.284690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6)"
load net {PWR} -pin  "ACC_GY:for:acc#44" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#360.itm}
load net {ACC_GY:for:acc#42.itm(1)} -pin  "ACC_GY:for:acc#44" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#360.itm}
load net {ACC_GY:for:acc#42.itm(2)} -pin  "ACC_GY:for:acc#44" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#360.itm}
load net {ACC_GY:for:acc#42.itm(3)} -pin  "ACC_GY:for:acc#44" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#360.itm}
load net {ACC_GY:for:acc#42.itm(4)} -pin  "ACC_GY:for:acc#44" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#360.itm}
load net {and#3.itm} -pin  "ACC_GY:for:acc#44" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#106.itm}
load net {ACC_GY:for:acc#41.itm(1)} -pin  "ACC_GY:for:acc#44" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#106.itm}
load net {ACC_GY:for:acc#41.itm(2)} -pin  "ACC_GY:for:acc#44" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#106.itm}
load net {ACC_GY:for:acc#41.itm(3)} -pin  "ACC_GY:for:acc#44" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#106.itm}
load net {ACC_GY:for:acc#41.itm(4)} -pin  "ACC_GY:for:acc#44" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#106.itm}
load net {ACC_GY:for:acc#44.itm(0)} -pin  "ACC_GY:for:acc#44" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#44.itm}
load net {ACC_GY:for:acc#44.itm(1)} -pin  "ACC_GY:for:acc#44" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#44.itm}
load net {ACC_GY:for:acc#44.itm(2)} -pin  "ACC_GY:for:acc#44" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#44.itm}
load net {ACC_GY:for:acc#44.itm(3)} -pin  "ACC_GY:for:acc#44" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#44.itm}
load net {ACC_GY:for:acc#44.itm(4)} -pin  "ACC_GY:for:acc#44" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#44.itm}
load net {ACC_GY:for:acc#44.itm(5)} -pin  "ACC_GY:for:acc#44" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#44.itm}
load inst "ACC_GY:for:not#19" "not(1)" "INTERFACE" -attr xrf 19544 -attr oid 926 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#19} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse} -pin  "ACC_GY:for:not#19" {A(0)} -attr @path {/edge_detect/edge_detect:core/reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse}
load net {ACC_GY:for:not#19.itm} -pin  "ACC_GY:for:not#19" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#19.itm}
load inst "ACC_GY:for:nand" "nand(2,1)" "INTERFACE" -attr xrf 19545 -attr oid 927 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:nand} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {ACC_GY:for:acc#35.itm(2)} -pin  "ACC_GY:for:nand" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#5.sva).itm}
load net {ACC_GY:for:not#19.itm} -pin  "ACC_GY:for:nand" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#19.itm}
load net {ACC_GY:for:nand.itm} -pin  "ACC_GY:for:nand" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:nand.itm}
load inst "ACC_GY:for:acc#43" "add(5,0,5,0,6)" "INTERFACE" -attr xrf 19546 -attr oid 928 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#43} -attr area 6.284690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6)"
load net {PWR} -pin  "ACC_GY:for:acc#43" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#363.itm}
load net {ACC_GY:for:slc#21.itm#1(0)} -pin  "ACC_GY:for:acc#43" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#363.itm}
load net {ACC_GY:for:slc#21.itm#1(1)} -pin  "ACC_GY:for:acc#43" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#363.itm}
load net {ACC_GY:for:slc#21.itm#1(2)} -pin  "ACC_GY:for:acc#43" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#363.itm}
load net {ACC_GY:for:slc#21.itm#1(3)} -pin  "ACC_GY:for:acc#43" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#363.itm}
load net {ACC_GY:for:nand.itm} -pin  "ACC_GY:for:acc#43" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#104.itm}
load net {reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse} -pin  "ACC_GY:for:acc#43" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#104.itm}
load net {reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse} -pin  "ACC_GY:for:acc#43" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#104.itm}
load net {ACC_GY:for:slc(acc#4.psp)#20.itm#1} -pin  "ACC_GY:for:acc#43" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#104.itm}
load net {ACC_GY:for:slc(acc#4.psp)#19.itm#1} -pin  "ACC_GY:for:acc#43" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#104.itm}
load net {ACC_GY:for:acc#43.itm(0)} -pin  "ACC_GY:for:acc#43" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#43.itm}
load net {ACC_GY:for:acc#43.itm(1)} -pin  "ACC_GY:for:acc#43" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#43.itm}
load net {ACC_GY:for:acc#43.itm(2)} -pin  "ACC_GY:for:acc#43" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#43.itm}
load net {ACC_GY:for:acc#43.itm(3)} -pin  "ACC_GY:for:acc#43" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#43.itm}
load net {ACC_GY:for:acc#43.itm(4)} -pin  "ACC_GY:for:acc#43" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#43.itm}
load net {ACC_GY:for:acc#43.itm(5)} -pin  "ACC_GY:for:acc#43" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#43.itm}
load inst "ACC_GY:for:acc#46" "add(5,0,5,0,6)" "INTERFACE" -attr xrf 19547 -attr oid 929 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46} -attr area 6.284690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6)"
load net {ACC_GY:for:acc#44.itm(1)} -pin  "ACC_GY:for:acc#46" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#25.itm}
load net {ACC_GY:for:acc#44.itm(2)} -pin  "ACC_GY:for:acc#46" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#25.itm}
load net {ACC_GY:for:acc#44.itm(3)} -pin  "ACC_GY:for:acc#46" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#25.itm}
load net {ACC_GY:for:acc#44.itm(4)} -pin  "ACC_GY:for:acc#46" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#25.itm}
load net {ACC_GY:for:acc#44.itm(5)} -pin  "ACC_GY:for:acc#46" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#25.itm}
load net {ACC_GY:for:acc#43.itm(1)} -pin  "ACC_GY:for:acc#46" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#24.itm}
load net {ACC_GY:for:acc#43.itm(2)} -pin  "ACC_GY:for:acc#46" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#24.itm}
load net {ACC_GY:for:acc#43.itm(3)} -pin  "ACC_GY:for:acc#46" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#24.itm}
load net {ACC_GY:for:acc#43.itm(4)} -pin  "ACC_GY:for:acc#46" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#24.itm}
load net {ACC_GY:for:acc#43.itm(5)} -pin  "ACC_GY:for:acc#46" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#24.itm}
load net {ACC_GY:for:acc#46.itm(0)} -pin  "ACC_GY:for:acc#46" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load net {ACC_GY:for:acc#46.itm(1)} -pin  "ACC_GY:for:acc#46" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load net {ACC_GY:for:acc#46.itm(2)} -pin  "ACC_GY:for:acc#46" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load net {ACC_GY:for:acc#46.itm(3)} -pin  "ACC_GY:for:acc#46" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load net {ACC_GY:for:acc#46.itm(4)} -pin  "ACC_GY:for:acc#46" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load net {ACC_GY:for:acc#46.itm(5)} -pin  "ACC_GY:for:acc#46" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load inst "ACC_GY:for:acc#47" "add(6,0,5,1,8)" "INTERFACE" -attr xrf 19548 -attr oid 930 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,1,8)"
load net {ACC_GY:for:acc#46.itm(0)} -pin  "ACC_GY:for:acc#47" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load net {ACC_GY:for:acc#46.itm(1)} -pin  "ACC_GY:for:acc#47" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load net {ACC_GY:for:acc#46.itm(2)} -pin  "ACC_GY:for:acc#47" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load net {ACC_GY:for:acc#46.itm(3)} -pin  "ACC_GY:for:acc#47" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load net {ACC_GY:for:acc#46.itm(4)} -pin  "ACC_GY:for:acc#47" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load net {ACC_GY:for:acc#46.itm(5)} -pin  "ACC_GY:for:acc#47" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#46.itm}
load net {ACC_GY:for:acc#45.itm#3(0)} -pin  "ACC_GY:for:acc#47" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#111.itm}
load net {ACC_GY:for:acc#45.itm#3(1)} -pin  "ACC_GY:for:acc#47" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#111.itm}
load net {ACC_GY:for:acc#45.itm#3(2)} -pin  "ACC_GY:for:acc#47" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#111.itm}
load net {ACC_GY:for:acc#45.itm#3(3)} -pin  "ACC_GY:for:acc#47" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#111.itm}
load net {ACC_GY:for:acc#45.itm#1.sg1} -pin  "ACC_GY:for:acc#47" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#111.itm}
load net {ACC_GY:for:acc#47.itm(0)} -pin  "ACC_GY:for:acc#47" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(1)} -pin  "ACC_GY:for:acc#47" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(2)} -pin  "ACC_GY:for:acc#47" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(3)} -pin  "ACC_GY:for:acc#47" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(4)} -pin  "ACC_GY:for:acc#47" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(5)} -pin  "ACC_GY:for:acc#47" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(6)} -pin  "ACC_GY:for:acc#47" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(7)} -pin  "ACC_GY:for:acc#47" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load inst "ACC_GY:for:acc#49" "add(9,0,8,1,10)" "INTERFACE" -attr xrf 19549 -attr oid 931 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49} -attr area 10.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,10)"
load net {slc(acc#4.psp)#12.itm#1} -pin  "ACC_GY:for:acc#49" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#359.itm}
load net {GND} -pin  "ACC_GY:for:acc#49" {A(1)} -attr @path {/edge_detect/edge_detect:core/conc#359.itm}
load net {slc(acc#4.psp)#12.itm#1} -pin  "ACC_GY:for:acc#49" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#359.itm}
load net {GND} -pin  "ACC_GY:for:acc#49" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#359.itm}
load net {slc(acc#4.psp)#12.itm#1} -pin  "ACC_GY:for:acc#49" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#359.itm}
load net {GND} -pin  "ACC_GY:for:acc#49" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#359.itm}
load net {slc(acc#4.psp)#12.itm#1} -pin  "ACC_GY:for:acc#49" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#359.itm}
load net {GND} -pin  "ACC_GY:for:acc#49" {A(7)} -attr @path {/edge_detect/edge_detect:core/conc#359.itm}
load net {slc(acc#4.psp)#12.itm#1} -pin  "ACC_GY:for:acc#49" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#359.itm}
load net {ACC_GY:for:acc#47.itm(0)} -pin  "ACC_GY:for:acc#49" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(1)} -pin  "ACC_GY:for:acc#49" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(2)} -pin  "ACC_GY:for:acc#49" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(3)} -pin  "ACC_GY:for:acc#49" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(4)} -pin  "ACC_GY:for:acc#49" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(5)} -pin  "ACC_GY:for:acc#49" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(6)} -pin  "ACC_GY:for:acc#49" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#47.itm(7)} -pin  "ACC_GY:for:acc#49" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#47.itm}
load net {ACC_GY:for:acc#49.itm(0)} -pin  "ACC_GY:for:acc#49" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(1)} -pin  "ACC_GY:for:acc#49" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(2)} -pin  "ACC_GY:for:acc#49" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(3)} -pin  "ACC_GY:for:acc#49" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(4)} -pin  "ACC_GY:for:acc#49" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(5)} -pin  "ACC_GY:for:acc#49" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(6)} -pin  "ACC_GY:for:acc#49" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(7)} -pin  "ACC_GY:for:acc#49" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(8)} -pin  "ACC_GY:for:acc#49" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(9)} -pin  "ACC_GY:for:acc#49" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load inst "ACC_GY:for:acc#51" "add(10,0,10,1,12)" "INTERFACE" -attr xrf 19550 -attr oid 932 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12)"
load net {ACC_GY:for:acc#50.itm#1(0)} -pin  "ACC_GY:for:acc#51" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(1)} -pin  "ACC_GY:for:acc#51" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(2)} -pin  "ACC_GY:for:acc#51" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(3)} -pin  "ACC_GY:for:acc#51" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(4)} -pin  "ACC_GY:for:acc#51" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(5)} -pin  "ACC_GY:for:acc#51" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(6)} -pin  "ACC_GY:for:acc#51" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(7)} -pin  "ACC_GY:for:acc#51" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(8)} -pin  "ACC_GY:for:acc#51" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#50.itm#1(9)} -pin  "ACC_GY:for:acc#51" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#50.itm#1}
load net {ACC_GY:for:acc#49.itm(0)} -pin  "ACC_GY:for:acc#51" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(1)} -pin  "ACC_GY:for:acc#51" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(2)} -pin  "ACC_GY:for:acc#51" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(3)} -pin  "ACC_GY:for:acc#51" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(4)} -pin  "ACC_GY:for:acc#51" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(5)} -pin  "ACC_GY:for:acc#51" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(6)} -pin  "ACC_GY:for:acc#51" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(7)} -pin  "ACC_GY:for:acc#51" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(8)} -pin  "ACC_GY:for:acc#51" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#49.itm(9)} -pin  "ACC_GY:for:acc#51" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#49.itm}
load net {ACC_GY:for:acc#51.itm(0)} -pin  "ACC_GY:for:acc#51" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(1)} -pin  "ACC_GY:for:acc#51" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(2)} -pin  "ACC_GY:for:acc#51" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(3)} -pin  "ACC_GY:for:acc#51" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(4)} -pin  "ACC_GY:for:acc#51" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(5)} -pin  "ACC_GY:for:acc#51" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(6)} -pin  "ACC_GY:for:acc#51" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(7)} -pin  "ACC_GY:for:acc#51" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(8)} -pin  "ACC_GY:for:acc#51" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(9)} -pin  "ACC_GY:for:acc#51" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(10)} -pin  "ACC_GY:for:acc#51" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(11)} -pin  "ACC_GY:for:acc#51" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load inst "ACC_GY:for:acc#52" "add(12,1,11,0,13)" "INTERFACE" -attr xrf 19551 -attr oid 933 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13)"
load net {ACC_GY:for:acc#51.itm(0)} -pin  "ACC_GY:for:acc#52" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(1)} -pin  "ACC_GY:for:acc#52" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(2)} -pin  "ACC_GY:for:acc#52" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(3)} -pin  "ACC_GY:for:acc#52" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(4)} -pin  "ACC_GY:for:acc#52" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(5)} -pin  "ACC_GY:for:acc#52" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(6)} -pin  "ACC_GY:for:acc#52" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(7)} -pin  "ACC_GY:for:acc#52" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(8)} -pin  "ACC_GY:for:acc#52" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(9)} -pin  "ACC_GY:for:acc#52" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(10)} -pin  "ACC_GY:for:acc#52" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {ACC_GY:for:acc#51.itm(11)} -pin  "ACC_GY:for:acc#52" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#51.itm}
load net {slc(acc#4.psp)#16.itm#1} -pin  "ACC_GY:for:acc#52" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#364.itm}
load net {GND} -pin  "ACC_GY:for:acc#52" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#364.itm}
load net {slc(acc#4.psp)#16.itm#1} -pin  "ACC_GY:for:acc#52" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#364.itm}
load net {GND} -pin  "ACC_GY:for:acc#52" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#364.itm}
load net {slc(acc#4.psp)#16.itm#1} -pin  "ACC_GY:for:acc#52" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#364.itm}
load net {GND} -pin  "ACC_GY:for:acc#52" {B(5)} -attr @path {/edge_detect/edge_detect:core/conc#364.itm}
load net {slc(acc#4.psp)#16.itm#1} -pin  "ACC_GY:for:acc#52" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#364.itm}
load net {GND} -pin  "ACC_GY:for:acc#52" {B(7)} -attr @path {/edge_detect/edge_detect:core/conc#364.itm}
load net {slc(acc#4.psp)#16.itm#1} -pin  "ACC_GY:for:acc#52" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#364.itm}
load net {GND} -pin  "ACC_GY:for:acc#52" {B(9)} -attr @path {/edge_detect/edge_detect:core/conc#364.itm}
load net {slc(acc#4.psp)#16.itm#1} -pin  "ACC_GY:for:acc#52" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#364.itm}
load net {ACC_GY:for:acc#52.itm(0)} -pin  "ACC_GY:for:acc#52" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(1)} -pin  "ACC_GY:for:acc#52" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(2)} -pin  "ACC_GY:for:acc#52" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(3)} -pin  "ACC_GY:for:acc#52" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(4)} -pin  "ACC_GY:for:acc#52" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(5)} -pin  "ACC_GY:for:acc#52" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(6)} -pin  "ACC_GY:for:acc#52" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(7)} -pin  "ACC_GY:for:acc#52" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(8)} -pin  "ACC_GY:for:acc#52" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(9)} -pin  "ACC_GY:for:acc#52" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(10)} -pin  "ACC_GY:for:acc#52" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(11)} -pin  "ACC_GY:for:acc#52" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(12)} -pin  "ACC_GY:for:acc#52" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load inst "ACC_GY:for:acc#53" "add(13,-1,13,-1,13)" "INTERFACE" -attr xrf 19552 -attr oid 934 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,1,15)"
load net {ACC_GY:for:acc#52.itm(0)} -pin  "ACC_GY:for:acc#53" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(1)} -pin  "ACC_GY:for:acc#53" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(2)} -pin  "ACC_GY:for:acc#53" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(3)} -pin  "ACC_GY:for:acc#53" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(4)} -pin  "ACC_GY:for:acc#53" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(5)} -pin  "ACC_GY:for:acc#53" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(6)} -pin  "ACC_GY:for:acc#53" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(7)} -pin  "ACC_GY:for:acc#53" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(8)} -pin  "ACC_GY:for:acc#53" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(9)} -pin  "ACC_GY:for:acc#53" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(10)} -pin  "ACC_GY:for:acc#53" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(11)} -pin  "ACC_GY:for:acc#53" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {ACC_GY:for:acc#52.itm(12)} -pin  "ACC_GY:for:acc#53" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#52.itm}
load net {reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse} -pin  "ACC_GY:for:acc#53" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse} -pin  "ACC_GY:for:acc#53" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {GND} -pin  "ACC_GY:for:acc#53" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {ACC_GY:for:slc(acc#4.psp)#22.itm#1} -pin  "ACC_GY:for:acc#53" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {GND} -pin  "ACC_GY:for:acc#53" {B(4)} -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {ACC_GY:for:slc(acc#4.psp)#19.itm#1} -pin  "ACC_GY:for:acc#53" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse} -pin  "ACC_GY:for:acc#53" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {GND} -pin  "ACC_GY:for:acc#53" {B(7)} -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse} -pin  "ACC_GY:for:acc#53" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {GND} -pin  "ACC_GY:for:acc#53" {B(9)} -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse} -pin  "ACC_GY:for:acc#53" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {GND} -pin  "ACC_GY:for:acc#53" {B(11)} -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {reg(ACC_GY:for:slc(acc.idiv#1)#29.itm#1).cse} -pin  "ACC_GY:for:acc#53" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#365.itm}
load net {ACC_GY:for:acc#53.itm(0)} -pin  "ACC_GY:for:acc#53" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(1)} -pin  "ACC_GY:for:acc#53" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(2)} -pin  "ACC_GY:for:acc#53" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(3)} -pin  "ACC_GY:for:acc#53" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(4)} -pin  "ACC_GY:for:acc#53" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(5)} -pin  "ACC_GY:for:acc#53" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(6)} -pin  "ACC_GY:for:acc#53" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(7)} -pin  "ACC_GY:for:acc#53" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(8)} -pin  "ACC_GY:for:acc#53" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(9)} -pin  "ACC_GY:for:acc#53" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(10)} -pin  "ACC_GY:for:acc#53" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(11)} -pin  "ACC_GY:for:acc#53" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(12)} -pin  "ACC_GY:for:acc#53" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load inst "ACC_GY:for:acc#24" "add(13,1,16,-1,16)" "INTERFACE" -attr xrf 19553 -attr oid 935 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {ACC_GY:for:acc#53.itm(0)} -pin  "ACC_GY:for:acc#24" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(1)} -pin  "ACC_GY:for:acc#24" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(2)} -pin  "ACC_GY:for:acc#24" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(3)} -pin  "ACC_GY:for:acc#24" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(4)} -pin  "ACC_GY:for:acc#24" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(5)} -pin  "ACC_GY:for:acc#24" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(6)} -pin  "ACC_GY:for:acc#24" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(7)} -pin  "ACC_GY:for:acc#24" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(8)} -pin  "ACC_GY:for:acc#24" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(9)} -pin  "ACC_GY:for:acc#24" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(10)} -pin  "ACC_GY:for:acc#24" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(11)} -pin  "ACC_GY:for:acc#24" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:acc#53.itm(12)} -pin  "ACC_GY:for:acc#24" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#53.itm}
load net {ACC_GY:for:mux#5.itm#1(0)} -pin  "ACC_GY:for:acc#24" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(1)} -pin  "ACC_GY:for:acc#24" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(2)} -pin  "ACC_GY:for:acc#24" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(3)} -pin  "ACC_GY:for:acc#24" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(4)} -pin  "ACC_GY:for:acc#24" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(5)} -pin  "ACC_GY:for:acc#24" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(6)} -pin  "ACC_GY:for:acc#24" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(7)} -pin  "ACC_GY:for:acc#24" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(8)} -pin  "ACC_GY:for:acc#24" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(9)} -pin  "ACC_GY:for:acc#24" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(10)} -pin  "ACC_GY:for:acc#24" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(11)} -pin  "ACC_GY:for:acc#24" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(12)} -pin  "ACC_GY:for:acc#24" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(13)} -pin  "ACC_GY:for:acc#24" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(14)} -pin  "ACC_GY:for:acc#24" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:mux#5.itm#1(15)} -pin  "ACC_GY:for:acc#24" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#5.itm#1}
load net {ACC_GY:for:acc#24.ctmp.sva(0)} -pin  "ACC_GY:for:acc#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(1)} -pin  "ACC_GY:for:acc#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(2)} -pin  "ACC_GY:for:acc#24" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(3)} -pin  "ACC_GY:for:acc#24" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(4)} -pin  "ACC_GY:for:acc#24" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(5)} -pin  "ACC_GY:for:acc#24" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(6)} -pin  "ACC_GY:for:acc#24" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(7)} -pin  "ACC_GY:for:acc#24" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(8)} -pin  "ACC_GY:for:acc#24" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(9)} -pin  "ACC_GY:for:acc#24" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(10)} -pin  "ACC_GY:for:acc#24" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(11)} -pin  "ACC_GY:for:acc#24" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(12)} -pin  "ACC_GY:for:acc#24" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(13)} -pin  "ACC_GY:for:acc#24" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(14)} -pin  "ACC_GY:for:acc#24" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(15)} -pin  "ACC_GY:for:acc#24" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load inst "ACC_GX:for:not#43" "not(1)" "INTERFACE" -attr xrf 19554 -attr oid 936 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#43} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(2)} -pin  "ACC_GX:for:not#43" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#1.sva)#4.itm}
load net {ACC_GX:for:not#43.itm} -pin  "ACC_GX:for:not#43" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#43.itm}
load inst "ACC_GX:for:acc#42" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 19555 -attr oid 937 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#42} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC_GX:for:acc#42" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#368.itm}
load net {ACC_GX:for:slc#20.itm#1(0)} -pin  "ACC_GX:for:acc#42" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#368.itm}
load net {ACC_GX:for:slc#20.itm#1(1)} -pin  "ACC_GX:for:acc#42" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#368.itm}
load net {ACC_GX:for:slc#20.itm#1(2)} -pin  "ACC_GX:for:acc#42" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#368.itm}
load net {ACC_GX:for:not#43.itm} -pin  "ACC_GX:for:acc#42" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#102.itm}
load net {ACC_GX:for:slc#19.itm#1(0)} -pin  "ACC_GX:for:acc#42" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#102.itm}
load net {ACC_GX:for:slc#19.itm#1(1)} -pin  "ACC_GX:for:acc#42" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#102.itm}
load net {ACC_GX:for:slc#19.itm#1(2)} -pin  "ACC_GX:for:acc#42" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#102.itm}
load net {ACC_GX:for:acc#42.itm(0)} -pin  "ACC_GX:for:acc#42" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#42.itm}
load net {ACC_GX:for:acc#42.itm(1)} -pin  "ACC_GX:for:acc#42" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#42.itm}
load net {ACC_GX:for:acc#42.itm(2)} -pin  "ACC_GX:for:acc#42" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#42.itm}
load net {ACC_GX:for:acc#42.itm(3)} -pin  "ACC_GX:for:acc#42" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#42.itm}
load net {ACC_GX:for:acc#42.itm(4)} -pin  "ACC_GX:for:acc#42" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#42.itm}
load inst "ACC_GX:for:acc#41" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 19556 -attr oid 938 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#41} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC_GX:for:acc#41" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#369.itm}
load net {ACC_GX:for:slc#18.itm#1(0)} -pin  "ACC_GX:for:acc#41" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#369.itm}
load net {ACC_GX:for:slc#18.itm#1(1)} -pin  "ACC_GX:for:acc#41" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#369.itm}
load net {ACC_GX:for:slc#18.itm#1(2)} -pin  "ACC_GX:for:acc#41" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#369.itm}
load net {acc.imod#1.sva(1)} -pin  "ACC_GX:for:acc#41" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#100.itm}
load net {ACC_GX:for:slc#17.itm#1(0)} -pin  "ACC_GX:for:acc#41" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#100.itm}
load net {ACC_GX:for:slc#17.itm#1(1)} -pin  "ACC_GX:for:acc#41" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#100.itm}
load net {ACC_GX:for:slc#17.itm#1(2)} -pin  "ACC_GX:for:acc#41" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#100.itm}
load net {ACC_GX:for:acc#41.itm(0)} -pin  "ACC_GX:for:acc#41" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#41.itm}
load net {ACC_GX:for:acc#41.itm(1)} -pin  "ACC_GX:for:acc#41" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#41.itm}
load net {ACC_GX:for:acc#41.itm(2)} -pin  "ACC_GX:for:acc#41" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#41.itm}
load net {ACC_GX:for:acc#41.itm(3)} -pin  "ACC_GX:for:acc#41" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#41.itm}
load net {ACC_GX:for:acc#41.itm(4)} -pin  "ACC_GX:for:acc#41" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#41.itm}
load inst "ACC_GX:for:not#20" "not(1)" "INTERFACE" -attr xrf 19557 -attr oid 939 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#20} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC_GX:for:acc#35.itm(2)} -pin  "ACC_GX:for:not#20" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#2.sva)#2.itm}
load net {ACC_GX:for:not#20.itm} -pin  "ACC_GX:for:not#20" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#20.itm}
load inst "and#1" "and(3,1)" "INTERFACE" -attr xrf 19558 -attr oid 940 -attr @path {/edge_detect/edge_detect:core/and#1} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse} -pin  "and#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse}
load net {ACC_GX:for:not#20.itm} -pin  "and#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#20.itm}
load net {ACC_GX:for:acc#35.itm(1)} -pin  "and#1" {A2(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#2.sva)#1.itm}
load net {and#1.itm} -pin  "and#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#1.itm}
load inst "ACC_GX:for:acc#44" "add(5,0,5,0,6)" "INTERFACE" -attr xrf 19559 -attr oid 941 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#44} -attr area 6.284690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6)"
load net {PWR} -pin  "ACC_GX:for:acc#44" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#367.itm}
load net {ACC_GX:for:acc#42.itm(1)} -pin  "ACC_GX:for:acc#44" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#367.itm}
load net {ACC_GX:for:acc#42.itm(2)} -pin  "ACC_GX:for:acc#44" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#367.itm}
load net {ACC_GX:for:acc#42.itm(3)} -pin  "ACC_GX:for:acc#44" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#367.itm}
load net {ACC_GX:for:acc#42.itm(4)} -pin  "ACC_GX:for:acc#44" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#367.itm}
load net {and#1.itm} -pin  "ACC_GX:for:acc#44" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#106.itm}
load net {ACC_GX:for:acc#41.itm(1)} -pin  "ACC_GX:for:acc#44" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#106.itm}
load net {ACC_GX:for:acc#41.itm(2)} -pin  "ACC_GX:for:acc#44" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#106.itm}
load net {ACC_GX:for:acc#41.itm(3)} -pin  "ACC_GX:for:acc#44" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#106.itm}
load net {ACC_GX:for:acc#41.itm(4)} -pin  "ACC_GX:for:acc#44" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#106.itm}
load net {ACC_GX:for:acc#44.itm(0)} -pin  "ACC_GX:for:acc#44" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#44.itm}
load net {ACC_GX:for:acc#44.itm(1)} -pin  "ACC_GX:for:acc#44" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#44.itm}
load net {ACC_GX:for:acc#44.itm(2)} -pin  "ACC_GX:for:acc#44" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#44.itm}
load net {ACC_GX:for:acc#44.itm(3)} -pin  "ACC_GX:for:acc#44" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#44.itm}
load net {ACC_GX:for:acc#44.itm(4)} -pin  "ACC_GX:for:acc#44" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#44.itm}
load net {ACC_GX:for:acc#44.itm(5)} -pin  "ACC_GX:for:acc#44" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#44.itm}
load inst "ACC_GX:for:not#19" "not(1)" "INTERFACE" -attr xrf 19560 -attr oid 942 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#19} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse} -pin  "ACC_GX:for:not#19" {A(0)} -attr @path {/edge_detect/edge_detect:core/reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse}
load net {ACC_GX:for:not#19.itm} -pin  "ACC_GX:for:not#19" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#19.itm}
load inst "ACC_GX:for:nand" "nand(2,1)" "INTERFACE" -attr xrf 19561 -attr oid 943 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:nand} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {ACC_GX:for:acc#35.itm(2)} -pin  "ACC_GX:for:nand" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#2.sva).itm}
load net {ACC_GX:for:not#19.itm} -pin  "ACC_GX:for:nand" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#19.itm}
load net {ACC_GX:for:nand.itm} -pin  "ACC_GX:for:nand" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:nand.itm}
load inst "ACC_GX:for:acc#43" "add(5,0,5,0,6)" "INTERFACE" -attr xrf 19562 -attr oid 944 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#43} -attr area 6.284690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6)"
load net {PWR} -pin  "ACC_GX:for:acc#43" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#370.itm}
load net {ACC_GX:for:slc#21.itm#1(0)} -pin  "ACC_GX:for:acc#43" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#370.itm}
load net {ACC_GX:for:slc#21.itm#1(1)} -pin  "ACC_GX:for:acc#43" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#370.itm}
load net {ACC_GX:for:slc#21.itm#1(2)} -pin  "ACC_GX:for:acc#43" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#370.itm}
load net {ACC_GX:for:slc#21.itm#1(3)} -pin  "ACC_GX:for:acc#43" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#370.itm}
load net {ACC_GX:for:nand.itm} -pin  "ACC_GX:for:acc#43" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#104.itm}
load net {reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse} -pin  "ACC_GX:for:acc#43" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#104.itm}
load net {reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse} -pin  "ACC_GX:for:acc#43" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#104.itm}
load net {ACC_GX:for:slc(acc.psp)#20.itm#1} -pin  "ACC_GX:for:acc#43" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#104.itm}
load net {ACC_GX:for:slc(acc.psp)#19.itm#1} -pin  "ACC_GX:for:acc#43" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#104.itm}
load net {ACC_GX:for:acc#43.itm(0)} -pin  "ACC_GX:for:acc#43" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#43.itm}
load net {ACC_GX:for:acc#43.itm(1)} -pin  "ACC_GX:for:acc#43" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#43.itm}
load net {ACC_GX:for:acc#43.itm(2)} -pin  "ACC_GX:for:acc#43" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#43.itm}
load net {ACC_GX:for:acc#43.itm(3)} -pin  "ACC_GX:for:acc#43" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#43.itm}
load net {ACC_GX:for:acc#43.itm(4)} -pin  "ACC_GX:for:acc#43" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#43.itm}
load net {ACC_GX:for:acc#43.itm(5)} -pin  "ACC_GX:for:acc#43" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#43.itm}
load inst "ACC_GX:for:acc#46" "add(5,0,5,0,6)" "INTERFACE" -attr xrf 19563 -attr oid 945 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46} -attr area 6.284690 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6)"
load net {ACC_GX:for:acc#44.itm(1)} -pin  "ACC_GX:for:acc#46" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#25.itm}
load net {ACC_GX:for:acc#44.itm(2)} -pin  "ACC_GX:for:acc#46" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#25.itm}
load net {ACC_GX:for:acc#44.itm(3)} -pin  "ACC_GX:for:acc#46" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#25.itm}
load net {ACC_GX:for:acc#44.itm(4)} -pin  "ACC_GX:for:acc#46" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#25.itm}
load net {ACC_GX:for:acc#44.itm(5)} -pin  "ACC_GX:for:acc#46" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#25.itm}
load net {ACC_GX:for:acc#43.itm(1)} -pin  "ACC_GX:for:acc#46" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#24.itm}
load net {ACC_GX:for:acc#43.itm(2)} -pin  "ACC_GX:for:acc#46" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#24.itm}
load net {ACC_GX:for:acc#43.itm(3)} -pin  "ACC_GX:for:acc#46" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#24.itm}
load net {ACC_GX:for:acc#43.itm(4)} -pin  "ACC_GX:for:acc#46" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#24.itm}
load net {ACC_GX:for:acc#43.itm(5)} -pin  "ACC_GX:for:acc#46" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#24.itm}
load net {ACC_GX:for:acc#46.itm(0)} -pin  "ACC_GX:for:acc#46" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load net {ACC_GX:for:acc#46.itm(1)} -pin  "ACC_GX:for:acc#46" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load net {ACC_GX:for:acc#46.itm(2)} -pin  "ACC_GX:for:acc#46" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load net {ACC_GX:for:acc#46.itm(3)} -pin  "ACC_GX:for:acc#46" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load net {ACC_GX:for:acc#46.itm(4)} -pin  "ACC_GX:for:acc#46" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load net {ACC_GX:for:acc#46.itm(5)} -pin  "ACC_GX:for:acc#46" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load inst "ACC_GX:for:acc#47" "add(6,0,5,1,8)" "INTERFACE" -attr xrf 19564 -attr oid 946 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,1,8)"
load net {ACC_GX:for:acc#46.itm(0)} -pin  "ACC_GX:for:acc#47" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load net {ACC_GX:for:acc#46.itm(1)} -pin  "ACC_GX:for:acc#47" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load net {ACC_GX:for:acc#46.itm(2)} -pin  "ACC_GX:for:acc#47" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load net {ACC_GX:for:acc#46.itm(3)} -pin  "ACC_GX:for:acc#47" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load net {ACC_GX:for:acc#46.itm(4)} -pin  "ACC_GX:for:acc#47" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load net {ACC_GX:for:acc#46.itm(5)} -pin  "ACC_GX:for:acc#47" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#46.itm}
load net {ACC_GX:for:acc#45.itm#3(0)} -pin  "ACC_GX:for:acc#47" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#111.itm}
load net {ACC_GX:for:acc#45.itm#3(1)} -pin  "ACC_GX:for:acc#47" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#111.itm}
load net {ACC_GX:for:acc#45.itm#3(2)} -pin  "ACC_GX:for:acc#47" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#111.itm}
load net {ACC_GX:for:acc#45.itm#3(3)} -pin  "ACC_GX:for:acc#47" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#111.itm}
load net {ACC_GX:for:acc#45.itm#1.sg1} -pin  "ACC_GX:for:acc#47" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#111.itm}
load net {ACC_GX:for:acc#47.itm(0)} -pin  "ACC_GX:for:acc#47" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(1)} -pin  "ACC_GX:for:acc#47" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(2)} -pin  "ACC_GX:for:acc#47" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(3)} -pin  "ACC_GX:for:acc#47" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(4)} -pin  "ACC_GX:for:acc#47" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(5)} -pin  "ACC_GX:for:acc#47" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(6)} -pin  "ACC_GX:for:acc#47" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(7)} -pin  "ACC_GX:for:acc#47" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load inst "ACC_GX:for:acc#49" "add(9,0,8,1,10)" "INTERFACE" -attr xrf 19565 -attr oid 947 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49} -attr area 10.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,10)"
load net {slc(acc.psp)#12.itm#1} -pin  "ACC_GX:for:acc#49" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#366.itm}
load net {GND} -pin  "ACC_GX:for:acc#49" {A(1)} -attr @path {/edge_detect/edge_detect:core/conc#366.itm}
load net {slc(acc.psp)#12.itm#1} -pin  "ACC_GX:for:acc#49" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#366.itm}
load net {GND} -pin  "ACC_GX:for:acc#49" {A(3)} -attr @path {/edge_detect/edge_detect:core/conc#366.itm}
load net {slc(acc.psp)#12.itm#1} -pin  "ACC_GX:for:acc#49" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#366.itm}
load net {GND} -pin  "ACC_GX:for:acc#49" {A(5)} -attr @path {/edge_detect/edge_detect:core/conc#366.itm}
load net {slc(acc.psp)#12.itm#1} -pin  "ACC_GX:for:acc#49" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#366.itm}
load net {GND} -pin  "ACC_GX:for:acc#49" {A(7)} -attr @path {/edge_detect/edge_detect:core/conc#366.itm}
load net {slc(acc.psp)#12.itm#1} -pin  "ACC_GX:for:acc#49" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#366.itm}
load net {ACC_GX:for:acc#47.itm(0)} -pin  "ACC_GX:for:acc#49" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(1)} -pin  "ACC_GX:for:acc#49" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(2)} -pin  "ACC_GX:for:acc#49" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(3)} -pin  "ACC_GX:for:acc#49" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(4)} -pin  "ACC_GX:for:acc#49" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(5)} -pin  "ACC_GX:for:acc#49" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(6)} -pin  "ACC_GX:for:acc#49" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#47.itm(7)} -pin  "ACC_GX:for:acc#49" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#47.itm}
load net {ACC_GX:for:acc#49.itm(0)} -pin  "ACC_GX:for:acc#49" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(1)} -pin  "ACC_GX:for:acc#49" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(2)} -pin  "ACC_GX:for:acc#49" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(3)} -pin  "ACC_GX:for:acc#49" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(4)} -pin  "ACC_GX:for:acc#49" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(5)} -pin  "ACC_GX:for:acc#49" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(6)} -pin  "ACC_GX:for:acc#49" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(7)} -pin  "ACC_GX:for:acc#49" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(8)} -pin  "ACC_GX:for:acc#49" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(9)} -pin  "ACC_GX:for:acc#49" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load inst "ACC_GX:for:acc#51" "add(10,0,10,1,12)" "INTERFACE" -attr xrf 19566 -attr oid 948 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12)"
load net {ACC_GX:for:acc#50.itm#1(0)} -pin  "ACC_GX:for:acc#51" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(1)} -pin  "ACC_GX:for:acc#51" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(2)} -pin  "ACC_GX:for:acc#51" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(3)} -pin  "ACC_GX:for:acc#51" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(4)} -pin  "ACC_GX:for:acc#51" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(5)} -pin  "ACC_GX:for:acc#51" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(6)} -pin  "ACC_GX:for:acc#51" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(7)} -pin  "ACC_GX:for:acc#51" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(8)} -pin  "ACC_GX:for:acc#51" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#50.itm#1(9)} -pin  "ACC_GX:for:acc#51" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#50.itm#1}
load net {ACC_GX:for:acc#49.itm(0)} -pin  "ACC_GX:for:acc#51" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(1)} -pin  "ACC_GX:for:acc#51" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(2)} -pin  "ACC_GX:for:acc#51" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(3)} -pin  "ACC_GX:for:acc#51" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(4)} -pin  "ACC_GX:for:acc#51" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(5)} -pin  "ACC_GX:for:acc#51" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(6)} -pin  "ACC_GX:for:acc#51" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(7)} -pin  "ACC_GX:for:acc#51" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(8)} -pin  "ACC_GX:for:acc#51" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#49.itm(9)} -pin  "ACC_GX:for:acc#51" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#49.itm}
load net {ACC_GX:for:acc#51.itm(0)} -pin  "ACC_GX:for:acc#51" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(1)} -pin  "ACC_GX:for:acc#51" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(2)} -pin  "ACC_GX:for:acc#51" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(3)} -pin  "ACC_GX:for:acc#51" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(4)} -pin  "ACC_GX:for:acc#51" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(5)} -pin  "ACC_GX:for:acc#51" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(6)} -pin  "ACC_GX:for:acc#51" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(7)} -pin  "ACC_GX:for:acc#51" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(8)} -pin  "ACC_GX:for:acc#51" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(9)} -pin  "ACC_GX:for:acc#51" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(10)} -pin  "ACC_GX:for:acc#51" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(11)} -pin  "ACC_GX:for:acc#51" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load inst "ACC_GX:for:acc#52" "add(12,1,11,0,13)" "INTERFACE" -attr xrf 19567 -attr oid 949 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13)"
load net {ACC_GX:for:acc#51.itm(0)} -pin  "ACC_GX:for:acc#52" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(1)} -pin  "ACC_GX:for:acc#52" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(2)} -pin  "ACC_GX:for:acc#52" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(3)} -pin  "ACC_GX:for:acc#52" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(4)} -pin  "ACC_GX:for:acc#52" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(5)} -pin  "ACC_GX:for:acc#52" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(6)} -pin  "ACC_GX:for:acc#52" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(7)} -pin  "ACC_GX:for:acc#52" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(8)} -pin  "ACC_GX:for:acc#52" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(9)} -pin  "ACC_GX:for:acc#52" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(10)} -pin  "ACC_GX:for:acc#52" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {ACC_GX:for:acc#51.itm(11)} -pin  "ACC_GX:for:acc#52" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#51.itm}
load net {slc(acc.psp)#16.itm#1} -pin  "ACC_GX:for:acc#52" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#371.itm}
load net {GND} -pin  "ACC_GX:for:acc#52" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#371.itm}
load net {slc(acc.psp)#16.itm#1} -pin  "ACC_GX:for:acc#52" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#371.itm}
load net {GND} -pin  "ACC_GX:for:acc#52" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#371.itm}
load net {slc(acc.psp)#16.itm#1} -pin  "ACC_GX:for:acc#52" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#371.itm}
load net {GND} -pin  "ACC_GX:for:acc#52" {B(5)} -attr @path {/edge_detect/edge_detect:core/conc#371.itm}
load net {slc(acc.psp)#16.itm#1} -pin  "ACC_GX:for:acc#52" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#371.itm}
load net {GND} -pin  "ACC_GX:for:acc#52" {B(7)} -attr @path {/edge_detect/edge_detect:core/conc#371.itm}
load net {slc(acc.psp)#16.itm#1} -pin  "ACC_GX:for:acc#52" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#371.itm}
load net {GND} -pin  "ACC_GX:for:acc#52" {B(9)} -attr @path {/edge_detect/edge_detect:core/conc#371.itm}
load net {slc(acc.psp)#16.itm#1} -pin  "ACC_GX:for:acc#52" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#371.itm}
load net {ACC_GX:for:acc#52.itm(0)} -pin  "ACC_GX:for:acc#52" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(1)} -pin  "ACC_GX:for:acc#52" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(2)} -pin  "ACC_GX:for:acc#52" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(3)} -pin  "ACC_GX:for:acc#52" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(4)} -pin  "ACC_GX:for:acc#52" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(5)} -pin  "ACC_GX:for:acc#52" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(6)} -pin  "ACC_GX:for:acc#52" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(7)} -pin  "ACC_GX:for:acc#52" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(8)} -pin  "ACC_GX:for:acc#52" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(9)} -pin  "ACC_GX:for:acc#52" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(10)} -pin  "ACC_GX:for:acc#52" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(11)} -pin  "ACC_GX:for:acc#52" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(12)} -pin  "ACC_GX:for:acc#52" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load inst "ACC_GX:for:acc#53" "add(13,-1,13,-1,13)" "INTERFACE" -attr xrf 19568 -attr oid 950 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,1,15)"
load net {ACC_GX:for:acc#52.itm(0)} -pin  "ACC_GX:for:acc#53" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(1)} -pin  "ACC_GX:for:acc#53" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(2)} -pin  "ACC_GX:for:acc#53" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(3)} -pin  "ACC_GX:for:acc#53" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(4)} -pin  "ACC_GX:for:acc#53" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(5)} -pin  "ACC_GX:for:acc#53" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(6)} -pin  "ACC_GX:for:acc#53" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(7)} -pin  "ACC_GX:for:acc#53" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(8)} -pin  "ACC_GX:for:acc#53" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(9)} -pin  "ACC_GX:for:acc#53" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(10)} -pin  "ACC_GX:for:acc#53" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(11)} -pin  "ACC_GX:for:acc#53" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {ACC_GX:for:acc#52.itm(12)} -pin  "ACC_GX:for:acc#53" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#52.itm}
load net {reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse} -pin  "ACC_GX:for:acc#53" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse} -pin  "ACC_GX:for:acc#53" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {GND} -pin  "ACC_GX:for:acc#53" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {ACC_GX:for:slc(acc.psp)#22.itm#1} -pin  "ACC_GX:for:acc#53" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {GND} -pin  "ACC_GX:for:acc#53" {B(4)} -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {ACC_GX:for:slc(acc.psp)#19.itm#1} -pin  "ACC_GX:for:acc#53" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse} -pin  "ACC_GX:for:acc#53" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {GND} -pin  "ACC_GX:for:acc#53" {B(7)} -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse} -pin  "ACC_GX:for:acc#53" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {GND} -pin  "ACC_GX:for:acc#53" {B(9)} -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse} -pin  "ACC_GX:for:acc#53" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {GND} -pin  "ACC_GX:for:acc#53" {B(11)} -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {reg(ACC_GX:for:slc(acc.idiv)#29.itm#1).cse} -pin  "ACC_GX:for:acc#53" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#372.itm}
load net {ACC_GX:for:acc#53.itm(0)} -pin  "ACC_GX:for:acc#53" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(1)} -pin  "ACC_GX:for:acc#53" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(2)} -pin  "ACC_GX:for:acc#53" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(3)} -pin  "ACC_GX:for:acc#53" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(4)} -pin  "ACC_GX:for:acc#53" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(5)} -pin  "ACC_GX:for:acc#53" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(6)} -pin  "ACC_GX:for:acc#53" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(7)} -pin  "ACC_GX:for:acc#53" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(8)} -pin  "ACC_GX:for:acc#53" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(9)} -pin  "ACC_GX:for:acc#53" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(10)} -pin  "ACC_GX:for:acc#53" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(11)} -pin  "ACC_GX:for:acc#53" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(12)} -pin  "ACC_GX:for:acc#53" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load inst "ACC_GX:for:acc#24" "add(13,1,16,-1,16)" "INTERFACE" -attr xrf 19569 -attr oid 951 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24} -attr area 17.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,15,1,16)"
load net {ACC_GX:for:acc#53.itm(0)} -pin  "ACC_GX:for:acc#24" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(1)} -pin  "ACC_GX:for:acc#24" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(2)} -pin  "ACC_GX:for:acc#24" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(3)} -pin  "ACC_GX:for:acc#24" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(4)} -pin  "ACC_GX:for:acc#24" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(5)} -pin  "ACC_GX:for:acc#24" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(6)} -pin  "ACC_GX:for:acc#24" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(7)} -pin  "ACC_GX:for:acc#24" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(8)} -pin  "ACC_GX:for:acc#24" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(9)} -pin  "ACC_GX:for:acc#24" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(10)} -pin  "ACC_GX:for:acc#24" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(11)} -pin  "ACC_GX:for:acc#24" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:acc#53.itm(12)} -pin  "ACC_GX:for:acc#24" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#53.itm}
load net {ACC_GX:for:mux#11.itm#1(0)} -pin  "ACC_GX:for:acc#24" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(1)} -pin  "ACC_GX:for:acc#24" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(2)} -pin  "ACC_GX:for:acc#24" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(3)} -pin  "ACC_GX:for:acc#24" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(4)} -pin  "ACC_GX:for:acc#24" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(5)} -pin  "ACC_GX:for:acc#24" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(6)} -pin  "ACC_GX:for:acc#24" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(7)} -pin  "ACC_GX:for:acc#24" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(8)} -pin  "ACC_GX:for:acc#24" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(9)} -pin  "ACC_GX:for:acc#24" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(10)} -pin  "ACC_GX:for:acc#24" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(11)} -pin  "ACC_GX:for:acc#24" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(12)} -pin  "ACC_GX:for:acc#24" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(13)} -pin  "ACC_GX:for:acc#24" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(14)} -pin  "ACC_GX:for:acc#24" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:mux#11.itm#1(15)} -pin  "ACC_GX:for:acc#24" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#11.itm#1}
load net {ACC_GX:for:acc#24.ctmp.sva(0)} -pin  "ACC_GX:for:acc#24" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(1)} -pin  "ACC_GX:for:acc#24" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(2)} -pin  "ACC_GX:for:acc#24" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(3)} -pin  "ACC_GX:for:acc#24" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(4)} -pin  "ACC_GX:for:acc#24" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(5)} -pin  "ACC_GX:for:acc#24" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(6)} -pin  "ACC_GX:for:acc#24" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(7)} -pin  "ACC_GX:for:acc#24" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(8)} -pin  "ACC_GX:for:acc#24" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(9)} -pin  "ACC_GX:for:acc#24" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(10)} -pin  "ACC_GX:for:acc#24" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(11)} -pin  "ACC_GX:for:acc#24" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(12)} -pin  "ACC_GX:for:acc#24" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(13)} -pin  "ACC_GX:for:acc#24" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(14)} -pin  "ACC_GX:for:acc#24" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(15)} -pin  "ACC_GX:for:acc#24" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load inst "AbsAndMax:nor" "nor(2,1)" "INTERFACE" -attr xrf 19570 -attr oid 952 -attr @path {/edge_detect/edge_detect:core/AbsAndMax:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {AbsAndMax:else:slc#2.itm#1} -pin  "AbsAndMax:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:else:slc#2.itm#1}
load net {AbsAndMax:slc.svs#1} -pin  "AbsAndMax:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:slc.svs#1}
load net {AbsAndMax:nor.itm} -pin  "AbsAndMax:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax:nor.itm}
load inst "AbsAndMax:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 19571 -attr oid 953 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {AbsAndMax:else:else:slc(redx).itm#1(0)} -pin  "AbsAndMax:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {AbsAndMax:else:else:slc(redx).itm#1(1)} -pin  "AbsAndMax:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {AbsAndMax:else:else:slc(redx).itm#1(2)} -pin  "AbsAndMax:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {AbsAndMax:else:else:slc(redx).itm#1(3)} -pin  "AbsAndMax:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {AbsAndMax:else:else:slc(redx).itm#1(4)} -pin  "AbsAndMax:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {AbsAndMax:else:else:slc(redx).itm#1(5)} -pin  "AbsAndMax:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {AbsAndMax:else:else:slc(redx).itm#1(6)} -pin  "AbsAndMax:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {AbsAndMax:else:else:slc(redx).itm#1(7)} -pin  "AbsAndMax:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {AbsAndMax:else:else:slc(redx).itm#1(8)} -pin  "AbsAndMax:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {AbsAndMax:else:else:slc(redx).itm#1(9)} -pin  "AbsAndMax:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {GND} -pin  "AbsAndMax:mux1h" {A0(10)} -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {GND} -pin  "AbsAndMax:mux1h" {A0(11)} -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {GND} -pin  "AbsAndMax:mux1h" {A0(12)} -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {GND} -pin  "AbsAndMax:mux1h" {A0(13)} -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {GND} -pin  "AbsAndMax:mux1h" {A0(14)} -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {GND} -pin  "AbsAndMax:mux1h" {A0(15)} -attr @path {/edge_detect/edge_detect:core/conc#373.itm}
load net {AbsAndMax:AbsAndMax:return.sva#3(0)} -pin  "AbsAndMax:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(1)} -pin  "AbsAndMax:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(2)} -pin  "AbsAndMax:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(3)} -pin  "AbsAndMax:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(4)} -pin  "AbsAndMax:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(5)} -pin  "AbsAndMax:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(6)} -pin  "AbsAndMax:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(7)} -pin  "AbsAndMax:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(8)} -pin  "AbsAndMax:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(9)} -pin  "AbsAndMax:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(10)} -pin  "AbsAndMax:mux1h" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(11)} -pin  "AbsAndMax:mux1h" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(12)} -pin  "AbsAndMax:mux1h" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(13)} -pin  "AbsAndMax:mux1h" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(14)} -pin  "AbsAndMax:mux1h" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {AbsAndMax:AbsAndMax:return.sva#3(15)} -pin  "AbsAndMax:mux1h" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return.sva#3}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax:nor.itm} -pin  "AbsAndMax:mux1h" {S0} -attr xrf 19572 -attr oid 954 -attr @path {/edge_detect/edge_detect:core/AbsAndMax:nor.itm}
load net {AbsAndMax:and#1.itm#1} -pin  "AbsAndMax:mux1h" {S1} -attr xrf 19573 -attr oid 955 -attr @path {/edge_detect/edge_detect:core/AbsAndMax:and#1.itm#1}
load net {AbsAndMax:slc.svs#1} -pin  "AbsAndMax:mux1h" {S2} -attr xrf 19574 -attr oid 956 -attr @path {/edge_detect/edge_detect:core/AbsAndMax:slc.svs#1}
load net {AbsAndMax:mux1h.itm(0)} -pin  "AbsAndMax:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(1)} -pin  "AbsAndMax:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(2)} -pin  "AbsAndMax:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(3)} -pin  "AbsAndMax:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(4)} -pin  "AbsAndMax:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(5)} -pin  "AbsAndMax:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(6)} -pin  "AbsAndMax:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(7)} -pin  "AbsAndMax:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(8)} -pin  "AbsAndMax:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(9)} -pin  "AbsAndMax:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(10)} -pin  "AbsAndMax:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(11)} -pin  "AbsAndMax:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(12)} -pin  "AbsAndMax:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(13)} -pin  "AbsAndMax:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(14)} -pin  "AbsAndMax:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(15)} -pin  "AbsAndMax:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load inst "AbsAndMax#1:nor" "nor(2,1)" "INTERFACE" -attr xrf 19575 -attr oid 957 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {AbsAndMax#1:else:slc#2.itm#1} -pin  "AbsAndMax#1:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:else:slc#2.itm#1}
load net {AbsAndMax#1:slc.svs#1} -pin  "AbsAndMax#1:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:slc.svs#1}
load net {AbsAndMax#1:nor.itm} -pin  "AbsAndMax#1:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:nor.itm}
load inst "AbsAndMax#1:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 19576 -attr oid 958 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {AbsAndMax#1:else:else:slc(redy).itm#1(0)} -pin  "AbsAndMax#1:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(1)} -pin  "AbsAndMax#1:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(2)} -pin  "AbsAndMax#1:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(3)} -pin  "AbsAndMax#1:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(4)} -pin  "AbsAndMax#1:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(5)} -pin  "AbsAndMax#1:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(6)} -pin  "AbsAndMax#1:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(7)} -pin  "AbsAndMax#1:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(8)} -pin  "AbsAndMax#1:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {AbsAndMax#1:else:else:slc(redy).itm#1(9)} -pin  "AbsAndMax#1:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A0(10)} -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A0(11)} -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A0(12)} -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A0(13)} -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A0(14)} -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A0(15)} -attr @path {/edge_detect/edge_detect:core/conc#374.itm}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(0)} -pin  "AbsAndMax#1:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(1)} -pin  "AbsAndMax#1:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(2)} -pin  "AbsAndMax#1:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(3)} -pin  "AbsAndMax#1:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(4)} -pin  "AbsAndMax#1:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(5)} -pin  "AbsAndMax#1:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(6)} -pin  "AbsAndMax#1:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(7)} -pin  "AbsAndMax#1:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(8)} -pin  "AbsAndMax#1:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(9)} -pin  "AbsAndMax#1:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(10)} -pin  "AbsAndMax#1:mux1h" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(11)} -pin  "AbsAndMax#1:mux1h" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(12)} -pin  "AbsAndMax#1:mux1h" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(13)} -pin  "AbsAndMax#1:mux1h" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(14)} -pin  "AbsAndMax#1:mux1h" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {AbsAndMax:AbsAndMax:return#1.sva#3(15)} -pin  "AbsAndMax#1:mux1h" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#1.sva#3}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#1:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#1:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#1:nor.itm} -pin  "AbsAndMax#1:mux1h" {S0} -attr xrf 19577 -attr oid 959 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:nor.itm}
load net {AbsAndMax#1:and#1.itm#1} -pin  "AbsAndMax#1:mux1h" {S1} -attr xrf 19578 -attr oid 960 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:and#1.itm#1}
load net {AbsAndMax#1:slc.svs#1} -pin  "AbsAndMax#1:mux1h" {S2} -attr xrf 19579 -attr oid 961 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:slc.svs#1}
load net {AbsAndMax#1:mux1h.itm(0)} -pin  "AbsAndMax#1:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(1)} -pin  "AbsAndMax#1:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(2)} -pin  "AbsAndMax#1:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(3)} -pin  "AbsAndMax#1:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(4)} -pin  "AbsAndMax#1:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(5)} -pin  "AbsAndMax#1:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(6)} -pin  "AbsAndMax#1:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(7)} -pin  "AbsAndMax#1:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(8)} -pin  "AbsAndMax#1:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(9)} -pin  "AbsAndMax#1:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(10)} -pin  "AbsAndMax#1:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(11)} -pin  "AbsAndMax#1:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(12)} -pin  "AbsAndMax#1:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(13)} -pin  "AbsAndMax#1:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(14)} -pin  "AbsAndMax#1:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(15)} -pin  "AbsAndMax#1:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load inst "FRAME:acc#2" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 19580 -attr oid 962 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#2} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {AbsAndMax:mux1h.itm(0)} -pin  "FRAME:acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(1)} -pin  "FRAME:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(2)} -pin  "FRAME:acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(3)} -pin  "FRAME:acc#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(4)} -pin  "FRAME:acc#2" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(5)} -pin  "FRAME:acc#2" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(6)} -pin  "FRAME:acc#2" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(7)} -pin  "FRAME:acc#2" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(8)} -pin  "FRAME:acc#2" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(9)} -pin  "FRAME:acc#2" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(10)} -pin  "FRAME:acc#2" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(11)} -pin  "FRAME:acc#2" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(12)} -pin  "FRAME:acc#2" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(13)} -pin  "FRAME:acc#2" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(14)} -pin  "FRAME:acc#2" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax:mux1h.itm(15)} -pin  "FRAME:acc#2" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(0)} -pin  "FRAME:acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(1)} -pin  "FRAME:acc#2" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(2)} -pin  "FRAME:acc#2" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(3)} -pin  "FRAME:acc#2" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(4)} -pin  "FRAME:acc#2" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(5)} -pin  "FRAME:acc#2" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(6)} -pin  "FRAME:acc#2" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(7)} -pin  "FRAME:acc#2" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(8)} -pin  "FRAME:acc#2" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(9)} -pin  "FRAME:acc#2" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(10)} -pin  "FRAME:acc#2" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(11)} -pin  "FRAME:acc#2" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(12)} -pin  "FRAME:acc#2" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(13)} -pin  "FRAME:acc#2" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(14)} -pin  "FRAME:acc#2" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax#1:mux1h.itm(15)} -pin  "FRAME:acc#2" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:mux1h.itm}
load net {AbsAndMax:x#6.sva(0)} -pin  "FRAME:acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(1)} -pin  "FRAME:acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(2)} -pin  "FRAME:acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(3)} -pin  "FRAME:acc#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(4)} -pin  "FRAME:acc#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(5)} -pin  "FRAME:acc#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(6)} -pin  "FRAME:acc#2" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(7)} -pin  "FRAME:acc#2" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(8)} -pin  "FRAME:acc#2" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(9)} -pin  "FRAME:acc#2" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(10)} -pin  "FRAME:acc#2" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(11)} -pin  "FRAME:acc#2" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(12)} -pin  "FRAME:acc#2" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(13)} -pin  "FRAME:acc#2" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(14)} -pin  "FRAME:acc#2" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load net {AbsAndMax:x#6.sva(15)} -pin  "FRAME:acc#2" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#6.sva}
load inst "AbsAndMax#4:nor" "nor(2,1)" "INTERFACE" -attr xrf 19581 -attr oid 963 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {AbsAndMax#4:else:slc#2.itm#1} -pin  "AbsAndMax#4:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:else:slc#2.itm#1}
load net {AbsAndMax#4:slc.svs#1} -pin  "AbsAndMax#4:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:slc.svs#1}
load net {AbsAndMax#4:nor.itm} -pin  "AbsAndMax#4:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:nor.itm}
load inst "AbsAndMax#4:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 19582 -attr oid 964 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(0)} -pin  "AbsAndMax#4:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(1)} -pin  "AbsAndMax#4:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(2)} -pin  "AbsAndMax#4:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(3)} -pin  "AbsAndMax#4:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(4)} -pin  "AbsAndMax#4:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(5)} -pin  "AbsAndMax#4:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(6)} -pin  "AbsAndMax#4:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(7)} -pin  "AbsAndMax#4:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(8)} -pin  "AbsAndMax#4:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {AbsAndMax#4:else:else:slc(bluex).itm#1(9)} -pin  "AbsAndMax#4:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A0(10)} -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A0(11)} -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A0(12)} -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A0(13)} -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A0(14)} -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A0(15)} -attr @path {/edge_detect/edge_detect:core/conc#375.itm}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(0)} -pin  "AbsAndMax#4:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(1)} -pin  "AbsAndMax#4:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(2)} -pin  "AbsAndMax#4:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(3)} -pin  "AbsAndMax#4:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(4)} -pin  "AbsAndMax#4:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(5)} -pin  "AbsAndMax#4:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(6)} -pin  "AbsAndMax#4:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(7)} -pin  "AbsAndMax#4:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(8)} -pin  "AbsAndMax#4:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(9)} -pin  "AbsAndMax#4:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(10)} -pin  "AbsAndMax#4:mux1h" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(11)} -pin  "AbsAndMax#4:mux1h" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(12)} -pin  "AbsAndMax#4:mux1h" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(13)} -pin  "AbsAndMax#4:mux1h" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(14)} -pin  "AbsAndMax#4:mux1h" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {AbsAndMax:AbsAndMax:return#4.sva#3(15)} -pin  "AbsAndMax#4:mux1h" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#4.sva#3}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#4:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#4:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#4:nor.itm} -pin  "AbsAndMax#4:mux1h" {S0} -attr xrf 19583 -attr oid 965 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:nor.itm}
load net {AbsAndMax#4:and#1.itm#1} -pin  "AbsAndMax#4:mux1h" {S1} -attr xrf 19584 -attr oid 966 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:and#1.itm#1}
load net {AbsAndMax#4:slc.svs#1} -pin  "AbsAndMax#4:mux1h" {S2} -attr xrf 19585 -attr oid 967 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:slc.svs#1}
load net {AbsAndMax#4:mux1h.itm(0)} -pin  "AbsAndMax#4:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(1)} -pin  "AbsAndMax#4:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(2)} -pin  "AbsAndMax#4:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(3)} -pin  "AbsAndMax#4:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(4)} -pin  "AbsAndMax#4:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(5)} -pin  "AbsAndMax#4:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(6)} -pin  "AbsAndMax#4:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(7)} -pin  "AbsAndMax#4:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(8)} -pin  "AbsAndMax#4:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(9)} -pin  "AbsAndMax#4:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(10)} -pin  "AbsAndMax#4:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(11)} -pin  "AbsAndMax#4:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(12)} -pin  "AbsAndMax#4:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(13)} -pin  "AbsAndMax#4:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(14)} -pin  "AbsAndMax#4:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(15)} -pin  "AbsAndMax#4:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load inst "AbsAndMax#5:nor" "nor(2,1)" "INTERFACE" -attr xrf 19586 -attr oid 968 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {AbsAndMax#5:else:slc#2.itm#1} -pin  "AbsAndMax#5:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:else:slc#2.itm#1}
load net {AbsAndMax#5:slc.svs#1} -pin  "AbsAndMax#5:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:slc.svs#1}
load net {AbsAndMax#5:nor.itm} -pin  "AbsAndMax#5:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:nor.itm}
load inst "AbsAndMax#5:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 19587 -attr oid 969 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(0)} -pin  "AbsAndMax#5:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(1)} -pin  "AbsAndMax#5:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(2)} -pin  "AbsAndMax#5:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(3)} -pin  "AbsAndMax#5:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(4)} -pin  "AbsAndMax#5:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(5)} -pin  "AbsAndMax#5:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(6)} -pin  "AbsAndMax#5:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(7)} -pin  "AbsAndMax#5:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(8)} -pin  "AbsAndMax#5:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {AbsAndMax#5:else:else:slc(bluey).itm#1(9)} -pin  "AbsAndMax#5:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A0(10)} -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A0(11)} -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A0(12)} -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A0(13)} -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A0(14)} -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A0(15)} -attr @path {/edge_detect/edge_detect:core/conc#376.itm}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(0)} -pin  "AbsAndMax#5:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(1)} -pin  "AbsAndMax#5:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(2)} -pin  "AbsAndMax#5:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(3)} -pin  "AbsAndMax#5:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(4)} -pin  "AbsAndMax#5:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(5)} -pin  "AbsAndMax#5:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(6)} -pin  "AbsAndMax#5:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(7)} -pin  "AbsAndMax#5:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(8)} -pin  "AbsAndMax#5:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(9)} -pin  "AbsAndMax#5:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(10)} -pin  "AbsAndMax#5:mux1h" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(11)} -pin  "AbsAndMax#5:mux1h" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(12)} -pin  "AbsAndMax#5:mux1h" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(13)} -pin  "AbsAndMax#5:mux1h" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(14)} -pin  "AbsAndMax#5:mux1h" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {AbsAndMax:AbsAndMax:return#5.sva#3(15)} -pin  "AbsAndMax#5:mux1h" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#5.sva#3}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#5:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#5:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#5:nor.itm} -pin  "AbsAndMax#5:mux1h" {S0} -attr xrf 19588 -attr oid 970 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:nor.itm}
load net {AbsAndMax#5:and#1.itm#1} -pin  "AbsAndMax#5:mux1h" {S1} -attr xrf 19589 -attr oid 971 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:and#1.itm#1}
load net {AbsAndMax#5:slc.svs#1} -pin  "AbsAndMax#5:mux1h" {S2} -attr xrf 19590 -attr oid 972 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:slc.svs#1}
load net {AbsAndMax#5:mux1h.itm(0)} -pin  "AbsAndMax#5:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(1)} -pin  "AbsAndMax#5:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(2)} -pin  "AbsAndMax#5:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(3)} -pin  "AbsAndMax#5:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(4)} -pin  "AbsAndMax#5:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(5)} -pin  "AbsAndMax#5:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(6)} -pin  "AbsAndMax#5:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(7)} -pin  "AbsAndMax#5:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(8)} -pin  "AbsAndMax#5:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(9)} -pin  "AbsAndMax#5:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(10)} -pin  "AbsAndMax#5:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(11)} -pin  "AbsAndMax#5:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(12)} -pin  "AbsAndMax#5:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(13)} -pin  "AbsAndMax#5:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(14)} -pin  "AbsAndMax#5:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(15)} -pin  "AbsAndMax#5:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load inst "FRAME:acc#3" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 19591 -attr oid 973 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#3} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {AbsAndMax#4:mux1h.itm(0)} -pin  "FRAME:acc#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(1)} -pin  "FRAME:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(2)} -pin  "FRAME:acc#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(3)} -pin  "FRAME:acc#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(4)} -pin  "FRAME:acc#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(5)} -pin  "FRAME:acc#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(6)} -pin  "FRAME:acc#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(7)} -pin  "FRAME:acc#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(8)} -pin  "FRAME:acc#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(9)} -pin  "FRAME:acc#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(10)} -pin  "FRAME:acc#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(11)} -pin  "FRAME:acc#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(12)} -pin  "FRAME:acc#3" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(13)} -pin  "FRAME:acc#3" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(14)} -pin  "FRAME:acc#3" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#4:mux1h.itm(15)} -pin  "FRAME:acc#3" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(0)} -pin  "FRAME:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(1)} -pin  "FRAME:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(2)} -pin  "FRAME:acc#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(3)} -pin  "FRAME:acc#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(4)} -pin  "FRAME:acc#3" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(5)} -pin  "FRAME:acc#3" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(6)} -pin  "FRAME:acc#3" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(7)} -pin  "FRAME:acc#3" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(8)} -pin  "FRAME:acc#3" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(9)} -pin  "FRAME:acc#3" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(10)} -pin  "FRAME:acc#3" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(11)} -pin  "FRAME:acc#3" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(12)} -pin  "FRAME:acc#3" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(13)} -pin  "FRAME:acc#3" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(14)} -pin  "FRAME:acc#3" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax#5:mux1h.itm(15)} -pin  "FRAME:acc#3" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:mux1h.itm}
load net {AbsAndMax:x#7.sva(0)} -pin  "FRAME:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(1)} -pin  "FRAME:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(2)} -pin  "FRAME:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(3)} -pin  "FRAME:acc#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(4)} -pin  "FRAME:acc#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(5)} -pin  "FRAME:acc#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(6)} -pin  "FRAME:acc#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(7)} -pin  "FRAME:acc#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(8)} -pin  "FRAME:acc#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(9)} -pin  "FRAME:acc#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(10)} -pin  "FRAME:acc#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(11)} -pin  "FRAME:acc#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(12)} -pin  "FRAME:acc#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(13)} -pin  "FRAME:acc#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(14)} -pin  "FRAME:acc#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load net {AbsAndMax:x#7.sva(15)} -pin  "FRAME:acc#3" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#7.sva}
load inst "AbsAndMax#2:nor" "nor(2,1)" "INTERFACE" -attr xrf 19592 -attr oid 974 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {AbsAndMax#2:else:slc#2.itm#1} -pin  "AbsAndMax#2:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:else:slc#2.itm#1}
load net {AbsAndMax#2:slc.svs#1} -pin  "AbsAndMax#2:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:slc.svs#1}
load net {AbsAndMax#2:nor.itm} -pin  "AbsAndMax#2:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:nor.itm}
load inst "AbsAndMax#2:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 19593 -attr oid 975 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(0)} -pin  "AbsAndMax#2:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(1)} -pin  "AbsAndMax#2:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(2)} -pin  "AbsAndMax#2:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(3)} -pin  "AbsAndMax#2:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(4)} -pin  "AbsAndMax#2:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(5)} -pin  "AbsAndMax#2:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(6)} -pin  "AbsAndMax#2:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(7)} -pin  "AbsAndMax#2:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(8)} -pin  "AbsAndMax#2:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {AbsAndMax#2:else:else:slc(greenx).itm#1(9)} -pin  "AbsAndMax#2:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A0(10)} -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A0(11)} -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A0(12)} -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A0(13)} -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A0(14)} -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A0(15)} -attr @path {/edge_detect/edge_detect:core/conc#377.itm}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(0)} -pin  "AbsAndMax#2:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(1)} -pin  "AbsAndMax#2:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(2)} -pin  "AbsAndMax#2:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(3)} -pin  "AbsAndMax#2:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(4)} -pin  "AbsAndMax#2:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(5)} -pin  "AbsAndMax#2:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(6)} -pin  "AbsAndMax#2:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(7)} -pin  "AbsAndMax#2:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(8)} -pin  "AbsAndMax#2:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(9)} -pin  "AbsAndMax#2:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(10)} -pin  "AbsAndMax#2:mux1h" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(11)} -pin  "AbsAndMax#2:mux1h" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(12)} -pin  "AbsAndMax#2:mux1h" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(13)} -pin  "AbsAndMax#2:mux1h" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(14)} -pin  "AbsAndMax#2:mux1h" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {AbsAndMax:AbsAndMax:return#2.sva#3(15)} -pin  "AbsAndMax#2:mux1h" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#2.sva#3}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#2:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#2:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#2:nor.itm} -pin  "AbsAndMax#2:mux1h" {S0} -attr xrf 19594 -attr oid 976 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:nor.itm}
load net {AbsAndMax#2:and#1.itm#1} -pin  "AbsAndMax#2:mux1h" {S1} -attr xrf 19595 -attr oid 977 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:and#1.itm#1}
load net {AbsAndMax#2:slc.svs#1} -pin  "AbsAndMax#2:mux1h" {S2} -attr xrf 19596 -attr oid 978 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:slc.svs#1}
load net {AbsAndMax#2:mux1h.itm(0)} -pin  "AbsAndMax#2:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(1)} -pin  "AbsAndMax#2:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(2)} -pin  "AbsAndMax#2:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(3)} -pin  "AbsAndMax#2:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(4)} -pin  "AbsAndMax#2:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(5)} -pin  "AbsAndMax#2:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(6)} -pin  "AbsAndMax#2:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(7)} -pin  "AbsAndMax#2:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(8)} -pin  "AbsAndMax#2:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(9)} -pin  "AbsAndMax#2:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(10)} -pin  "AbsAndMax#2:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(11)} -pin  "AbsAndMax#2:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(12)} -pin  "AbsAndMax#2:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(13)} -pin  "AbsAndMax#2:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(14)} -pin  "AbsAndMax#2:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(15)} -pin  "AbsAndMax#2:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load inst "AbsAndMax#3:nor" "nor(2,1)" "INTERFACE" -attr xrf 19597 -attr oid 979 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {AbsAndMax#3:else:slc#2.itm#1} -pin  "AbsAndMax#3:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:else:slc#2.itm#1}
load net {AbsAndMax#3:slc.svs#1} -pin  "AbsAndMax#3:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:slc.svs#1}
load net {AbsAndMax#3:nor.itm} -pin  "AbsAndMax#3:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:nor.itm}
load inst "AbsAndMax#3:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 19598 -attr oid 980 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(0)} -pin  "AbsAndMax#3:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(1)} -pin  "AbsAndMax#3:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(2)} -pin  "AbsAndMax#3:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(3)} -pin  "AbsAndMax#3:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(4)} -pin  "AbsAndMax#3:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(5)} -pin  "AbsAndMax#3:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(6)} -pin  "AbsAndMax#3:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(7)} -pin  "AbsAndMax#3:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(8)} -pin  "AbsAndMax#3:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {AbsAndMax#3:else:else:slc(greeny).itm#1(9)} -pin  "AbsAndMax#3:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A0(10)} -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A0(11)} -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A0(12)} -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A0(13)} -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A0(14)} -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A0(15)} -attr @path {/edge_detect/edge_detect:core/conc#378.itm}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(0)} -pin  "AbsAndMax#3:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(1)} -pin  "AbsAndMax#3:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(2)} -pin  "AbsAndMax#3:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(3)} -pin  "AbsAndMax#3:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(4)} -pin  "AbsAndMax#3:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(5)} -pin  "AbsAndMax#3:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(6)} -pin  "AbsAndMax#3:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(7)} -pin  "AbsAndMax#3:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(8)} -pin  "AbsAndMax#3:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(9)} -pin  "AbsAndMax#3:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(10)} -pin  "AbsAndMax#3:mux1h" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(11)} -pin  "AbsAndMax#3:mux1h" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(12)} -pin  "AbsAndMax#3:mux1h" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(13)} -pin  "AbsAndMax#3:mux1h" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(14)} -pin  "AbsAndMax#3:mux1h" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {AbsAndMax:AbsAndMax:return#3.sva#3(15)} -pin  "AbsAndMax#3:mux1h" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:AbsAndMax:return#3.sva#3}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#3:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#3:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#3:nor.itm} -pin  "AbsAndMax#3:mux1h" {S0} -attr xrf 19599 -attr oid 981 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:nor.itm}
load net {AbsAndMax#3:and#1.itm#1} -pin  "AbsAndMax#3:mux1h" {S1} -attr xrf 19600 -attr oid 982 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:and#1.itm#1}
load net {AbsAndMax#3:slc.svs#1} -pin  "AbsAndMax#3:mux1h" {S2} -attr xrf 19601 -attr oid 983 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:slc.svs#1}
load net {AbsAndMax#3:mux1h.itm(0)} -pin  "AbsAndMax#3:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(1)} -pin  "AbsAndMax#3:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(2)} -pin  "AbsAndMax#3:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(3)} -pin  "AbsAndMax#3:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(4)} -pin  "AbsAndMax#3:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(5)} -pin  "AbsAndMax#3:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(6)} -pin  "AbsAndMax#3:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(7)} -pin  "AbsAndMax#3:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(8)} -pin  "AbsAndMax#3:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(9)} -pin  "AbsAndMax#3:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(10)} -pin  "AbsAndMax#3:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(11)} -pin  "AbsAndMax#3:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(12)} -pin  "AbsAndMax#3:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(13)} -pin  "AbsAndMax#3:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(14)} -pin  "AbsAndMax#3:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(15)} -pin  "AbsAndMax#3:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load inst "FRAME:acc#4" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 19602 -attr oid 984 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#4} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {AbsAndMax#2:mux1h.itm(0)} -pin  "FRAME:acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(1)} -pin  "FRAME:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(2)} -pin  "FRAME:acc#4" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(3)} -pin  "FRAME:acc#4" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(4)} -pin  "FRAME:acc#4" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(5)} -pin  "FRAME:acc#4" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(6)} -pin  "FRAME:acc#4" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(7)} -pin  "FRAME:acc#4" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(8)} -pin  "FRAME:acc#4" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(9)} -pin  "FRAME:acc#4" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(10)} -pin  "FRAME:acc#4" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(11)} -pin  "FRAME:acc#4" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(12)} -pin  "FRAME:acc#4" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(13)} -pin  "FRAME:acc#4" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(14)} -pin  "FRAME:acc#4" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#2:mux1h.itm(15)} -pin  "FRAME:acc#4" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(0)} -pin  "FRAME:acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(1)} -pin  "FRAME:acc#4" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(2)} -pin  "FRAME:acc#4" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(3)} -pin  "FRAME:acc#4" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(4)} -pin  "FRAME:acc#4" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(5)} -pin  "FRAME:acc#4" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(6)} -pin  "FRAME:acc#4" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(7)} -pin  "FRAME:acc#4" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(8)} -pin  "FRAME:acc#4" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(9)} -pin  "FRAME:acc#4" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(10)} -pin  "FRAME:acc#4" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(11)} -pin  "FRAME:acc#4" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(12)} -pin  "FRAME:acc#4" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(13)} -pin  "FRAME:acc#4" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(14)} -pin  "FRAME:acc#4" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax#3:mux1h.itm(15)} -pin  "FRAME:acc#4" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:mux1h.itm}
load net {AbsAndMax:x#8.sva(0)} -pin  "FRAME:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(1)} -pin  "FRAME:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(2)} -pin  "FRAME:acc#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(3)} -pin  "FRAME:acc#4" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(4)} -pin  "FRAME:acc#4" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(5)} -pin  "FRAME:acc#4" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(6)} -pin  "FRAME:acc#4" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(7)} -pin  "FRAME:acc#4" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(8)} -pin  "FRAME:acc#4" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(9)} -pin  "FRAME:acc#4" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(10)} -pin  "FRAME:acc#4" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(11)} -pin  "FRAME:acc#4" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(12)} -pin  "FRAME:acc#4" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(13)} -pin  "FRAME:acc#4" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(14)} -pin  "FRAME:acc#4" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load net {AbsAndMax:x#8.sva(15)} -pin  "FRAME:acc#4" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:x#8.sva}
load inst "AbsAndMax#8:not" "not(6)" "INTERFACE" -attr xrf 19603 -attr oid 985 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {AbsAndMax:x#8.sva(10)} -pin  "AbsAndMax#8:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva).itm}
load net {AbsAndMax:x#8.sva(11)} -pin  "AbsAndMax#8:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva).itm}
load net {AbsAndMax:x#8.sva(12)} -pin  "AbsAndMax#8:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva).itm}
load net {AbsAndMax:x#8.sva(13)} -pin  "AbsAndMax#8:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva).itm}
load net {AbsAndMax:x#8.sva(14)} -pin  "AbsAndMax#8:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva).itm}
load net {AbsAndMax:x#8.sva(15)} -pin  "AbsAndMax#8:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva).itm}
load net {AbsAndMax#8:not.itm(0)} -pin  "AbsAndMax#8:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(1)} -pin  "AbsAndMax#8:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(2)} -pin  "AbsAndMax#8:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(3)} -pin  "AbsAndMax#8:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(4)} -pin  "AbsAndMax#8:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(5)} -pin  "AbsAndMax#8:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load inst "AbsAndMax#8:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 19604 -attr oid 986 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#8:not.itm(0)} -pin  "AbsAndMax#8:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(1)} -pin  "AbsAndMax#8:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(2)} -pin  "AbsAndMax#8:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(3)} -pin  "AbsAndMax#8:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(4)} -pin  "AbsAndMax#8:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {AbsAndMax#8:not.itm(5)} -pin  "AbsAndMax#8:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:not.itm}
load net {PWR} -pin  "AbsAndMax#8:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#8:if:acc.itm(0)} -pin  "AbsAndMax#8:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load net {AbsAndMax#8:if:acc.itm(1)} -pin  "AbsAndMax#8:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load net {AbsAndMax#8:if:acc.itm(2)} -pin  "AbsAndMax#8:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load net {AbsAndMax#8:if:acc.itm(3)} -pin  "AbsAndMax#8:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load net {AbsAndMax#8:if:acc.itm(4)} -pin  "AbsAndMax#8:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load net {AbsAndMax#8:if:acc.itm(5)} -pin  "AbsAndMax#8:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load net {AbsAndMax#8:if:acc.itm(6)} -pin  "AbsAndMax#8:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:if:acc.itm}
load inst "AbsAndMax#2:not" "not(6)" "INTERFACE" -attr xrf 19605 -attr oid 987 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {ACC3:acc#5.tmp(10)} -pin  "AbsAndMax#2:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {ACC3:acc#5.tmp(11)} -pin  "AbsAndMax#2:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {ACC3:acc#5.tmp(12)} -pin  "AbsAndMax#2:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {ACC3:acc#5.tmp(13)} -pin  "AbsAndMax#2:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {ACC3:acc#5.tmp(14)} -pin  "AbsAndMax#2:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {ACC3:acc#5.tmp(15)} -pin  "AbsAndMax#2:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greenx.sva#1).itm}
load net {AbsAndMax#2:not.itm(0)} -pin  "AbsAndMax#2:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(1)} -pin  "AbsAndMax#2:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(2)} -pin  "AbsAndMax#2:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(3)} -pin  "AbsAndMax#2:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(4)} -pin  "AbsAndMax#2:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(5)} -pin  "AbsAndMax#2:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load inst "AbsAndMax#2:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 19606 -attr oid 988 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#2:not.itm(0)} -pin  "AbsAndMax#2:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(1)} -pin  "AbsAndMax#2:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(2)} -pin  "AbsAndMax#2:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(3)} -pin  "AbsAndMax#2:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(4)} -pin  "AbsAndMax#2:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {AbsAndMax#2:not.itm(5)} -pin  "AbsAndMax#2:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:not.itm}
load net {PWR} -pin  "AbsAndMax#2:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#2:if:acc.itm(0)} -pin  "AbsAndMax#2:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load net {AbsAndMax#2:if:acc.itm(1)} -pin  "AbsAndMax#2:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load net {AbsAndMax#2:if:acc.itm(2)} -pin  "AbsAndMax#2:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load net {AbsAndMax#2:if:acc.itm(3)} -pin  "AbsAndMax#2:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load net {AbsAndMax#2:if:acc.itm(4)} -pin  "AbsAndMax#2:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load net {AbsAndMax#2:if:acc.itm(5)} -pin  "AbsAndMax#2:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load net {AbsAndMax#2:if:acc.itm(6)} -pin  "AbsAndMax#2:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#2:if:acc.itm}
load inst "AbsAndMax#3:not" "not(6)" "INTERFACE" -attr xrf 19607 -attr oid 989 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {ACC3:acc#6.tmp(10)} -pin  "AbsAndMax#3:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {ACC3:acc#6.tmp(11)} -pin  "AbsAndMax#3:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {ACC3:acc#6.tmp(12)} -pin  "AbsAndMax#3:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {ACC3:acc#6.tmp(13)} -pin  "AbsAndMax#3:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {ACC3:acc#6.tmp(14)} -pin  "AbsAndMax#3:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {ACC3:acc#6.tmp(15)} -pin  "AbsAndMax#3:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(greeny.sva#1).itm}
load net {AbsAndMax#3:not.itm(0)} -pin  "AbsAndMax#3:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(1)} -pin  "AbsAndMax#3:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(2)} -pin  "AbsAndMax#3:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(3)} -pin  "AbsAndMax#3:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(4)} -pin  "AbsAndMax#3:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(5)} -pin  "AbsAndMax#3:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load inst "AbsAndMax#3:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 19608 -attr oid 990 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#3:not.itm(0)} -pin  "AbsAndMax#3:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(1)} -pin  "AbsAndMax#3:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(2)} -pin  "AbsAndMax#3:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(3)} -pin  "AbsAndMax#3:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(4)} -pin  "AbsAndMax#3:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {AbsAndMax#3:not.itm(5)} -pin  "AbsAndMax#3:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:not.itm}
load net {PWR} -pin  "AbsAndMax#3:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#3:if:acc.itm(0)} -pin  "AbsAndMax#3:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load net {AbsAndMax#3:if:acc.itm(1)} -pin  "AbsAndMax#3:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load net {AbsAndMax#3:if:acc.itm(2)} -pin  "AbsAndMax#3:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load net {AbsAndMax#3:if:acc.itm(3)} -pin  "AbsAndMax#3:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load net {AbsAndMax#3:if:acc.itm(4)} -pin  "AbsAndMax#3:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load net {AbsAndMax#3:if:acc.itm(5)} -pin  "AbsAndMax#3:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load net {AbsAndMax#3:if:acc.itm(6)} -pin  "AbsAndMax#3:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#3:if:acc.itm}
load inst "AbsAndMax#7:not" "not(6)" "INTERFACE" -attr xrf 19609 -attr oid 991 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {AbsAndMax:x#7.sva(10)} -pin  "AbsAndMax#7:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva).itm}
load net {AbsAndMax:x#7.sva(11)} -pin  "AbsAndMax#7:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva).itm}
load net {AbsAndMax:x#7.sva(12)} -pin  "AbsAndMax#7:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva).itm}
load net {AbsAndMax:x#7.sva(13)} -pin  "AbsAndMax#7:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva).itm}
load net {AbsAndMax:x#7.sva(14)} -pin  "AbsAndMax#7:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva).itm}
load net {AbsAndMax:x#7.sva(15)} -pin  "AbsAndMax#7:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva).itm}
load net {AbsAndMax#7:not.itm(0)} -pin  "AbsAndMax#7:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(1)} -pin  "AbsAndMax#7:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(2)} -pin  "AbsAndMax#7:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(3)} -pin  "AbsAndMax#7:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(4)} -pin  "AbsAndMax#7:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(5)} -pin  "AbsAndMax#7:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load inst "AbsAndMax#7:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 19610 -attr oid 992 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#7:not.itm(0)} -pin  "AbsAndMax#7:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(1)} -pin  "AbsAndMax#7:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(2)} -pin  "AbsAndMax#7:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(3)} -pin  "AbsAndMax#7:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(4)} -pin  "AbsAndMax#7:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {AbsAndMax#7:not.itm(5)} -pin  "AbsAndMax#7:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:not.itm}
load net {PWR} -pin  "AbsAndMax#7:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#7:if:acc.itm(0)} -pin  "AbsAndMax#7:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load net {AbsAndMax#7:if:acc.itm(1)} -pin  "AbsAndMax#7:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load net {AbsAndMax#7:if:acc.itm(2)} -pin  "AbsAndMax#7:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load net {AbsAndMax#7:if:acc.itm(3)} -pin  "AbsAndMax#7:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load net {AbsAndMax#7:if:acc.itm(4)} -pin  "AbsAndMax#7:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load net {AbsAndMax#7:if:acc.itm(5)} -pin  "AbsAndMax#7:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load net {AbsAndMax#7:if:acc.itm(6)} -pin  "AbsAndMax#7:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:if:acc.itm}
load inst "AbsAndMax#4:not" "not(6)" "INTERFACE" -attr xrf 19611 -attr oid 993 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {ACC3:acc#3.tmp(10)} -pin  "AbsAndMax#4:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {ACC3:acc#3.tmp(11)} -pin  "AbsAndMax#4:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {ACC3:acc#3.tmp(12)} -pin  "AbsAndMax#4:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {ACC3:acc#3.tmp(13)} -pin  "AbsAndMax#4:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {ACC3:acc#3.tmp(14)} -pin  "AbsAndMax#4:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {ACC3:acc#3.tmp(15)} -pin  "AbsAndMax#4:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluex.sva#1).itm}
load net {AbsAndMax#4:not.itm(0)} -pin  "AbsAndMax#4:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(1)} -pin  "AbsAndMax#4:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(2)} -pin  "AbsAndMax#4:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(3)} -pin  "AbsAndMax#4:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(4)} -pin  "AbsAndMax#4:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(5)} -pin  "AbsAndMax#4:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load inst "AbsAndMax#4:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 19612 -attr oid 994 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#4:not.itm(0)} -pin  "AbsAndMax#4:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(1)} -pin  "AbsAndMax#4:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(2)} -pin  "AbsAndMax#4:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(3)} -pin  "AbsAndMax#4:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(4)} -pin  "AbsAndMax#4:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {AbsAndMax#4:not.itm(5)} -pin  "AbsAndMax#4:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:not.itm}
load net {PWR} -pin  "AbsAndMax#4:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#4:if:acc.itm(0)} -pin  "AbsAndMax#4:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load net {AbsAndMax#4:if:acc.itm(1)} -pin  "AbsAndMax#4:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load net {AbsAndMax#4:if:acc.itm(2)} -pin  "AbsAndMax#4:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load net {AbsAndMax#4:if:acc.itm(3)} -pin  "AbsAndMax#4:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load net {AbsAndMax#4:if:acc.itm(4)} -pin  "AbsAndMax#4:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load net {AbsAndMax#4:if:acc.itm(5)} -pin  "AbsAndMax#4:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load net {AbsAndMax#4:if:acc.itm(6)} -pin  "AbsAndMax#4:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#4:if:acc.itm}
load inst "AbsAndMax#5:not" "not(6)" "INTERFACE" -attr xrf 19613 -attr oid 995 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {ACC3:acc#4.tmp(10)} -pin  "AbsAndMax#5:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {ACC3:acc#4.tmp(11)} -pin  "AbsAndMax#5:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {ACC3:acc#4.tmp(12)} -pin  "AbsAndMax#5:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {ACC3:acc#4.tmp(13)} -pin  "AbsAndMax#5:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {ACC3:acc#4.tmp(14)} -pin  "AbsAndMax#5:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {ACC3:acc#4.tmp(15)} -pin  "AbsAndMax#5:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(bluey.sva#1).itm}
load net {AbsAndMax#5:not.itm(0)} -pin  "AbsAndMax#5:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(1)} -pin  "AbsAndMax#5:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(2)} -pin  "AbsAndMax#5:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(3)} -pin  "AbsAndMax#5:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(4)} -pin  "AbsAndMax#5:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(5)} -pin  "AbsAndMax#5:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load inst "AbsAndMax#5:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 19614 -attr oid 996 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#5:not.itm(0)} -pin  "AbsAndMax#5:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(1)} -pin  "AbsAndMax#5:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(2)} -pin  "AbsAndMax#5:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(3)} -pin  "AbsAndMax#5:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(4)} -pin  "AbsAndMax#5:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {AbsAndMax#5:not.itm(5)} -pin  "AbsAndMax#5:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:not.itm}
load net {PWR} -pin  "AbsAndMax#5:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#5:if:acc.itm(0)} -pin  "AbsAndMax#5:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load net {AbsAndMax#5:if:acc.itm(1)} -pin  "AbsAndMax#5:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load net {AbsAndMax#5:if:acc.itm(2)} -pin  "AbsAndMax#5:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load net {AbsAndMax#5:if:acc.itm(3)} -pin  "AbsAndMax#5:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load net {AbsAndMax#5:if:acc.itm(4)} -pin  "AbsAndMax#5:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load net {AbsAndMax#5:if:acc.itm(5)} -pin  "AbsAndMax#5:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load net {AbsAndMax#5:if:acc.itm(6)} -pin  "AbsAndMax#5:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#5:if:acc.itm}
load inst "AbsAndMax#6:not" "not(6)" "INTERFACE" -attr xrf 19615 -attr oid 997 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {AbsAndMax:x#6.sva(10)} -pin  "AbsAndMax#6:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva).itm}
load net {AbsAndMax:x#6.sva(11)} -pin  "AbsAndMax#6:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva).itm}
load net {AbsAndMax:x#6.sva(12)} -pin  "AbsAndMax#6:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva).itm}
load net {AbsAndMax:x#6.sva(13)} -pin  "AbsAndMax#6:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva).itm}
load net {AbsAndMax:x#6.sva(14)} -pin  "AbsAndMax#6:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva).itm}
load net {AbsAndMax:x#6.sva(15)} -pin  "AbsAndMax#6:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva).itm}
load net {AbsAndMax#6:not.itm(0)} -pin  "AbsAndMax#6:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(1)} -pin  "AbsAndMax#6:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(2)} -pin  "AbsAndMax#6:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(3)} -pin  "AbsAndMax#6:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(4)} -pin  "AbsAndMax#6:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(5)} -pin  "AbsAndMax#6:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load inst "AbsAndMax#6:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 19616 -attr oid 998 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#6:not.itm(0)} -pin  "AbsAndMax#6:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(1)} -pin  "AbsAndMax#6:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(2)} -pin  "AbsAndMax#6:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(3)} -pin  "AbsAndMax#6:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(4)} -pin  "AbsAndMax#6:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {AbsAndMax#6:not.itm(5)} -pin  "AbsAndMax#6:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:not.itm}
load net {PWR} -pin  "AbsAndMax#6:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#6:if:acc.itm(0)} -pin  "AbsAndMax#6:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load net {AbsAndMax#6:if:acc.itm(1)} -pin  "AbsAndMax#6:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load net {AbsAndMax#6:if:acc.itm(2)} -pin  "AbsAndMax#6:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load net {AbsAndMax#6:if:acc.itm(3)} -pin  "AbsAndMax#6:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load net {AbsAndMax#6:if:acc.itm(4)} -pin  "AbsAndMax#6:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load net {AbsAndMax#6:if:acc.itm(5)} -pin  "AbsAndMax#6:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "AbsAndMax#6:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:if:acc.itm}
load inst "AbsAndMax:not" "not(6)" "INTERFACE" -attr xrf 19617 -attr oid 999 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {ACC3:acc#1.tmp(10)} -pin  "AbsAndMax:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {ACC3:acc#1.tmp(11)} -pin  "AbsAndMax:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {ACC3:acc#1.tmp(12)} -pin  "AbsAndMax:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {ACC3:acc#1.tmp(13)} -pin  "AbsAndMax:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {ACC3:acc#1.tmp(14)} -pin  "AbsAndMax:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {ACC3:acc#1.tmp(15)} -pin  "AbsAndMax:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redx.sva#1).itm}
load net {AbsAndMax:not.itm(0)} -pin  "AbsAndMax:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(1)} -pin  "AbsAndMax:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(2)} -pin  "AbsAndMax:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(3)} -pin  "AbsAndMax:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(4)} -pin  "AbsAndMax:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(5)} -pin  "AbsAndMax:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load inst "AbsAndMax:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 19618 -attr oid 1000 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax:not.itm(0)} -pin  "AbsAndMax:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(1)} -pin  "AbsAndMax:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(2)} -pin  "AbsAndMax:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(3)} -pin  "AbsAndMax:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(4)} -pin  "AbsAndMax:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {AbsAndMax:not.itm(5)} -pin  "AbsAndMax:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:not.itm}
load net {PWR} -pin  "AbsAndMax:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax:if:acc.itm(0)} -pin  "AbsAndMax:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load net {AbsAndMax:if:acc.itm(1)} -pin  "AbsAndMax:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load net {AbsAndMax:if:acc.itm(2)} -pin  "AbsAndMax:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load net {AbsAndMax:if:acc.itm(3)} -pin  "AbsAndMax:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load net {AbsAndMax:if:acc.itm(4)} -pin  "AbsAndMax:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load net {AbsAndMax:if:acc.itm(5)} -pin  "AbsAndMax:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load net {AbsAndMax:if:acc.itm(6)} -pin  "AbsAndMax:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax:if:acc.itm}
load inst "AbsAndMax#1:not" "not(6)" "INTERFACE" -attr xrf 19619 -attr oid 1001 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(6)"
load net {ACC3:acc#2.tmp(10)} -pin  "AbsAndMax#1:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {ACC3:acc#2.tmp(11)} -pin  "AbsAndMax#1:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {ACC3:acc#2.tmp(12)} -pin  "AbsAndMax#1:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {ACC3:acc#2.tmp(13)} -pin  "AbsAndMax#1:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {ACC3:acc#2.tmp(14)} -pin  "AbsAndMax#1:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {ACC3:acc#2.tmp(15)} -pin  "AbsAndMax#1:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(redy.sva#1).itm}
load net {AbsAndMax#1:not.itm(0)} -pin  "AbsAndMax#1:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(1)} -pin  "AbsAndMax#1:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(2)} -pin  "AbsAndMax#1:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(3)} -pin  "AbsAndMax#1:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(4)} -pin  "AbsAndMax#1:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(5)} -pin  "AbsAndMax#1:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load inst "AbsAndMax#1:if:acc" "add(6,1,1,0,7)" "INTERFACE" -attr xrf 19620 -attr oid 1002 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc} -attr area 7.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,1,2,1,7)"
load net {AbsAndMax#1:not.itm(0)} -pin  "AbsAndMax#1:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(1)} -pin  "AbsAndMax#1:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(2)} -pin  "AbsAndMax#1:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(3)} -pin  "AbsAndMax#1:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(4)} -pin  "AbsAndMax#1:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {AbsAndMax#1:not.itm(5)} -pin  "AbsAndMax#1:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:not.itm}
load net {PWR} -pin  "AbsAndMax#1:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#1:if:acc.itm(0)} -pin  "AbsAndMax#1:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load net {AbsAndMax#1:if:acc.itm(1)} -pin  "AbsAndMax#1:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load net {AbsAndMax#1:if:acc.itm(2)} -pin  "AbsAndMax#1:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load net {AbsAndMax#1:if:acc.itm(3)} -pin  "AbsAndMax#1:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load net {AbsAndMax#1:if:acc.itm(4)} -pin  "AbsAndMax#1:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load net {AbsAndMax#1:if:acc.itm(5)} -pin  "AbsAndMax#1:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load net {AbsAndMax#1:if:acc.itm(6)} -pin  "AbsAndMax#1:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#1:if:acc.itm}
load inst "ACC3:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 19621 -attr oid 1003 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {FRAME:a#4.sva(0)} -pin  "ACC3:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load net {FRAME:a#4.sva(1)} -pin  "ACC3:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load net {PWR} -pin  "ACC3:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC3:acc.itm(0)} -pin  "ACC3:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc.itm}
load net {ACC3:acc.itm(1)} -pin  "ACC3:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc.itm}
load inst "acc#6" "add(3,-1,3,-1,3)" "INTERFACE" -attr xrf 19622 -attr oid 1004 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#6} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,3)"
load net {ACC_GY:for:slc#15.itm#1(0)} -pin  "acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#15.itm#1}
load net {ACC_GY:for:slc#15.itm#1(1)} -pin  "acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#15.itm#1}
load net {ACC_GY:for:slc#15.itm#1(2)} -pin  "acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#15.itm#1}
load net {ACC_GY:for:slc(acc.imod#3).itm#1} -pin  "acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#379.itm}
load net {GND} -pin  "acc#6" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#379.itm}
load net {PWR} -pin  "acc#6" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#379.itm}
load net {acc.imod#4.sva(0)} -pin  "acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#4.sva}
load net {acc.imod#4.sva(1)} -pin  "acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#4.sva}
load net {acc.imod#4.sva(2)} -pin  "acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#4.sva}
load inst "ACC_GY:for:not#17" "not(1)" "INTERFACE" -attr xrf 19623 -attr oid 1005 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#17} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#4.sva(1)} -pin  "ACC_GY:for:not#17" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#4.sva)#3.itm}
load net {ACC_GY:for:not#17.itm} -pin  "ACC_GY:for:not#17" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#17.itm}
load inst "ACC_GY:for:not#41" "not(1)" "INTERFACE" -attr xrf 19624 -attr oid 1006 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#41} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#4.sva(2)} -pin  "ACC_GY:for:not#41" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#4.sva).itm}
load net {ACC_GY:for:not#41.itm} -pin  "ACC_GY:for:not#41" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#41.itm}
load inst "ACC_GY:for:acc#35" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 19625 -attr oid 1007 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#35} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,3)"
load net {PWR} -pin  "ACC_GY:for:acc#35" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#380.itm}
load net {acc.imod#4.sva(0)} -pin  "ACC_GY:for:acc#35" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#380.itm}
load net {PWR} -pin  "ACC_GY:for:acc#35" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#380.itm}
load net {ACC_GY:for:not#41.itm} -pin  "ACC_GY:for:acc#35" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#87.itm}
load net {ACC_GY:for:not#17.itm} -pin  "ACC_GY:for:acc#35" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#87.itm}
load net {ACC_GY:for:acc#35.itm(0)} -pin  "ACC_GY:for:acc#35" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#35.itm}
load net {ACC_GY:for:acc#35.itm(1)} -pin  "ACC_GY:for:acc#35" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#35.itm}
load net {ACC_GY:for:acc#35.itm(2)} -pin  "ACC_GY:for:acc#35" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#35.itm}
load inst "acc#2" "add(3,-1,3,-1,3)" "INTERFACE" -attr xrf 19626 -attr oid 1008 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#2} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,3)"
load net {ACC_GX:for:slc#15.itm#1(0)} -pin  "acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#15.itm#1}
load net {ACC_GX:for:slc#15.itm#1(1)} -pin  "acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#15.itm#1}
load net {ACC_GX:for:slc#15.itm#1(2)} -pin  "acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#15.itm#1}
load net {ACC_GX:for:slc(acc.imod).itm#1} -pin  "acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#381.itm}
load net {GND} -pin  "acc#2" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#381.itm}
load net {PWR} -pin  "acc#2" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#381.itm}
load net {acc.imod#1.sva(0)} -pin  "acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#1.sva}
load net {acc.imod#1.sva(1)} -pin  "acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#1.sva}
load net {acc.imod#1.sva(2)} -pin  "acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#1.sva}
load inst "ACC_GX:for:not#17" "not(1)" "INTERFACE" -attr xrf 19627 -attr oid 1009 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#17} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(1)} -pin  "ACC_GX:for:not#17" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#1.sva)#3.itm}
load net {ACC_GX:for:not#17.itm} -pin  "ACC_GX:for:not#17" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#17.itm}
load inst "ACC_GX:for:not#41" "not(1)" "INTERFACE" -attr xrf 19628 -attr oid 1010 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#41} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(2)} -pin  "ACC_GX:for:not#41" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#1.sva).itm}
load net {ACC_GX:for:not#41.itm} -pin  "ACC_GX:for:not#41" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#41.itm}
load inst "ACC_GX:for:acc#35" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 19629 -attr oid 1011 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#35} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,3)"
load net {PWR} -pin  "ACC_GX:for:acc#35" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#382.itm}
load net {acc.imod#1.sva(0)} -pin  "ACC_GX:for:acc#35" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#382.itm}
load net {PWR} -pin  "ACC_GX:for:acc#35" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#382.itm}
load net {ACC_GX:for:not#41.itm} -pin  "ACC_GX:for:acc#35" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#87.itm}
load net {ACC_GX:for:not#17.itm} -pin  "ACC_GX:for:acc#35" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#87.itm}
load net {ACC_GX:for:acc#35.itm(0)} -pin  "ACC_GX:for:acc#35" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#35.itm}
load net {ACC_GX:for:acc#35.itm(1)} -pin  "ACC_GX:for:acc#35" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#35.itm}
load net {ACC_GX:for:acc#35.itm(2)} -pin  "ACC_GX:for:acc#35" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#35.itm}
load inst "ACC3:not#20" "not(1)" "INTERFACE" -attr xrf 19630 -attr oid 1012 -attr @path {/edge_detect/edge_detect:core/ACC3:not#20} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "ACC3:not#20" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {ACC3:not#20.itm} -pin  "ACC3:not#20" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not#20.itm}
load inst "SHIFT:and#13" "and(2,1)" "INTERFACE" -attr xrf 19631 -attr oid 1013 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#13} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC_GX#1.lpi#1} -pin  "SHIFT:and#13" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load net {ACC3:not#20.itm} -pin  "SHIFT:and#13" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not#20.itm}
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "SHIFT:and#13" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load inst "not#272" "not(1)" "INTERFACE" -attr xrf 19632 -attr oid 1014 -attr @path {/edge_detect/edge_detect:core/not#272} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#272" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#272.itm} -pin  "not#272" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#272.itm}
load inst "and#310" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#310} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#40.itm#1} -pin  "and#310" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#40.itm#1}
load net {not#272.itm} -pin  "and#310" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#272.itm}
load net {and#310.itm} -pin  "and#310" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#310.itm}
load inst "mux#28" "mux(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {ACC_GY:for:acc#24.ctmp.sva(0)} -pin  "mux#28" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(1)} -pin  "mux#28" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(2)} -pin  "mux#28" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(3)} -pin  "mux#28" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(4)} -pin  "mux#28" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(5)} -pin  "mux#28" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(6)} -pin  "mux#28" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(7)} -pin  "mux#28" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(8)} -pin  "mux#28" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(9)} -pin  "mux#28" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(10)} -pin  "mux#28" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(11)} -pin  "mux#28" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(12)} -pin  "mux#28" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(13)} -pin  "mux#28" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(14)} -pin  "mux#28" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(15)} -pin  "mux#28" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {avg_y(2).lpi#1.dfm#3(0)} -pin  "mux#28" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(1)} -pin  "mux#28" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(2)} -pin  "mux#28" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(3)} -pin  "mux#28" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(4)} -pin  "mux#28" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(5)} -pin  "mux#28" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(6)} -pin  "mux#28" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(7)} -pin  "mux#28" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(8)} -pin  "mux#28" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(9)} -pin  "mux#28" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(10)} -pin  "mux#28" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(11)} -pin  "mux#28" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(12)} -pin  "mux#28" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(13)} -pin  "mux#28" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(14)} -pin  "mux#28" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {avg_y(2).lpi#1.dfm#3(15)} -pin  "mux#28" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm#3}
load net {and#310.itm} -pin  "mux#28" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#310.itm}
load net {mux#28.itm(0)} -pin  "mux#28" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(1)} -pin  "mux#28" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(2)} -pin  "mux#28" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(3)} -pin  "mux#28" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(4)} -pin  "mux#28" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(5)} -pin  "mux#28" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(6)} -pin  "mux#28" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(7)} -pin  "mux#28" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(8)} -pin  "mux#28" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(9)} -pin  "mux#28" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(10)} -pin  "mux#28" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(11)} -pin  "mux#28" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(12)} -pin  "mux#28" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(13)} -pin  "mux#28" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(14)} -pin  "mux#28" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(15)} -pin  "mux#28" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load inst "not#271" "not(1)" "INTERFACE" -attr xrf 19633 -attr oid 1015 -attr @path {/edge_detect/edge_detect:core/not#271} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#271" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#271.itm} -pin  "not#271" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#271.itm}
load inst "and#309" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#309} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {mux#28.itm(0)} -pin  "and#309" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(1)} -pin  "and#309" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(2)} -pin  "and#309" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(3)} -pin  "and#309" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(4)} -pin  "and#309" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(5)} -pin  "and#309" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(6)} -pin  "and#309" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(7)} -pin  "and#309" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(8)} -pin  "and#309" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(9)} -pin  "and#309" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(10)} -pin  "and#309" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(11)} -pin  "and#309" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(12)} -pin  "and#309" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(13)} -pin  "and#309" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(14)} -pin  "and#309" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {mux#28.itm(15)} -pin  "and#309" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#28.itm}
load net {not#271.itm} -pin  "and#309" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {not#271.itm} -pin  "and#309" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#11.itm}
load net {avg_y(2).lpi#1.dfm(0)} -pin  "and#309" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(1)} -pin  "and#309" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(2)} -pin  "and#309" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(3)} -pin  "and#309" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(4)} -pin  "and#309" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(5)} -pin  "and#309" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(6)} -pin  "and#309" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(7)} -pin  "and#309" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(8)} -pin  "and#309" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(9)} -pin  "and#309" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(10)} -pin  "and#309" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(11)} -pin  "and#309" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(12)} -pin  "and#309" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(13)} -pin  "and#309" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(14)} -pin  "and#309" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(15)} -pin  "and#309" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load inst "not#274" "not(1)" "INTERFACE" -attr xrf 19634 -attr oid 1016 -attr @path {/edge_detect/edge_detect:core/not#274} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#274" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#274.itm} -pin  "not#274" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#274.itm}
load inst "and#312" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#312} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#39.itm#1} -pin  "and#312" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#39.itm#1}
load net {not#274.itm} -pin  "and#312" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#274.itm}
load net {and#312.itm} -pin  "and#312" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#312.itm}
load inst "mux#29" "mux(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {ACC_GY:for:acc#24.ctmp.sva(0)} -pin  "mux#29" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(1)} -pin  "mux#29" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(2)} -pin  "mux#29" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(3)} -pin  "mux#29" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(4)} -pin  "mux#29" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(5)} -pin  "mux#29" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(6)} -pin  "mux#29" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(7)} -pin  "mux#29" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(8)} -pin  "mux#29" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(9)} -pin  "mux#29" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(10)} -pin  "mux#29" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(11)} -pin  "mux#29" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(12)} -pin  "mux#29" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(13)} -pin  "mux#29" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(14)} -pin  "mux#29" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(15)} -pin  "mux#29" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {avg_y(1).lpi#1.dfm#3(0)} -pin  "mux#29" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(1)} -pin  "mux#29" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(2)} -pin  "mux#29" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(3)} -pin  "mux#29" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(4)} -pin  "mux#29" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(5)} -pin  "mux#29" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(6)} -pin  "mux#29" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(7)} -pin  "mux#29" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(8)} -pin  "mux#29" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(9)} -pin  "mux#29" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(10)} -pin  "mux#29" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(11)} -pin  "mux#29" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(12)} -pin  "mux#29" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(13)} -pin  "mux#29" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(14)} -pin  "mux#29" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {avg_y(1).lpi#1.dfm#3(15)} -pin  "mux#29" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm#3}
load net {and#312.itm} -pin  "mux#29" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#312.itm}
load net {mux#29.itm(0)} -pin  "mux#29" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(1)} -pin  "mux#29" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(2)} -pin  "mux#29" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(3)} -pin  "mux#29" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(4)} -pin  "mux#29" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(5)} -pin  "mux#29" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(6)} -pin  "mux#29" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(7)} -pin  "mux#29" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(8)} -pin  "mux#29" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(9)} -pin  "mux#29" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(10)} -pin  "mux#29" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(11)} -pin  "mux#29" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(12)} -pin  "mux#29" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(13)} -pin  "mux#29" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(14)} -pin  "mux#29" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(15)} -pin  "mux#29" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load inst "not#273" "not(1)" "INTERFACE" -attr xrf 19635 -attr oid 1017 -attr @path {/edge_detect/edge_detect:core/not#273} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#273" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#273.itm} -pin  "not#273" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#273.itm}
load inst "and#311" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#311} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {mux#29.itm(0)} -pin  "and#311" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(1)} -pin  "and#311" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(2)} -pin  "and#311" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(3)} -pin  "and#311" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(4)} -pin  "and#311" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(5)} -pin  "and#311" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(6)} -pin  "and#311" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(7)} -pin  "and#311" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(8)} -pin  "and#311" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(9)} -pin  "and#311" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(10)} -pin  "and#311" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(11)} -pin  "and#311" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(12)} -pin  "and#311" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(13)} -pin  "and#311" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(14)} -pin  "and#311" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {mux#29.itm(15)} -pin  "and#311" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#29.itm}
load net {not#273.itm} -pin  "and#311" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {not#273.itm} -pin  "and#311" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#12.itm}
load net {avg_y(1).lpi#1.dfm(0)} -pin  "and#311" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(1)} -pin  "and#311" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(2)} -pin  "and#311" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(3)} -pin  "and#311" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(4)} -pin  "and#311" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(5)} -pin  "and#311" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(6)} -pin  "and#311" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(7)} -pin  "and#311" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(8)} -pin  "and#311" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(9)} -pin  "and#311" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(10)} -pin  "and#311" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(11)} -pin  "and#311" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(12)} -pin  "and#311" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(13)} -pin  "and#311" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(14)} -pin  "and#311" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(15)} -pin  "and#311" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load inst "not#276" "not(1)" "INTERFACE" -attr xrf 19636 -attr oid 1018 -attr @path {/edge_detect/edge_detect:core/not#276} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#276" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#276.itm} -pin  "not#276" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#276.itm}
load inst "and#314" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#314} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#38.itm#1} -pin  "and#314" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#38.itm#1}
load net {not#276.itm} -pin  "and#314" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#276.itm}
load net {and#314.itm} -pin  "and#314" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#314.itm}
load inst "mux#30" "mux(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {ACC_GY:for:acc#24.ctmp.sva(0)} -pin  "mux#30" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(1)} -pin  "mux#30" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(2)} -pin  "mux#30" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(3)} -pin  "mux#30" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(4)} -pin  "mux#30" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(5)} -pin  "mux#30" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(6)} -pin  "mux#30" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(7)} -pin  "mux#30" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(8)} -pin  "mux#30" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(9)} -pin  "mux#30" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(10)} -pin  "mux#30" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(11)} -pin  "mux#30" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(12)} -pin  "mux#30" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(13)} -pin  "mux#30" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(14)} -pin  "mux#30" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {ACC_GY:for:acc#24.ctmp.sva(15)} -pin  "mux#30" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#24.ctmp.sva}
load net {avg_y(0).lpi#1.dfm#3(0)} -pin  "mux#30" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(1)} -pin  "mux#30" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(2)} -pin  "mux#30" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(3)} -pin  "mux#30" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(4)} -pin  "mux#30" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(5)} -pin  "mux#30" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(6)} -pin  "mux#30" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(7)} -pin  "mux#30" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(8)} -pin  "mux#30" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(9)} -pin  "mux#30" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(10)} -pin  "mux#30" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(11)} -pin  "mux#30" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(12)} -pin  "mux#30" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(13)} -pin  "mux#30" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(14)} -pin  "mux#30" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {avg_y(0).lpi#1.dfm#3(15)} -pin  "mux#30" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm#3}
load net {and#314.itm} -pin  "mux#30" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#314.itm}
load net {mux#30.itm(0)} -pin  "mux#30" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(1)} -pin  "mux#30" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(2)} -pin  "mux#30" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(3)} -pin  "mux#30" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(4)} -pin  "mux#30" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(5)} -pin  "mux#30" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(6)} -pin  "mux#30" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(7)} -pin  "mux#30" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(8)} -pin  "mux#30" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(9)} -pin  "mux#30" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(10)} -pin  "mux#30" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(11)} -pin  "mux#30" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(12)} -pin  "mux#30" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(13)} -pin  "mux#30" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(14)} -pin  "mux#30" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(15)} -pin  "mux#30" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load inst "not#275" "not(1)" "INTERFACE" -attr xrf 19637 -attr oid 1019 -attr @path {/edge_detect/edge_detect:core/not#275} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#275" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#275.itm} -pin  "not#275" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#275.itm}
load inst "and#313" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#313} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {mux#30.itm(0)} -pin  "and#313" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(1)} -pin  "and#313" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(2)} -pin  "and#313" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(3)} -pin  "and#313" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(4)} -pin  "and#313" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(5)} -pin  "and#313" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(6)} -pin  "and#313" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(7)} -pin  "and#313" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(8)} -pin  "and#313" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(9)} -pin  "and#313" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(10)} -pin  "and#313" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(11)} -pin  "and#313" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(12)} -pin  "and#313" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(13)} -pin  "and#313" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(14)} -pin  "and#313" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {mux#30.itm(15)} -pin  "and#313" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#30.itm}
load net {not#275.itm} -pin  "and#313" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {not#275.itm} -pin  "and#313" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#13.itm}
load net {avg_y(0).lpi#1.dfm(0)} -pin  "and#313" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(1)} -pin  "and#313" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(2)} -pin  "and#313" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(3)} -pin  "and#313" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(4)} -pin  "and#313" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(5)} -pin  "and#313" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(6)} -pin  "and#313" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(7)} -pin  "and#313" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(8)} -pin  "and#313" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(9)} -pin  "and#313" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(10)} -pin  "and#313" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(11)} -pin  "and#313" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(12)} -pin  "and#313" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(13)} -pin  "and#313" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(14)} -pin  "and#313" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(15)} -pin  "and#313" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load inst "not#278" "not(1)" "INTERFACE" -attr xrf 19638 -attr oid 1020 -attr @path {/edge_detect/edge_detect:core/not#278} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#278" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#278.itm} -pin  "not#278" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#278.itm}
load inst "and#316" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#316} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#37.itm#1} -pin  "and#316" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#37.itm#1}
load net {not#278.itm} -pin  "and#316" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#278.itm}
load net {and#316.itm} -pin  "and#316" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#316.itm}
load inst "mux#31" "mux(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {ACC_GX:for:acc#24.ctmp.sva(0)} -pin  "mux#31" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(1)} -pin  "mux#31" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(2)} -pin  "mux#31" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(3)} -pin  "mux#31" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(4)} -pin  "mux#31" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(5)} -pin  "mux#31" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(6)} -pin  "mux#31" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(7)} -pin  "mux#31" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(8)} -pin  "mux#31" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(9)} -pin  "mux#31" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(10)} -pin  "mux#31" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(11)} -pin  "mux#31" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(12)} -pin  "mux#31" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(13)} -pin  "mux#31" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(14)} -pin  "mux#31" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(15)} -pin  "mux#31" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {avg_x(2).lpi#1.dfm#3(0)} -pin  "mux#31" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(1)} -pin  "mux#31" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(2)} -pin  "mux#31" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(3)} -pin  "mux#31" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(4)} -pin  "mux#31" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(5)} -pin  "mux#31" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(6)} -pin  "mux#31" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(7)} -pin  "mux#31" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(8)} -pin  "mux#31" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(9)} -pin  "mux#31" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(10)} -pin  "mux#31" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(11)} -pin  "mux#31" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(12)} -pin  "mux#31" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(13)} -pin  "mux#31" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(14)} -pin  "mux#31" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {avg_x(2).lpi#1.dfm#3(15)} -pin  "mux#31" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm#3}
load net {and#316.itm} -pin  "mux#31" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#316.itm}
load net {mux#31.itm(0)} -pin  "mux#31" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(1)} -pin  "mux#31" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(2)} -pin  "mux#31" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(3)} -pin  "mux#31" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(4)} -pin  "mux#31" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(5)} -pin  "mux#31" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(6)} -pin  "mux#31" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(7)} -pin  "mux#31" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(8)} -pin  "mux#31" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(9)} -pin  "mux#31" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(10)} -pin  "mux#31" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(11)} -pin  "mux#31" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(12)} -pin  "mux#31" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(13)} -pin  "mux#31" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(14)} -pin  "mux#31" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(15)} -pin  "mux#31" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load inst "not#277" "not(1)" "INTERFACE" -attr xrf 19639 -attr oid 1021 -attr @path {/edge_detect/edge_detect:core/not#277} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#277" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#277.itm} -pin  "not#277" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#277.itm}
load inst "and#315" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#315} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {mux#31.itm(0)} -pin  "and#315" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(1)} -pin  "and#315" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(2)} -pin  "and#315" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(3)} -pin  "and#315" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(4)} -pin  "and#315" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(5)} -pin  "and#315" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(6)} -pin  "and#315" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(7)} -pin  "and#315" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(8)} -pin  "and#315" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(9)} -pin  "and#315" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(10)} -pin  "and#315" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(11)} -pin  "and#315" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(12)} -pin  "and#315" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(13)} -pin  "and#315" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(14)} -pin  "and#315" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {mux#31.itm(15)} -pin  "and#315" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#31.itm}
load net {not#277.itm} -pin  "and#315" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {not#277.itm} -pin  "and#315" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#14.itm}
load net {avg_x(2).lpi#1.dfm(0)} -pin  "and#315" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(1)} -pin  "and#315" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(2)} -pin  "and#315" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(3)} -pin  "and#315" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(4)} -pin  "and#315" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(5)} -pin  "and#315" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(6)} -pin  "and#315" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(7)} -pin  "and#315" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(8)} -pin  "and#315" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(9)} -pin  "and#315" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(10)} -pin  "and#315" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(11)} -pin  "and#315" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(12)} -pin  "and#315" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(13)} -pin  "and#315" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(14)} -pin  "and#315" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(15)} -pin  "and#315" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load inst "not#280" "not(1)" "INTERFACE" -attr xrf 19640 -attr oid 1022 -attr @path {/edge_detect/edge_detect:core/not#280} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#280" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#280.itm} -pin  "not#280" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#280.itm}
load inst "and#318" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#318} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#36.itm#1} -pin  "and#318" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#36.itm#1}
load net {not#280.itm} -pin  "and#318" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#280.itm}
load net {and#318.itm} -pin  "and#318" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#318.itm}
load inst "mux#32" "mux(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {ACC_GX:for:acc#24.ctmp.sva(0)} -pin  "mux#32" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(1)} -pin  "mux#32" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(2)} -pin  "mux#32" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(3)} -pin  "mux#32" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(4)} -pin  "mux#32" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(5)} -pin  "mux#32" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(6)} -pin  "mux#32" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(7)} -pin  "mux#32" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(8)} -pin  "mux#32" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(9)} -pin  "mux#32" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(10)} -pin  "mux#32" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(11)} -pin  "mux#32" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(12)} -pin  "mux#32" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(13)} -pin  "mux#32" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(14)} -pin  "mux#32" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(15)} -pin  "mux#32" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {avg_x(1).lpi#1.dfm#3(0)} -pin  "mux#32" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(1)} -pin  "mux#32" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(2)} -pin  "mux#32" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(3)} -pin  "mux#32" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(4)} -pin  "mux#32" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(5)} -pin  "mux#32" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(6)} -pin  "mux#32" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(7)} -pin  "mux#32" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(8)} -pin  "mux#32" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(9)} -pin  "mux#32" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(10)} -pin  "mux#32" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(11)} -pin  "mux#32" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(12)} -pin  "mux#32" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(13)} -pin  "mux#32" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(14)} -pin  "mux#32" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {avg_x(1).lpi#1.dfm#3(15)} -pin  "mux#32" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm#3}
load net {and#318.itm} -pin  "mux#32" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#318.itm}
load net {mux#32.itm(0)} -pin  "mux#32" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(1)} -pin  "mux#32" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(2)} -pin  "mux#32" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(3)} -pin  "mux#32" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(4)} -pin  "mux#32" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(5)} -pin  "mux#32" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(6)} -pin  "mux#32" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(7)} -pin  "mux#32" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(8)} -pin  "mux#32" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(9)} -pin  "mux#32" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(10)} -pin  "mux#32" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(11)} -pin  "mux#32" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(12)} -pin  "mux#32" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(13)} -pin  "mux#32" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(14)} -pin  "mux#32" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(15)} -pin  "mux#32" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load inst "not#279" "not(1)" "INTERFACE" -attr xrf 19641 -attr oid 1023 -attr @path {/edge_detect/edge_detect:core/not#279} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#279" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#279.itm} -pin  "not#279" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#279.itm}
load inst "and#317" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#317} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {mux#32.itm(0)} -pin  "and#317" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(1)} -pin  "and#317" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(2)} -pin  "and#317" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(3)} -pin  "and#317" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(4)} -pin  "and#317" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(5)} -pin  "and#317" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(6)} -pin  "and#317" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(7)} -pin  "and#317" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(8)} -pin  "and#317" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(9)} -pin  "and#317" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(10)} -pin  "and#317" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(11)} -pin  "and#317" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(12)} -pin  "and#317" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(13)} -pin  "and#317" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(14)} -pin  "and#317" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {mux#32.itm(15)} -pin  "and#317" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#32.itm}
load net {not#279.itm} -pin  "and#317" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {not#279.itm} -pin  "and#317" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#15.itm}
load net {avg_x(1).lpi#1.dfm(0)} -pin  "and#317" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(1)} -pin  "and#317" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(2)} -pin  "and#317" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(3)} -pin  "and#317" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(4)} -pin  "and#317" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(5)} -pin  "and#317" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(6)} -pin  "and#317" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(7)} -pin  "and#317" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(8)} -pin  "and#317" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(9)} -pin  "and#317" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(10)} -pin  "and#317" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(11)} -pin  "and#317" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(12)} -pin  "and#317" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(13)} -pin  "and#317" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(14)} -pin  "and#317" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(15)} -pin  "and#317" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load inst "not#282" "not(1)" "INTERFACE" -attr xrf 19642 -attr oid 1024 -attr @path {/edge_detect/edge_detect:core/not#282} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#282" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#282.itm} -pin  "not#282" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#282.itm}
load inst "and#320" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#320} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:and#35.itm#1} -pin  "and#320" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#35.itm#1}
load net {not#282.itm} -pin  "and#320" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#282.itm}
load net {and#320.itm} -pin  "and#320" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#320.itm}
load inst "mux#33" "mux(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33} -attr area 14.711768 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,1,2)"
load net {ACC_GX:for:acc#24.ctmp.sva(0)} -pin  "mux#33" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(1)} -pin  "mux#33" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(2)} -pin  "mux#33" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(3)} -pin  "mux#33" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(4)} -pin  "mux#33" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(5)} -pin  "mux#33" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(6)} -pin  "mux#33" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(7)} -pin  "mux#33" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(8)} -pin  "mux#33" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(9)} -pin  "mux#33" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(10)} -pin  "mux#33" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(11)} -pin  "mux#33" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(12)} -pin  "mux#33" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(13)} -pin  "mux#33" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(14)} -pin  "mux#33" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {ACC_GX:for:acc#24.ctmp.sva(15)} -pin  "mux#33" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#24.ctmp.sva}
load net {avg_x(0).lpi#1.dfm#3(0)} -pin  "mux#33" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(1)} -pin  "mux#33" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(2)} -pin  "mux#33" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(3)} -pin  "mux#33" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(4)} -pin  "mux#33" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(5)} -pin  "mux#33" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(6)} -pin  "mux#33" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(7)} -pin  "mux#33" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(8)} -pin  "mux#33" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(9)} -pin  "mux#33" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(10)} -pin  "mux#33" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(11)} -pin  "mux#33" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(12)} -pin  "mux#33" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(13)} -pin  "mux#33" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(14)} -pin  "mux#33" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {avg_x(0).lpi#1.dfm#3(15)} -pin  "mux#33" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm#3}
load net {and#320.itm} -pin  "mux#33" {S(0)} -attr @path {/edge_detect/edge_detect:core/and#320.itm}
load net {mux#33.itm(0)} -pin  "mux#33" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(1)} -pin  "mux#33" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(2)} -pin  "mux#33" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(3)} -pin  "mux#33" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(4)} -pin  "mux#33" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(5)} -pin  "mux#33" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(6)} -pin  "mux#33" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(7)} -pin  "mux#33" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(8)} -pin  "mux#33" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(9)} -pin  "mux#33" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(10)} -pin  "mux#33" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(11)} -pin  "mux#33" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(12)} -pin  "mux#33" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(13)} -pin  "mux#33" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(14)} -pin  "mux#33" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(15)} -pin  "mux#33" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load inst "not#281" "not(1)" "INTERFACE" -attr xrf 19643 -attr oid 1025 -attr @path {/edge_detect/edge_detect:core/not#281} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#281" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#281.itm} -pin  "not#281" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#281.itm}
load inst "and#319" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#319} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {mux#33.itm(0)} -pin  "and#319" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(1)} -pin  "and#319" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(2)} -pin  "and#319" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(3)} -pin  "and#319" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(4)} -pin  "and#319" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(5)} -pin  "and#319" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(6)} -pin  "and#319" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(7)} -pin  "and#319" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(8)} -pin  "and#319" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(9)} -pin  "and#319" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(10)} -pin  "and#319" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(11)} -pin  "and#319" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(12)} -pin  "and#319" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(13)} -pin  "and#319" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(14)} -pin  "and#319" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {mux#33.itm(15)} -pin  "and#319" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#33.itm}
load net {not#281.itm} -pin  "and#319" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {not#281.itm} -pin  "and#319" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#16.itm}
load net {avg_x(0).lpi#1.dfm(0)} -pin  "and#319" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(1)} -pin  "and#319" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(2)} -pin  "and#319" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(3)} -pin  "and#319" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(4)} -pin  "and#319" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(5)} -pin  "and#319" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(6)} -pin  "and#319" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(7)} -pin  "and#319" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(8)} -pin  "and#319" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(9)} -pin  "and#319" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(10)} -pin  "and#319" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(11)} -pin  "and#319" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(12)} -pin  "and#319" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(13)} -pin  "and#319" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(14)} -pin  "and#319" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(15)} -pin  "and#319" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load inst "ACC3:not#19" "not(1)" "INTERFACE" -attr xrf 19644 -attr oid 1026 -attr @path {/edge_detect/edge_detect:core/ACC3:not#19} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "ACC3:not#19" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {ACC3:not#19.itm} -pin  "ACC3:not#19" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not#19.itm}
load inst "SHIFT:and#14" "and(2,1)" "INTERFACE" -attr xrf 19645 -attr oid 1027 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#14} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:SHIFT.lpi#1} -pin  "SHIFT:and#14" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {ACC3:not#19.itm} -pin  "SHIFT:and#14" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC3:not#19.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#14" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load inst "ACC3:acc#1" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 19646 -attr oid 1028 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {redx.lpi#1.dfm(0)} -pin  "ACC3:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(1)} -pin  "ACC3:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(2)} -pin  "ACC3:acc#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(3)} -pin  "ACC3:acc#1" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(4)} -pin  "ACC3:acc#1" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(5)} -pin  "ACC3:acc#1" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(6)} -pin  "ACC3:acc#1" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(7)} -pin  "ACC3:acc#1" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(8)} -pin  "ACC3:acc#1" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(9)} -pin  "ACC3:acc#1" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(10)} -pin  "ACC3:acc#1" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(11)} -pin  "ACC3:acc#1" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(12)} -pin  "ACC3:acc#1" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(13)} -pin  "ACC3:acc#1" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(14)} -pin  "ACC3:acc#1" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(15)} -pin  "ACC3:acc#1" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {ACC3:slc(avg_x).cse.sva(0)} -pin  "ACC3:acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(1)} -pin  "ACC3:acc#1" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(2)} -pin  "ACC3:acc#1" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(3)} -pin  "ACC3:acc#1" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(4)} -pin  "ACC3:acc#1" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(5)} -pin  "ACC3:acc#1" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(6)} -pin  "ACC3:acc#1" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(7)} -pin  "ACC3:acc#1" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(8)} -pin  "ACC3:acc#1" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(9)} -pin  "ACC3:acc#1" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(10)} -pin  "ACC3:acc#1" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(11)} -pin  "ACC3:acc#1" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(12)} -pin  "ACC3:acc#1" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(13)} -pin  "ACC3:acc#1" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(14)} -pin  "ACC3:acc#1" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(15)} -pin  "ACC3:acc#1" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:acc#1.tmp(0)} -pin  "ACC3:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(1)} -pin  "ACC3:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(2)} -pin  "ACC3:acc#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(3)} -pin  "ACC3:acc#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(4)} -pin  "ACC3:acc#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(5)} -pin  "ACC3:acc#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(6)} -pin  "ACC3:acc#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(7)} -pin  "ACC3:acc#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(8)} -pin  "ACC3:acc#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(9)} -pin  "ACC3:acc#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(10)} -pin  "ACC3:acc#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(11)} -pin  "ACC3:acc#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(12)} -pin  "ACC3:acc#1" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(13)} -pin  "ACC3:acc#1" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(14)} -pin  "ACC3:acc#1" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load net {ACC3:acc#1.tmp(15)} -pin  "ACC3:acc#1" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#1.tmp}
load inst "ACC3:acc#2" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 19647 -attr oid 1029 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {redy.lpi#1.dfm(0)} -pin  "ACC3:acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(1)} -pin  "ACC3:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(2)} -pin  "ACC3:acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(3)} -pin  "ACC3:acc#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(4)} -pin  "ACC3:acc#2" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(5)} -pin  "ACC3:acc#2" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(6)} -pin  "ACC3:acc#2" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(7)} -pin  "ACC3:acc#2" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(8)} -pin  "ACC3:acc#2" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(9)} -pin  "ACC3:acc#2" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(10)} -pin  "ACC3:acc#2" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(11)} -pin  "ACC3:acc#2" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(12)} -pin  "ACC3:acc#2" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(13)} -pin  "ACC3:acc#2" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(14)} -pin  "ACC3:acc#2" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(15)} -pin  "ACC3:acc#2" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {ACC3:slc(avg_y).cse.sva(0)} -pin  "ACC3:acc#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(1)} -pin  "ACC3:acc#2" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(2)} -pin  "ACC3:acc#2" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(3)} -pin  "ACC3:acc#2" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(4)} -pin  "ACC3:acc#2" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(5)} -pin  "ACC3:acc#2" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(6)} -pin  "ACC3:acc#2" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(7)} -pin  "ACC3:acc#2" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(8)} -pin  "ACC3:acc#2" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(9)} -pin  "ACC3:acc#2" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(10)} -pin  "ACC3:acc#2" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(11)} -pin  "ACC3:acc#2" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(12)} -pin  "ACC3:acc#2" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(13)} -pin  "ACC3:acc#2" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(14)} -pin  "ACC3:acc#2" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(15)} -pin  "ACC3:acc#2" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:acc#2.tmp(0)} -pin  "ACC3:acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(1)} -pin  "ACC3:acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(2)} -pin  "ACC3:acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(3)} -pin  "ACC3:acc#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(4)} -pin  "ACC3:acc#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(5)} -pin  "ACC3:acc#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(6)} -pin  "ACC3:acc#2" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(7)} -pin  "ACC3:acc#2" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(8)} -pin  "ACC3:acc#2" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(9)} -pin  "ACC3:acc#2" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(10)} -pin  "ACC3:acc#2" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(11)} -pin  "ACC3:acc#2" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(12)} -pin  "ACC3:acc#2" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(13)} -pin  "ACC3:acc#2" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(14)} -pin  "ACC3:acc#2" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load net {ACC3:acc#2.tmp(15)} -pin  "ACC3:acc#2" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#2.tmp}
load inst "ACC3:acc#5" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 19648 -attr oid 1030 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {greenx.lpi#1.dfm(0)} -pin  "ACC3:acc#5" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(1)} -pin  "ACC3:acc#5" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(2)} -pin  "ACC3:acc#5" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(3)} -pin  "ACC3:acc#5" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(4)} -pin  "ACC3:acc#5" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(5)} -pin  "ACC3:acc#5" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(6)} -pin  "ACC3:acc#5" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(7)} -pin  "ACC3:acc#5" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(8)} -pin  "ACC3:acc#5" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(9)} -pin  "ACC3:acc#5" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(10)} -pin  "ACC3:acc#5" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(11)} -pin  "ACC3:acc#5" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(12)} -pin  "ACC3:acc#5" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(13)} -pin  "ACC3:acc#5" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(14)} -pin  "ACC3:acc#5" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(15)} -pin  "ACC3:acc#5" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {ACC3:slc(avg_x).cse.sva(0)} -pin  "ACC3:acc#5" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(1)} -pin  "ACC3:acc#5" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(2)} -pin  "ACC3:acc#5" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(3)} -pin  "ACC3:acc#5" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(4)} -pin  "ACC3:acc#5" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(5)} -pin  "ACC3:acc#5" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(6)} -pin  "ACC3:acc#5" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(7)} -pin  "ACC3:acc#5" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(8)} -pin  "ACC3:acc#5" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(9)} -pin  "ACC3:acc#5" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(10)} -pin  "ACC3:acc#5" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(11)} -pin  "ACC3:acc#5" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(12)} -pin  "ACC3:acc#5" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(13)} -pin  "ACC3:acc#5" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(14)} -pin  "ACC3:acc#5" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(15)} -pin  "ACC3:acc#5" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:acc#5.tmp(0)} -pin  "ACC3:acc#5" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(1)} -pin  "ACC3:acc#5" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(2)} -pin  "ACC3:acc#5" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(3)} -pin  "ACC3:acc#5" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(4)} -pin  "ACC3:acc#5" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(5)} -pin  "ACC3:acc#5" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(6)} -pin  "ACC3:acc#5" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(7)} -pin  "ACC3:acc#5" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(8)} -pin  "ACC3:acc#5" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(9)} -pin  "ACC3:acc#5" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(10)} -pin  "ACC3:acc#5" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(11)} -pin  "ACC3:acc#5" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(12)} -pin  "ACC3:acc#5" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(13)} -pin  "ACC3:acc#5" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(14)} -pin  "ACC3:acc#5" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load net {ACC3:acc#5.tmp(15)} -pin  "ACC3:acc#5" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#5.tmp}
load inst "ACC3:acc#6" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 19649 -attr oid 1031 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {greeny.lpi#1.dfm(0)} -pin  "ACC3:acc#6" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(1)} -pin  "ACC3:acc#6" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(2)} -pin  "ACC3:acc#6" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(3)} -pin  "ACC3:acc#6" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(4)} -pin  "ACC3:acc#6" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(5)} -pin  "ACC3:acc#6" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(6)} -pin  "ACC3:acc#6" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(7)} -pin  "ACC3:acc#6" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(8)} -pin  "ACC3:acc#6" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(9)} -pin  "ACC3:acc#6" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(10)} -pin  "ACC3:acc#6" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(11)} -pin  "ACC3:acc#6" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(12)} -pin  "ACC3:acc#6" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(13)} -pin  "ACC3:acc#6" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(14)} -pin  "ACC3:acc#6" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(15)} -pin  "ACC3:acc#6" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {ACC3:slc(avg_y).cse.sva(0)} -pin  "ACC3:acc#6" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(1)} -pin  "ACC3:acc#6" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(2)} -pin  "ACC3:acc#6" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(3)} -pin  "ACC3:acc#6" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(4)} -pin  "ACC3:acc#6" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(5)} -pin  "ACC3:acc#6" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(6)} -pin  "ACC3:acc#6" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(7)} -pin  "ACC3:acc#6" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(8)} -pin  "ACC3:acc#6" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(9)} -pin  "ACC3:acc#6" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(10)} -pin  "ACC3:acc#6" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(11)} -pin  "ACC3:acc#6" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(12)} -pin  "ACC3:acc#6" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(13)} -pin  "ACC3:acc#6" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(14)} -pin  "ACC3:acc#6" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(15)} -pin  "ACC3:acc#6" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:acc#6.tmp(0)} -pin  "ACC3:acc#6" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(1)} -pin  "ACC3:acc#6" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(2)} -pin  "ACC3:acc#6" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(3)} -pin  "ACC3:acc#6" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(4)} -pin  "ACC3:acc#6" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(5)} -pin  "ACC3:acc#6" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(6)} -pin  "ACC3:acc#6" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(7)} -pin  "ACC3:acc#6" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(8)} -pin  "ACC3:acc#6" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(9)} -pin  "ACC3:acc#6" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(10)} -pin  "ACC3:acc#6" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(11)} -pin  "ACC3:acc#6" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(12)} -pin  "ACC3:acc#6" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(13)} -pin  "ACC3:acc#6" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(14)} -pin  "ACC3:acc#6" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load net {ACC3:acc#6.tmp(15)} -pin  "ACC3:acc#6" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#6.tmp}
load inst "ACC3:acc#3" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 19650 -attr oid 1032 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {bluex.lpi#1.dfm(0)} -pin  "ACC3:acc#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(1)} -pin  "ACC3:acc#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(2)} -pin  "ACC3:acc#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(3)} -pin  "ACC3:acc#3" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(4)} -pin  "ACC3:acc#3" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(5)} -pin  "ACC3:acc#3" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(6)} -pin  "ACC3:acc#3" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(7)} -pin  "ACC3:acc#3" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(8)} -pin  "ACC3:acc#3" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(9)} -pin  "ACC3:acc#3" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(10)} -pin  "ACC3:acc#3" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(11)} -pin  "ACC3:acc#3" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(12)} -pin  "ACC3:acc#3" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(13)} -pin  "ACC3:acc#3" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(14)} -pin  "ACC3:acc#3" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(15)} -pin  "ACC3:acc#3" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {ACC3:slc(avg_x).cse.sva(0)} -pin  "ACC3:acc#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(1)} -pin  "ACC3:acc#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(2)} -pin  "ACC3:acc#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(3)} -pin  "ACC3:acc#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(4)} -pin  "ACC3:acc#3" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(5)} -pin  "ACC3:acc#3" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(6)} -pin  "ACC3:acc#3" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(7)} -pin  "ACC3:acc#3" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(8)} -pin  "ACC3:acc#3" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(9)} -pin  "ACC3:acc#3" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(10)} -pin  "ACC3:acc#3" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(11)} -pin  "ACC3:acc#3" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(12)} -pin  "ACC3:acc#3" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(13)} -pin  "ACC3:acc#3" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(14)} -pin  "ACC3:acc#3" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(15)} -pin  "ACC3:acc#3" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:acc#3.tmp(0)} -pin  "ACC3:acc#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(1)} -pin  "ACC3:acc#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(2)} -pin  "ACC3:acc#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(3)} -pin  "ACC3:acc#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(4)} -pin  "ACC3:acc#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(5)} -pin  "ACC3:acc#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(6)} -pin  "ACC3:acc#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(7)} -pin  "ACC3:acc#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(8)} -pin  "ACC3:acc#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(9)} -pin  "ACC3:acc#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(10)} -pin  "ACC3:acc#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(11)} -pin  "ACC3:acc#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(12)} -pin  "ACC3:acc#3" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(13)} -pin  "ACC3:acc#3" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(14)} -pin  "ACC3:acc#3" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load net {ACC3:acc#3.tmp(15)} -pin  "ACC3:acc#3" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#3.tmp}
load inst "ACC3:acc#4" "add(16,-1,16,-1,16)" "INTERFACE" -attr xrf 19651 -attr oid 1033 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,16)"
load net {bluey.lpi#1.dfm(0)} -pin  "ACC3:acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(1)} -pin  "ACC3:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(2)} -pin  "ACC3:acc#4" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(3)} -pin  "ACC3:acc#4" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(4)} -pin  "ACC3:acc#4" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(5)} -pin  "ACC3:acc#4" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(6)} -pin  "ACC3:acc#4" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(7)} -pin  "ACC3:acc#4" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(8)} -pin  "ACC3:acc#4" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(9)} -pin  "ACC3:acc#4" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(10)} -pin  "ACC3:acc#4" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(11)} -pin  "ACC3:acc#4" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(12)} -pin  "ACC3:acc#4" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(13)} -pin  "ACC3:acc#4" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(14)} -pin  "ACC3:acc#4" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(15)} -pin  "ACC3:acc#4" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {ACC3:slc(avg_y).cse.sva(0)} -pin  "ACC3:acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(1)} -pin  "ACC3:acc#4" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(2)} -pin  "ACC3:acc#4" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(3)} -pin  "ACC3:acc#4" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(4)} -pin  "ACC3:acc#4" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(5)} -pin  "ACC3:acc#4" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(6)} -pin  "ACC3:acc#4" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(7)} -pin  "ACC3:acc#4" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(8)} -pin  "ACC3:acc#4" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(9)} -pin  "ACC3:acc#4" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(10)} -pin  "ACC3:acc#4" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(11)} -pin  "ACC3:acc#4" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(12)} -pin  "ACC3:acc#4" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(13)} -pin  "ACC3:acc#4" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(14)} -pin  "ACC3:acc#4" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(15)} -pin  "ACC3:acc#4" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:acc#4.tmp(0)} -pin  "ACC3:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(1)} -pin  "ACC3:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(2)} -pin  "ACC3:acc#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(3)} -pin  "ACC3:acc#4" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(4)} -pin  "ACC3:acc#4" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(5)} -pin  "ACC3:acc#4" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(6)} -pin  "ACC3:acc#4" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(7)} -pin  "ACC3:acc#4" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(8)} -pin  "ACC3:acc#4" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(9)} -pin  "ACC3:acc#4" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(10)} -pin  "ACC3:acc#4" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(11)} -pin  "ACC3:acc#4" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(12)} -pin  "ACC3:acc#4" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(13)} -pin  "ACC3:acc#4" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(14)} -pin  "ACC3:acc#4" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load net {ACC3:acc#4.tmp(15)} -pin  "ACC3:acc#4" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#4.tmp}
load inst "ACC3:acc#7" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 19652 -attr oid 1034 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:acc#7} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {FRAME:a#4.lpi#1(0)} -pin  "ACC3:acc#7" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "ACC3:acc#7" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {PWR} -pin  "ACC3:acc#7" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {FRAME:a#4.sva(0)} -pin  "ACC3:acc#7" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load net {FRAME:a#4.sva(1)} -pin  "ACC3:acc#7" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.sva}
load inst "not#283" "not(1)" "INTERFACE" -attr xrf 19653 -attr oid 1035 -attr @path {/edge_detect/edge_detect:core/not#283} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#283" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#283.itm} -pin  "not#283" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#283.itm}
load inst "and#321" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#321} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {greeny.lpi#1(0)} -pin  "and#321" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(1)} -pin  "and#321" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(2)} -pin  "and#321" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(3)} -pin  "and#321" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(4)} -pin  "and#321" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(5)} -pin  "and#321" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(6)} -pin  "and#321" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(7)} -pin  "and#321" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(8)} -pin  "and#321" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(9)} -pin  "and#321" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(10)} -pin  "and#321" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(11)} -pin  "and#321" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(12)} -pin  "and#321" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(13)} -pin  "and#321" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(14)} -pin  "and#321" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {greeny.lpi#1(15)} -pin  "and#321" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1}
load net {not#283.itm} -pin  "and#321" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {not#283.itm} -pin  "and#321" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#17.itm}
load net {greeny.lpi#1.dfm(0)} -pin  "and#321" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(1)} -pin  "and#321" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(2)} -pin  "and#321" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(3)} -pin  "and#321" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(4)} -pin  "and#321" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(5)} -pin  "and#321" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(6)} -pin  "and#321" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(7)} -pin  "and#321" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(8)} -pin  "and#321" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(9)} -pin  "and#321" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(10)} -pin  "and#321" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(11)} -pin  "and#321" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(12)} -pin  "and#321" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(13)} -pin  "and#321" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(14)} -pin  "and#321" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load net {greeny.lpi#1.dfm(15)} -pin  "and#321" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greeny.lpi#1.dfm}
load inst "ACC3:mux#16" "mux(4,16)" "INTERFACE" -attr xrf 19654 -attr oid 1036 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux#16} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC3:mux#16" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux#16" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {avg_y(2).lpi#1.dfm(0)} -pin  "ACC3:mux#16" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(1)} -pin  "ACC3:mux#16" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(2)} -pin  "ACC3:mux#16" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(3)} -pin  "ACC3:mux#16" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(4)} -pin  "ACC3:mux#16" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(5)} -pin  "ACC3:mux#16" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(6)} -pin  "ACC3:mux#16" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(7)} -pin  "ACC3:mux#16" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(8)} -pin  "ACC3:mux#16" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(9)} -pin  "ACC3:mux#16" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(10)} -pin  "ACC3:mux#16" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(11)} -pin  "ACC3:mux#16" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(12)} -pin  "ACC3:mux#16" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(13)} -pin  "ACC3:mux#16" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(14)} -pin  "ACC3:mux#16" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(2).lpi#1.dfm(15)} -pin  "ACC3:mux#16" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(2).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(0)} -pin  "ACC3:mux#16" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(1)} -pin  "ACC3:mux#16" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(2)} -pin  "ACC3:mux#16" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(3)} -pin  "ACC3:mux#16" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(4)} -pin  "ACC3:mux#16" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(5)} -pin  "ACC3:mux#16" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(6)} -pin  "ACC3:mux#16" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(7)} -pin  "ACC3:mux#16" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(8)} -pin  "ACC3:mux#16" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(9)} -pin  "ACC3:mux#16" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(10)} -pin  "ACC3:mux#16" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(11)} -pin  "ACC3:mux#16" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(12)} -pin  "ACC3:mux#16" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(13)} -pin  "ACC3:mux#16" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(14)} -pin  "ACC3:mux#16" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(1).lpi#1.dfm(15)} -pin  "ACC3:mux#16" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(1).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(0)} -pin  "ACC3:mux#16" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(1)} -pin  "ACC3:mux#16" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(2)} -pin  "ACC3:mux#16" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(3)} -pin  "ACC3:mux#16" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(4)} -pin  "ACC3:mux#16" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(5)} -pin  "ACC3:mux#16" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(6)} -pin  "ACC3:mux#16" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(7)} -pin  "ACC3:mux#16" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(8)} -pin  "ACC3:mux#16" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(9)} -pin  "ACC3:mux#16" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(10)} -pin  "ACC3:mux#16" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(11)} -pin  "ACC3:mux#16" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(12)} -pin  "ACC3:mux#16" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(13)} -pin  "ACC3:mux#16" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(14)} -pin  "ACC3:mux#16" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {avg_y(0).lpi#1.dfm(15)} -pin  "ACC3:mux#16" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_y(0).lpi#1.dfm}
load net {FRAME:a#4.lpi#1(0)} -pin  "ACC3:mux#16" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "ACC3:mux#16" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {ACC3:slc(avg_y).cse.sva(0)} -pin  "ACC3:mux#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(1)} -pin  "ACC3:mux#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(2)} -pin  "ACC3:mux#16" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(3)} -pin  "ACC3:mux#16" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(4)} -pin  "ACC3:mux#16" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(5)} -pin  "ACC3:mux#16" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(6)} -pin  "ACC3:mux#16" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(7)} -pin  "ACC3:mux#16" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(8)} -pin  "ACC3:mux#16" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(9)} -pin  "ACC3:mux#16" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(10)} -pin  "ACC3:mux#16" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(11)} -pin  "ACC3:mux#16" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(12)} -pin  "ACC3:mux#16" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(13)} -pin  "ACC3:mux#16" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(14)} -pin  "ACC3:mux#16" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load net {ACC3:slc(avg_y).cse.sva(15)} -pin  "ACC3:mux#16" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_y).cse.sva}
load inst "not#284" "not(1)" "INTERFACE" -attr xrf 19655 -attr oid 1037 -attr @path {/edge_detect/edge_detect:core/not#284} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#284" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#284.itm} -pin  "not#284" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#284.itm}
load inst "and#322" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#322} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {greenx.lpi#1(0)} -pin  "and#322" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(1)} -pin  "and#322" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(2)} -pin  "and#322" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(3)} -pin  "and#322" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(4)} -pin  "and#322" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(5)} -pin  "and#322" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(6)} -pin  "and#322" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(7)} -pin  "and#322" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(8)} -pin  "and#322" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(9)} -pin  "and#322" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(10)} -pin  "and#322" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(11)} -pin  "and#322" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(12)} -pin  "and#322" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(13)} -pin  "and#322" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(14)} -pin  "and#322" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {greenx.lpi#1(15)} -pin  "and#322" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1}
load net {not#284.itm} -pin  "and#322" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {not#284.itm} -pin  "and#322" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#18.itm}
load net {greenx.lpi#1.dfm(0)} -pin  "and#322" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(1)} -pin  "and#322" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(2)} -pin  "and#322" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(3)} -pin  "and#322" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(4)} -pin  "and#322" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(5)} -pin  "and#322" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(6)} -pin  "and#322" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(7)} -pin  "and#322" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(8)} -pin  "and#322" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(9)} -pin  "and#322" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(10)} -pin  "and#322" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(11)} -pin  "and#322" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(12)} -pin  "and#322" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(13)} -pin  "and#322" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(14)} -pin  "and#322" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load net {greenx.lpi#1.dfm(15)} -pin  "and#322" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/greenx.lpi#1.dfm}
load inst "ACC3:mux" "mux(4,16)" "INTERFACE" -attr xrf 19656 -attr oid 1038 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:mux} -attr area 35.614128 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(16,2,4)"
load net {DC} -pin  "ACC3:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {DC} -pin  "ACC3:mux" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C----------------_16}
load net {avg_x(2).lpi#1.dfm(0)} -pin  "ACC3:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(1)} -pin  "ACC3:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(2)} -pin  "ACC3:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(3)} -pin  "ACC3:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(4)} -pin  "ACC3:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(5)} -pin  "ACC3:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(6)} -pin  "ACC3:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(7)} -pin  "ACC3:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(8)} -pin  "ACC3:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(9)} -pin  "ACC3:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(10)} -pin  "ACC3:mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(11)} -pin  "ACC3:mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(12)} -pin  "ACC3:mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(13)} -pin  "ACC3:mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(14)} -pin  "ACC3:mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(2).lpi#1.dfm(15)} -pin  "ACC3:mux" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(2).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(0)} -pin  "ACC3:mux" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(1)} -pin  "ACC3:mux" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(2)} -pin  "ACC3:mux" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(3)} -pin  "ACC3:mux" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(4)} -pin  "ACC3:mux" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(5)} -pin  "ACC3:mux" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(6)} -pin  "ACC3:mux" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(7)} -pin  "ACC3:mux" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(8)} -pin  "ACC3:mux" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(9)} -pin  "ACC3:mux" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(10)} -pin  "ACC3:mux" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(11)} -pin  "ACC3:mux" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(12)} -pin  "ACC3:mux" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(13)} -pin  "ACC3:mux" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(14)} -pin  "ACC3:mux" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(1).lpi#1.dfm(15)} -pin  "ACC3:mux" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(1).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(0)} -pin  "ACC3:mux" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(1)} -pin  "ACC3:mux" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(2)} -pin  "ACC3:mux" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(3)} -pin  "ACC3:mux" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(4)} -pin  "ACC3:mux" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(5)} -pin  "ACC3:mux" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(6)} -pin  "ACC3:mux" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(7)} -pin  "ACC3:mux" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(8)} -pin  "ACC3:mux" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(9)} -pin  "ACC3:mux" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(10)} -pin  "ACC3:mux" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(11)} -pin  "ACC3:mux" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(12)} -pin  "ACC3:mux" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(13)} -pin  "ACC3:mux" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(14)} -pin  "ACC3:mux" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {avg_x(0).lpi#1.dfm(15)} -pin  "ACC3:mux" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/avg_x(0).lpi#1.dfm}
load net {FRAME:a#4.lpi#1(0)} -pin  "ACC3:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {FRAME:a#4.lpi#1(1)} -pin  "ACC3:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#4.lpi#1}
load net {ACC3:slc(avg_x).cse.sva(0)} -pin  "ACC3:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(1)} -pin  "ACC3:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(2)} -pin  "ACC3:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(3)} -pin  "ACC3:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(4)} -pin  "ACC3:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(5)} -pin  "ACC3:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(6)} -pin  "ACC3:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(7)} -pin  "ACC3:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(8)} -pin  "ACC3:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(9)} -pin  "ACC3:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(10)} -pin  "ACC3:mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(11)} -pin  "ACC3:mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(12)} -pin  "ACC3:mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(13)} -pin  "ACC3:mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(14)} -pin  "ACC3:mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load net {ACC3:slc(avg_x).cse.sva(15)} -pin  "ACC3:mux" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC3:slc(avg_x).cse.sva}
load inst "not#285" "not(1)" "INTERFACE" -attr xrf 19657 -attr oid 1039 -attr @path {/edge_detect/edge_detect:core/not#285} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#285" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#285.itm} -pin  "not#285" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#285.itm}
load inst "and#323" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#323} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {bluey.lpi#1(0)} -pin  "and#323" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(1)} -pin  "and#323" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(2)} -pin  "and#323" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(3)} -pin  "and#323" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(4)} -pin  "and#323" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(5)} -pin  "and#323" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(6)} -pin  "and#323" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(7)} -pin  "and#323" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(8)} -pin  "and#323" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(9)} -pin  "and#323" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(10)} -pin  "and#323" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(11)} -pin  "and#323" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(12)} -pin  "and#323" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(13)} -pin  "and#323" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(14)} -pin  "and#323" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {bluey.lpi#1(15)} -pin  "and#323" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1}
load net {not#285.itm} -pin  "and#323" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {not#285.itm} -pin  "and#323" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#19.itm}
load net {bluey.lpi#1.dfm(0)} -pin  "and#323" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(1)} -pin  "and#323" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(2)} -pin  "and#323" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(3)} -pin  "and#323" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(4)} -pin  "and#323" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(5)} -pin  "and#323" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(6)} -pin  "and#323" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(7)} -pin  "and#323" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(8)} -pin  "and#323" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(9)} -pin  "and#323" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(10)} -pin  "and#323" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(11)} -pin  "and#323" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(12)} -pin  "and#323" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(13)} -pin  "and#323" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(14)} -pin  "and#323" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load net {bluey.lpi#1.dfm(15)} -pin  "and#323" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluey.lpi#1.dfm}
load inst "not#286" "not(1)" "INTERFACE" -attr xrf 19658 -attr oid 1040 -attr @path {/edge_detect/edge_detect:core/not#286} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#286" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#286.itm} -pin  "not#286" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#286.itm}
load inst "and#324" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#324} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {bluex.lpi#1(0)} -pin  "and#324" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(1)} -pin  "and#324" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(2)} -pin  "and#324" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(3)} -pin  "and#324" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(4)} -pin  "and#324" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(5)} -pin  "and#324" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(6)} -pin  "and#324" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(7)} -pin  "and#324" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(8)} -pin  "and#324" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(9)} -pin  "and#324" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(10)} -pin  "and#324" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(11)} -pin  "and#324" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(12)} -pin  "and#324" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(13)} -pin  "and#324" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(14)} -pin  "and#324" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {bluex.lpi#1(15)} -pin  "and#324" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1}
load net {not#286.itm} -pin  "and#324" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {not#286.itm} -pin  "and#324" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#20.itm}
load net {bluex.lpi#1.dfm(0)} -pin  "and#324" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(1)} -pin  "and#324" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(2)} -pin  "and#324" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(3)} -pin  "and#324" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(4)} -pin  "and#324" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(5)} -pin  "and#324" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(6)} -pin  "and#324" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(7)} -pin  "and#324" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(8)} -pin  "and#324" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(9)} -pin  "and#324" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(10)} -pin  "and#324" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(11)} -pin  "and#324" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(12)} -pin  "and#324" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(13)} -pin  "and#324" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(14)} -pin  "and#324" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load net {bluex.lpi#1.dfm(15)} -pin  "and#324" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/bluex.lpi#1.dfm}
load inst "not#287" "not(1)" "INTERFACE" -attr xrf 19659 -attr oid 1041 -attr @path {/edge_detect/edge_detect:core/not#287} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#287" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#287.itm} -pin  "not#287" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#287.itm}
load inst "and#325" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#325} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {redy.lpi#1(0)} -pin  "and#325" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(1)} -pin  "and#325" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(2)} -pin  "and#325" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(3)} -pin  "and#325" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(4)} -pin  "and#325" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(5)} -pin  "and#325" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(6)} -pin  "and#325" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(7)} -pin  "and#325" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(8)} -pin  "and#325" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(9)} -pin  "and#325" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(10)} -pin  "and#325" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(11)} -pin  "and#325" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(12)} -pin  "and#325" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(13)} -pin  "and#325" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(14)} -pin  "and#325" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {redy.lpi#1(15)} -pin  "and#325" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1}
load net {not#287.itm} -pin  "and#325" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {not#287.itm} -pin  "and#325" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#21.itm}
load net {redy.lpi#1.dfm(0)} -pin  "and#325" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(1)} -pin  "and#325" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(2)} -pin  "and#325" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(3)} -pin  "and#325" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(4)} -pin  "and#325" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(5)} -pin  "and#325" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(6)} -pin  "and#325" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(7)} -pin  "and#325" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(8)} -pin  "and#325" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(9)} -pin  "and#325" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(10)} -pin  "and#325" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(11)} -pin  "and#325" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(12)} -pin  "and#325" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(13)} -pin  "and#325" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(14)} -pin  "and#325" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load net {redy.lpi#1.dfm(15)} -pin  "and#325" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redy.lpi#1.dfm}
load inst "not#288" "not(1)" "INTERFACE" -attr xrf 19660 -attr oid 1042 -attr @path {/edge_detect/edge_detect:core/not#288} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#288" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#288.itm} -pin  "not#288" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#288.itm}
load inst "and#326" "and(2,16)" "INTERFACE" -attr vt d -attr @path {/edge_detect/edge_detect:core/and#326} -attr area 11.678318 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(16,2)"
load net {redx.lpi#1(0)} -pin  "and#326" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(1)} -pin  "and#326" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(2)} -pin  "and#326" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(3)} -pin  "and#326" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(4)} -pin  "and#326" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(5)} -pin  "and#326" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(6)} -pin  "and#326" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(7)} -pin  "and#326" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(8)} -pin  "and#326" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(9)} -pin  "and#326" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(10)} -pin  "and#326" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(11)} -pin  "and#326" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(12)} -pin  "and#326" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(13)} -pin  "and#326" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(14)} -pin  "and#326" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {redx.lpi#1(15)} -pin  "and#326" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1}
load net {not#288.itm} -pin  "and#326" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {not#288.itm} -pin  "and#326" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/exs#22.itm}
load net {redx.lpi#1.dfm(0)} -pin  "and#326" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(1)} -pin  "and#326" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(2)} -pin  "and#326" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(3)} -pin  "and#326" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(4)} -pin  "and#326" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(5)} -pin  "and#326" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(6)} -pin  "and#326" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(7)} -pin  "and#326" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(8)} -pin  "and#326" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(9)} -pin  "and#326" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(10)} -pin  "and#326" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(11)} -pin  "and#326" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(12)} -pin  "and#326" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(13)} -pin  "and#326" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(14)} -pin  "and#326" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load net {redx.lpi#1.dfm(15)} -pin  "and#326" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/redx.lpi#1.dfm}
load inst "ACC_GX:for:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 19661 -attr oid 1043 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {FRAME:a#5.sva(0)} -pin  "ACC_GX:for:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load net {FRAME:a#5.sva(1)} -pin  "ACC_GX:for:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load net {PWR} -pin  "ACC_GX:for:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC_GX:for:acc.itm(0)} -pin  "ACC_GX:for:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc.itm}
load net {ACC_GX:for:acc.itm(1)} -pin  "ACC_GX:for:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc.itm}
load inst "ACC_GY:for:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 19662 -attr oid 1044 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {FRAME:a#6.sva(0)} -pin  "ACC_GY:for:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load net {FRAME:a#6.sva(1)} -pin  "ACC_GY:for:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load net {PWR} -pin  "ACC_GY:for:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC_GY:for:acc.itm(0)} -pin  "ACC_GY:for:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc.itm}
load net {ACC_GY:for:acc.itm(1)} -pin  "ACC_GY:for:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc.itm}
load inst "ACC_GX:for:nor" "nor(2,1)" "INTERFACE" -attr xrf 19663 -attr oid 1045 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {ACC_GX:for:acc.itm(1)} -pin  "ACC_GX:for:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc.itm}
load net {ACC_GY:for:acc.itm(1)} -pin  "ACC_GX:for:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc.itm}
load net {exit:ACC_GX:for.sva:mx0w0} -pin  "ACC_GX:for:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0w0}
load inst "or#72" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#72} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {or.dcpl#37} -pin  "or#72" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#37}
load net {exit:ACC_GX#1.lpi#1} -pin  "or#72" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1}
load net {or#72.itm} -pin  "or#72" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or#72.itm}
load inst "mux#7" "mux(2,1)" "INTERFACE" -attr xrf 19664 -attr oid 1046 -attr @path {/edge_detect/edge_detect:core/mux#7} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {exit:ACC_GX:for.sva} -pin  "mux#7" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva}
load net {exit:ACC_GX:for.sva:mx0w0} -pin  "mux#7" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0w0}
load net {or#72.itm} -pin  "mux#7" {S(0)} -attr @path {/edge_detect/edge_detect:core/or#72.itm}
load net {exit:ACC_GX:for.sva:mx0} -pin  "mux#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0}
load inst "ACC_GX:for:acc#9" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 19665 -attr oid 1047 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#9} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:acc#9" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:acc#9" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {PWR} -pin  "ACC_GX:for:acc#9" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {FRAME:a#5.sva(0)} -pin  "ACC_GX:for:acc#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load net {FRAME:a#5.sva(1)} -pin  "ACC_GX:for:acc#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.sva}
load inst "ACC_GY:for:acc#9" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 19666 -attr oid 1048 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#9} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:acc#9" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:a#6.lpi#1(1)} -pin  "ACC_GY:for:acc#9" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {PWR} -pin  "ACC_GY:for:acc#9" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {FRAME:a#6.sva(0)} -pin  "ACC_GY:for:acc#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load net {FRAME:a#6.sva(1)} -pin  "ACC_GY:for:acc#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.sva}
load inst "AbsAndMax#7:else:if:not" "not(15)" "INTERFACE" -attr xrf 19667 -attr oid 1049 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {AbsAndMax:x#7.sva(0)} -pin  "AbsAndMax#7:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(1)} -pin  "AbsAndMax#7:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(2)} -pin  "AbsAndMax#7:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(3)} -pin  "AbsAndMax#7:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(4)} -pin  "AbsAndMax#7:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(5)} -pin  "AbsAndMax#7:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(6)} -pin  "AbsAndMax#7:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(7)} -pin  "AbsAndMax#7:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(8)} -pin  "AbsAndMax#7:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(9)} -pin  "AbsAndMax#7:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(10)} -pin  "AbsAndMax#7:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(11)} -pin  "AbsAndMax#7:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(12)} -pin  "AbsAndMax#7:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(13)} -pin  "AbsAndMax#7:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax:x#7.sva(14)} -pin  "AbsAndMax#7:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#1.itm}
load net {AbsAndMax#7:else:if:not.itm(0)} -pin  "AbsAndMax#7:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(1)} -pin  "AbsAndMax#7:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(2)} -pin  "AbsAndMax#7:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(3)} -pin  "AbsAndMax#7:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(4)} -pin  "AbsAndMax#7:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(5)} -pin  "AbsAndMax#7:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(6)} -pin  "AbsAndMax#7:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(7)} -pin  "AbsAndMax#7:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(8)} -pin  "AbsAndMax#7:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(9)} -pin  "AbsAndMax#7:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(10)} -pin  "AbsAndMax#7:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(11)} -pin  "AbsAndMax#7:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(12)} -pin  "AbsAndMax#7:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(13)} -pin  "AbsAndMax#7:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(14)} -pin  "AbsAndMax#7:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load inst "AbsAndMax#7:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 19668 -attr oid 1050 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#7:else:if:not.itm(0)} -pin  "AbsAndMax#7:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(1)} -pin  "AbsAndMax#7:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(2)} -pin  "AbsAndMax#7:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(3)} -pin  "AbsAndMax#7:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(4)} -pin  "AbsAndMax#7:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(5)} -pin  "AbsAndMax#7:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(6)} -pin  "AbsAndMax#7:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(7)} -pin  "AbsAndMax#7:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(8)} -pin  "AbsAndMax#7:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(9)} -pin  "AbsAndMax#7:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(10)} -pin  "AbsAndMax#7:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(11)} -pin  "AbsAndMax#7:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(12)} -pin  "AbsAndMax#7:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(13)} -pin  "AbsAndMax#7:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {AbsAndMax#7:else:if:not.itm(14)} -pin  "AbsAndMax#7:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#7:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#7:else:if:acc.itm(0)} -pin  "AbsAndMax#7:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(1)} -pin  "AbsAndMax#7:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(2)} -pin  "AbsAndMax#7:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(3)} -pin  "AbsAndMax#7:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(4)} -pin  "AbsAndMax#7:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(5)} -pin  "AbsAndMax#7:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(6)} -pin  "AbsAndMax#7:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(7)} -pin  "AbsAndMax#7:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(8)} -pin  "AbsAndMax#7:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(9)} -pin  "AbsAndMax#7:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(10)} -pin  "AbsAndMax#7:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(11)} -pin  "AbsAndMax#7:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(12)} -pin  "AbsAndMax#7:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(13)} -pin  "AbsAndMax#7:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(14)} -pin  "AbsAndMax#7:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(15)} -pin  "AbsAndMax#7:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load inst "not#65" "not(1)" "INTERFACE" -attr xrf 19669 -attr oid 1051 -attr @path {/edge_detect/edge_detect:core/not#65} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#7:if:acc.itm(6)} -pin  "not#65" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:slc.svs}
load net {not#65.itm} -pin  "not#65" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#65.itm}
load inst "AbsAndMax#7:and" "and(2,1)" "INTERFACE" -attr xrf 19670 -attr oid 1052 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {AbsAndMax:x#7.sva(15)} -pin  "AbsAndMax#7:and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#4.itm}
load net {not#65.itm} -pin  "AbsAndMax#7:and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#65.itm}
load net {AbsAndMax#7:and.itm} -pin  "AbsAndMax#7:and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:and.itm}
load inst "AbsAndMax#7:nor" "nor(2,1)" "INTERFACE" -attr xrf 19671 -attr oid 1053 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {AbsAndMax:x#7.sva(15)} -pin  "AbsAndMax#7:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#7.sva)#2.itm}
load net {AbsAndMax#7:if:acc.itm(6)} -pin  "AbsAndMax#7:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:slc.svs}
load net {AbsAndMax#7:nor.itm} -pin  "AbsAndMax#7:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:nor.itm}
load inst "AbsAndMax#7:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 19672 -attr oid 1054 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {AbsAndMax#7:else:if:acc.itm(0)} -pin  "AbsAndMax#7:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(1)} -pin  "AbsAndMax#7:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(2)} -pin  "AbsAndMax#7:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(3)} -pin  "AbsAndMax#7:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(4)} -pin  "AbsAndMax#7:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(5)} -pin  "AbsAndMax#7:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(6)} -pin  "AbsAndMax#7:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(7)} -pin  "AbsAndMax#7:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(8)} -pin  "AbsAndMax#7:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(9)} -pin  "AbsAndMax#7:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(10)} -pin  "AbsAndMax#7:mux1h" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(11)} -pin  "AbsAndMax#7:mux1h" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(12)} -pin  "AbsAndMax#7:mux1h" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(13)} -pin  "AbsAndMax#7:mux1h" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(14)} -pin  "AbsAndMax#7:mux1h" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax#7:else:if:acc.itm(15)} -pin  "AbsAndMax#7:mux1h" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:else:if:acc.itm}
load net {AbsAndMax:x#7.sva(0)} -pin  "AbsAndMax#7:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {AbsAndMax:x#7.sva(1)} -pin  "AbsAndMax#7:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {AbsAndMax:x#7.sva(2)} -pin  "AbsAndMax#7:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {AbsAndMax:x#7.sva(3)} -pin  "AbsAndMax#7:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {AbsAndMax:x#7.sva(4)} -pin  "AbsAndMax#7:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {AbsAndMax:x#7.sva(5)} -pin  "AbsAndMax#7:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {AbsAndMax:x#7.sva(6)} -pin  "AbsAndMax#7:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {AbsAndMax:x#7.sva(7)} -pin  "AbsAndMax#7:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {AbsAndMax:x#7.sva(8)} -pin  "AbsAndMax#7:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {AbsAndMax:x#7.sva(9)} -pin  "AbsAndMax#7:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A1(10)} -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A1(11)} -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A1(12)} -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A1(13)} -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A1(14)} -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#383.itm}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#7:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#7:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#7:and.itm} -pin  "AbsAndMax#7:mux1h" {S0} -attr xrf 19673 -attr oid 1055 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:and.itm}
load net {AbsAndMax#7:nor.itm} -pin  "AbsAndMax#7:mux1h" {S1} -attr xrf 19674 -attr oid 1056 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:nor.itm}
load net {AbsAndMax#7:if:acc.itm(6)} -pin  "AbsAndMax#7:mux1h" {S2} -attr xrf 19675 -attr oid 1057 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:slc.svs}
load net {AbsAndMax#7:mux1h.itm(0)} -pin  "AbsAndMax#7:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(1)} -pin  "AbsAndMax#7:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(2)} -pin  "AbsAndMax#7:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(3)} -pin  "AbsAndMax#7:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(4)} -pin  "AbsAndMax#7:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(5)} -pin  "AbsAndMax#7:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(6)} -pin  "AbsAndMax#7:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(7)} -pin  "AbsAndMax#7:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(8)} -pin  "AbsAndMax#7:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(9)} -pin  "AbsAndMax#7:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(10)} -pin  "AbsAndMax#7:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(11)} -pin  "AbsAndMax#7:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(12)} -pin  "AbsAndMax#7:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(13)} -pin  "AbsAndMax#7:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(14)} -pin  "AbsAndMax#7:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(15)} -pin  "AbsAndMax#7:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load inst "AbsAndMax#8:else:if:not" "not(15)" "INTERFACE" -attr xrf 19676 -attr oid 1058 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {AbsAndMax:x#8.sva(0)} -pin  "AbsAndMax#8:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(1)} -pin  "AbsAndMax#8:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(2)} -pin  "AbsAndMax#8:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(3)} -pin  "AbsAndMax#8:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(4)} -pin  "AbsAndMax#8:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(5)} -pin  "AbsAndMax#8:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(6)} -pin  "AbsAndMax#8:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(7)} -pin  "AbsAndMax#8:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(8)} -pin  "AbsAndMax#8:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(9)} -pin  "AbsAndMax#8:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(10)} -pin  "AbsAndMax#8:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(11)} -pin  "AbsAndMax#8:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(12)} -pin  "AbsAndMax#8:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(13)} -pin  "AbsAndMax#8:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax:x#8.sva(14)} -pin  "AbsAndMax#8:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#1.itm}
load net {AbsAndMax#8:else:if:not.itm(0)} -pin  "AbsAndMax#8:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(1)} -pin  "AbsAndMax#8:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(2)} -pin  "AbsAndMax#8:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(3)} -pin  "AbsAndMax#8:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(4)} -pin  "AbsAndMax#8:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(5)} -pin  "AbsAndMax#8:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(6)} -pin  "AbsAndMax#8:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(7)} -pin  "AbsAndMax#8:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(8)} -pin  "AbsAndMax#8:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(9)} -pin  "AbsAndMax#8:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(10)} -pin  "AbsAndMax#8:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(11)} -pin  "AbsAndMax#8:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(12)} -pin  "AbsAndMax#8:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(13)} -pin  "AbsAndMax#8:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(14)} -pin  "AbsAndMax#8:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load inst "AbsAndMax#8:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 19677 -attr oid 1059 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#8:else:if:not.itm(0)} -pin  "AbsAndMax#8:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(1)} -pin  "AbsAndMax#8:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(2)} -pin  "AbsAndMax#8:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(3)} -pin  "AbsAndMax#8:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(4)} -pin  "AbsAndMax#8:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(5)} -pin  "AbsAndMax#8:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(6)} -pin  "AbsAndMax#8:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(7)} -pin  "AbsAndMax#8:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(8)} -pin  "AbsAndMax#8:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(9)} -pin  "AbsAndMax#8:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(10)} -pin  "AbsAndMax#8:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(11)} -pin  "AbsAndMax#8:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(12)} -pin  "AbsAndMax#8:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(13)} -pin  "AbsAndMax#8:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {AbsAndMax#8:else:if:not.itm(14)} -pin  "AbsAndMax#8:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#8:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#8:else:if:acc.itm(0)} -pin  "AbsAndMax#8:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(1)} -pin  "AbsAndMax#8:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(2)} -pin  "AbsAndMax#8:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(3)} -pin  "AbsAndMax#8:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(4)} -pin  "AbsAndMax#8:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(5)} -pin  "AbsAndMax#8:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(6)} -pin  "AbsAndMax#8:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(7)} -pin  "AbsAndMax#8:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(8)} -pin  "AbsAndMax#8:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(9)} -pin  "AbsAndMax#8:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(10)} -pin  "AbsAndMax#8:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(11)} -pin  "AbsAndMax#8:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(12)} -pin  "AbsAndMax#8:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(13)} -pin  "AbsAndMax#8:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(14)} -pin  "AbsAndMax#8:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(15)} -pin  "AbsAndMax#8:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load inst "not#67" "not(1)" "INTERFACE" -attr xrf 19678 -attr oid 1060 -attr @path {/edge_detect/edge_detect:core/not#67} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#8:if:acc.itm(6)} -pin  "not#67" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:slc.svs}
load net {not#67.itm} -pin  "not#67" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#67.itm}
load inst "AbsAndMax#8:and" "and(2,1)" "INTERFACE" -attr xrf 19679 -attr oid 1061 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {AbsAndMax:x#8.sva(15)} -pin  "AbsAndMax#8:and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#4.itm}
load net {not#67.itm} -pin  "AbsAndMax#8:and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#67.itm}
load net {AbsAndMax#8:and.itm} -pin  "AbsAndMax#8:and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:and.itm}
load inst "AbsAndMax#8:nor" "nor(2,1)" "INTERFACE" -attr xrf 19680 -attr oid 1062 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {AbsAndMax:x#8.sva(15)} -pin  "AbsAndMax#8:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#8.sva)#2.itm}
load net {AbsAndMax#8:if:acc.itm(6)} -pin  "AbsAndMax#8:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:slc.svs}
load net {AbsAndMax#8:nor.itm} -pin  "AbsAndMax#8:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:nor.itm}
load inst "AbsAndMax#8:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 19681 -attr oid 1063 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {AbsAndMax#8:else:if:acc.itm(0)} -pin  "AbsAndMax#8:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(1)} -pin  "AbsAndMax#8:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(2)} -pin  "AbsAndMax#8:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(3)} -pin  "AbsAndMax#8:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(4)} -pin  "AbsAndMax#8:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(5)} -pin  "AbsAndMax#8:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(6)} -pin  "AbsAndMax#8:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(7)} -pin  "AbsAndMax#8:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(8)} -pin  "AbsAndMax#8:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(9)} -pin  "AbsAndMax#8:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(10)} -pin  "AbsAndMax#8:mux1h" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(11)} -pin  "AbsAndMax#8:mux1h" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(12)} -pin  "AbsAndMax#8:mux1h" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(13)} -pin  "AbsAndMax#8:mux1h" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(14)} -pin  "AbsAndMax#8:mux1h" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax#8:else:if:acc.itm(15)} -pin  "AbsAndMax#8:mux1h" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:else:if:acc.itm}
load net {AbsAndMax:x#8.sva(0)} -pin  "AbsAndMax#8:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {AbsAndMax:x#8.sva(1)} -pin  "AbsAndMax#8:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {AbsAndMax:x#8.sva(2)} -pin  "AbsAndMax#8:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {AbsAndMax:x#8.sva(3)} -pin  "AbsAndMax#8:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {AbsAndMax:x#8.sva(4)} -pin  "AbsAndMax#8:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {AbsAndMax:x#8.sva(5)} -pin  "AbsAndMax#8:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {AbsAndMax:x#8.sva(6)} -pin  "AbsAndMax#8:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {AbsAndMax:x#8.sva(7)} -pin  "AbsAndMax#8:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {AbsAndMax:x#8.sva(8)} -pin  "AbsAndMax#8:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {AbsAndMax:x#8.sva(9)} -pin  "AbsAndMax#8:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A1(10)} -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A1(11)} -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A1(12)} -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A1(13)} -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A1(14)} -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#384.itm}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#8:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#8:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#8:and.itm} -pin  "AbsAndMax#8:mux1h" {S0} -attr xrf 19682 -attr oid 1064 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:and.itm}
load net {AbsAndMax#8:nor.itm} -pin  "AbsAndMax#8:mux1h" {S1} -attr xrf 19683 -attr oid 1065 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:nor.itm}
load net {AbsAndMax#8:if:acc.itm(6)} -pin  "AbsAndMax#8:mux1h" {S2} -attr xrf 19684 -attr oid 1066 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:slc.svs}
load net {AbsAndMax#8:mux1h.itm(0)} -pin  "AbsAndMax#8:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(1)} -pin  "AbsAndMax#8:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(2)} -pin  "AbsAndMax#8:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(3)} -pin  "AbsAndMax#8:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(4)} -pin  "AbsAndMax#8:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(5)} -pin  "AbsAndMax#8:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(6)} -pin  "AbsAndMax#8:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(7)} -pin  "AbsAndMax#8:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(8)} -pin  "AbsAndMax#8:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(9)} -pin  "AbsAndMax#8:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(10)} -pin  "AbsAndMax#8:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(11)} -pin  "AbsAndMax#8:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(12)} -pin  "AbsAndMax#8:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(13)} -pin  "AbsAndMax#8:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(14)} -pin  "AbsAndMax#8:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(15)} -pin  "AbsAndMax#8:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load inst "FRAME:acc" "add(16,0,16,0,17)" "INTERFACE" -attr xrf 19685 -attr oid 1067 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc} -attr area 17.189078 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(16,0,16,0,17)"
load net {AbsAndMax#7:mux1h.itm(0)} -pin  "FRAME:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(1)} -pin  "FRAME:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(2)} -pin  "FRAME:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(3)} -pin  "FRAME:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(4)} -pin  "FRAME:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(5)} -pin  "FRAME:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(6)} -pin  "FRAME:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(7)} -pin  "FRAME:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(8)} -pin  "FRAME:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(9)} -pin  "FRAME:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(10)} -pin  "FRAME:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(11)} -pin  "FRAME:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(12)} -pin  "FRAME:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(13)} -pin  "FRAME:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(14)} -pin  "FRAME:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#7:mux1h.itm(15)} -pin  "FRAME:acc" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#7:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(0)} -pin  "FRAME:acc" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(1)} -pin  "FRAME:acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(2)} -pin  "FRAME:acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(3)} -pin  "FRAME:acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(4)} -pin  "FRAME:acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(5)} -pin  "FRAME:acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(6)} -pin  "FRAME:acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(7)} -pin  "FRAME:acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(8)} -pin  "FRAME:acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(9)} -pin  "FRAME:acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(10)} -pin  "FRAME:acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(11)} -pin  "FRAME:acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(12)} -pin  "FRAME:acc" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(13)} -pin  "FRAME:acc" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(14)} -pin  "FRAME:acc" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {AbsAndMax#8:mux1h.itm(15)} -pin  "FRAME:acc" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#8:mux1h.itm}
load net {FRAME:acc.itm(0)} -pin  "FRAME:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(1)} -pin  "FRAME:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(2)} -pin  "FRAME:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(3)} -pin  "FRAME:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(4)} -pin  "FRAME:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(5)} -pin  "FRAME:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(6)} -pin  "FRAME:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(7)} -pin  "FRAME:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(8)} -pin  "FRAME:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(9)} -pin  "FRAME:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(10)} -pin  "FRAME:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(11)} -pin  "FRAME:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(12)} -pin  "FRAME:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(13)} -pin  "FRAME:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(14)} -pin  "FRAME:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(15)} -pin  "FRAME:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(16)} -pin  "FRAME:acc" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load inst "AbsAndMax#6:else:if:not" "not(15)" "INTERFACE" -attr xrf 19686 -attr oid 1068 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(15)"
load net {AbsAndMax:x#6.sva(0)} -pin  "AbsAndMax#6:else:if:not" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(1)} -pin  "AbsAndMax#6:else:if:not" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(2)} -pin  "AbsAndMax#6:else:if:not" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(3)} -pin  "AbsAndMax#6:else:if:not" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(4)} -pin  "AbsAndMax#6:else:if:not" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(5)} -pin  "AbsAndMax#6:else:if:not" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(6)} -pin  "AbsAndMax#6:else:if:not" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(7)} -pin  "AbsAndMax#6:else:if:not" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(8)} -pin  "AbsAndMax#6:else:if:not" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(9)} -pin  "AbsAndMax#6:else:if:not" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(10)} -pin  "AbsAndMax#6:else:if:not" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(11)} -pin  "AbsAndMax#6:else:if:not" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(12)} -pin  "AbsAndMax#6:else:if:not" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(13)} -pin  "AbsAndMax#6:else:if:not" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax:x#6.sva(14)} -pin  "AbsAndMax#6:else:if:not" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#1.itm}
load net {AbsAndMax#6:else:if:not.itm(0)} -pin  "AbsAndMax#6:else:if:not" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(1)} -pin  "AbsAndMax#6:else:if:not" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(2)} -pin  "AbsAndMax#6:else:if:not" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(3)} -pin  "AbsAndMax#6:else:if:not" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(4)} -pin  "AbsAndMax#6:else:if:not" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(5)} -pin  "AbsAndMax#6:else:if:not" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(6)} -pin  "AbsAndMax#6:else:if:not" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(7)} -pin  "AbsAndMax#6:else:if:not" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(8)} -pin  "AbsAndMax#6:else:if:not" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(9)} -pin  "AbsAndMax#6:else:if:not" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(10)} -pin  "AbsAndMax#6:else:if:not" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(11)} -pin  "AbsAndMax#6:else:if:not" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(12)} -pin  "AbsAndMax#6:else:if:not" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(13)} -pin  "AbsAndMax#6:else:if:not" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(14)} -pin  "AbsAndMax#6:else:if:not" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load inst "AbsAndMax#6:else:if:acc" "add(15,0,1,0,16)" "INTERFACE" -attr xrf 19687 -attr oid 1069 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc} -attr area 16.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(15,0,2,1,16)"
load net {AbsAndMax#6:else:if:not.itm(0)} -pin  "AbsAndMax#6:else:if:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(1)} -pin  "AbsAndMax#6:else:if:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(2)} -pin  "AbsAndMax#6:else:if:acc" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(3)} -pin  "AbsAndMax#6:else:if:acc" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(4)} -pin  "AbsAndMax#6:else:if:acc" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(5)} -pin  "AbsAndMax#6:else:if:acc" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(6)} -pin  "AbsAndMax#6:else:if:acc" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(7)} -pin  "AbsAndMax#6:else:if:acc" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(8)} -pin  "AbsAndMax#6:else:if:acc" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(9)} -pin  "AbsAndMax#6:else:if:acc" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(10)} -pin  "AbsAndMax#6:else:if:acc" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(11)} -pin  "AbsAndMax#6:else:if:acc" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(12)} -pin  "AbsAndMax#6:else:if:acc" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(13)} -pin  "AbsAndMax#6:else:if:acc" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {AbsAndMax#6:else:if:not.itm(14)} -pin  "AbsAndMax#6:else:if:acc" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:not.itm}
load net {PWR} -pin  "AbsAndMax#6:else:if:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {AbsAndMax#6:else:if:acc.itm(0)} -pin  "AbsAndMax#6:else:if:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(1)} -pin  "AbsAndMax#6:else:if:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(2)} -pin  "AbsAndMax#6:else:if:acc" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(3)} -pin  "AbsAndMax#6:else:if:acc" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(4)} -pin  "AbsAndMax#6:else:if:acc" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(5)} -pin  "AbsAndMax#6:else:if:acc" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(6)} -pin  "AbsAndMax#6:else:if:acc" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(7)} -pin  "AbsAndMax#6:else:if:acc" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(8)} -pin  "AbsAndMax#6:else:if:acc" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(9)} -pin  "AbsAndMax#6:else:if:acc" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(10)} -pin  "AbsAndMax#6:else:if:acc" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(11)} -pin  "AbsAndMax#6:else:if:acc" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(12)} -pin  "AbsAndMax#6:else:if:acc" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(13)} -pin  "AbsAndMax#6:else:if:acc" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(14)} -pin  "AbsAndMax#6:else:if:acc" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(15)} -pin  "AbsAndMax#6:else:if:acc" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load inst "not#63" "not(1)" "INTERFACE" -attr xrf 19688 -attr oid 1070 -attr @path {/edge_detect/edge_detect:core/not#63} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "not#63" {A(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:slc.svs}
load net {not#63.itm} -pin  "not#63" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#63.itm}
load inst "AbsAndMax#6:and" "and(2,1)" "INTERFACE" -attr xrf 19689 -attr oid 1071 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {AbsAndMax:x#6.sva(15)} -pin  "AbsAndMax#6:and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#4.itm}
load net {not#63.itm} -pin  "AbsAndMax#6:and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#63.itm}
load net {AbsAndMax#6:and.itm} -pin  "AbsAndMax#6:and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:and.itm}
load inst "AbsAndMax#6:nor" "nor(2,1)" "INTERFACE" -attr xrf 19690 -attr oid 1072 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {AbsAndMax:x#6.sva(15)} -pin  "AbsAndMax#6:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/slc(AbsAndMax:x#6.sva)#2.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "AbsAndMax#6:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:slc.svs}
load net {AbsAndMax#6:nor.itm} -pin  "AbsAndMax#6:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:nor.itm}
load inst "AbsAndMax#6:mux1h" "mux1h(3,16)" "INTERFACE" -attr xrf 19691 -attr oid 1073 -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h} -attr area 35.033984 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux1hot(16,3)"
load net {AbsAndMax#6:else:if:acc.itm(0)} -pin  "AbsAndMax#6:mux1h" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(1)} -pin  "AbsAndMax#6:mux1h" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(2)} -pin  "AbsAndMax#6:mux1h" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(3)} -pin  "AbsAndMax#6:mux1h" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(4)} -pin  "AbsAndMax#6:mux1h" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(5)} -pin  "AbsAndMax#6:mux1h" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(6)} -pin  "AbsAndMax#6:mux1h" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(7)} -pin  "AbsAndMax#6:mux1h" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(8)} -pin  "AbsAndMax#6:mux1h" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(9)} -pin  "AbsAndMax#6:mux1h" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(10)} -pin  "AbsAndMax#6:mux1h" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(11)} -pin  "AbsAndMax#6:mux1h" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(12)} -pin  "AbsAndMax#6:mux1h" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(13)} -pin  "AbsAndMax#6:mux1h" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(14)} -pin  "AbsAndMax#6:mux1h" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax#6:else:if:acc.itm(15)} -pin  "AbsAndMax#6:mux1h" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:else:if:acc.itm}
load net {AbsAndMax:x#6.sva(0)} -pin  "AbsAndMax#6:mux1h" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {AbsAndMax:x#6.sva(1)} -pin  "AbsAndMax#6:mux1h" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {AbsAndMax:x#6.sva(2)} -pin  "AbsAndMax#6:mux1h" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {AbsAndMax:x#6.sva(3)} -pin  "AbsAndMax#6:mux1h" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {AbsAndMax:x#6.sva(4)} -pin  "AbsAndMax#6:mux1h" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {AbsAndMax:x#6.sva(5)} -pin  "AbsAndMax#6:mux1h" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {AbsAndMax:x#6.sva(6)} -pin  "AbsAndMax#6:mux1h" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {AbsAndMax:x#6.sva(7)} -pin  "AbsAndMax#6:mux1h" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {AbsAndMax:x#6.sva(8)} -pin  "AbsAndMax#6:mux1h" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {AbsAndMax:x#6.sva(9)} -pin  "AbsAndMax#6:mux1h" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {GND} -pin  "AbsAndMax#6:mux1h" {A1(10)} -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {GND} -pin  "AbsAndMax#6:mux1h" {A1(11)} -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {GND} -pin  "AbsAndMax#6:mux1h" {A1(12)} -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {GND} -pin  "AbsAndMax#6:mux1h" {A1(13)} -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {GND} -pin  "AbsAndMax#6:mux1h" {A1(14)} -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {GND} -pin  "AbsAndMax#6:mux1h" {A1(15)} -attr @path {/edge_detect/edge_detect:core/conc#385.itm}
load net {PWR} -pin  "AbsAndMax#6:mux1h" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#6:mux1h" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#6:mux1h" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#6:mux1h" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#6:mux1h" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#6:mux1h" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#6:mux1h" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#6:mux1h" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#6:mux1h" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {PWR} -pin  "AbsAndMax#6:mux1h" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#6:mux1h" {A2(10)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#6:mux1h" {A2(11)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#6:mux1h" {A2(12)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#6:mux1h" {A2(13)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#6:mux1h" {A2(14)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {GND} -pin  "AbsAndMax#6:mux1h" {A2(15)} -attr @path {/edge_detect/edge_detect:core/C1023_16}
load net {AbsAndMax#6:and.itm} -pin  "AbsAndMax#6:mux1h" {S0} -attr xrf 19692 -attr oid 1074 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:and.itm}
load net {AbsAndMax#6:nor.itm} -pin  "AbsAndMax#6:mux1h" {S1} -attr xrf 19693 -attr oid 1075 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:nor.itm}
load net {AbsAndMax#6:if:acc.itm(6)} -pin  "AbsAndMax#6:mux1h" {S2} -attr xrf 19694 -attr oid 1076 -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:slc.svs}
load net {AbsAndMax#6:mux1h.itm(0)} -pin  "AbsAndMax#6:mux1h" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(1)} -pin  "AbsAndMax#6:mux1h" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(2)} -pin  "AbsAndMax#6:mux1h" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(3)} -pin  "AbsAndMax#6:mux1h" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(4)} -pin  "AbsAndMax#6:mux1h" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(5)} -pin  "AbsAndMax#6:mux1h" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(6)} -pin  "AbsAndMax#6:mux1h" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(7)} -pin  "AbsAndMax#6:mux1h" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(8)} -pin  "AbsAndMax#6:mux1h" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(9)} -pin  "AbsAndMax#6:mux1h" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(10)} -pin  "AbsAndMax#6:mux1h" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(11)} -pin  "AbsAndMax#6:mux1h" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(12)} -pin  "AbsAndMax#6:mux1h" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(13)} -pin  "AbsAndMax#6:mux1h" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(14)} -pin  "AbsAndMax#6:mux1h" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(15)} -pin  "AbsAndMax#6:mux1h" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load inst "acc#8" "add(17,-1,16,0,17)" "INTERFACE" -attr xrf 19695 -attr oid 1077 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8} -attr area 18.184140 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(17,0,16,0,17)"
load net {FRAME:acc.itm(0)} -pin  "acc#8" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(1)} -pin  "acc#8" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(2)} -pin  "acc#8" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(3)} -pin  "acc#8" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(4)} -pin  "acc#8" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(5)} -pin  "acc#8" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(6)} -pin  "acc#8" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(7)} -pin  "acc#8" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(8)} -pin  "acc#8" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(9)} -pin  "acc#8" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(10)} -pin  "acc#8" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(11)} -pin  "acc#8" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(12)} -pin  "acc#8" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(13)} -pin  "acc#8" {A(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(14)} -pin  "acc#8" {A(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(15)} -pin  "acc#8" {A(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {FRAME:acc.itm(16)} -pin  "acc#8" {A(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc.itm}
load net {AbsAndMax#6:mux1h.itm(0)} -pin  "acc#8" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(1)} -pin  "acc#8" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(2)} -pin  "acc#8" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(3)} -pin  "acc#8" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(4)} -pin  "acc#8" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(5)} -pin  "acc#8" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(6)} -pin  "acc#8" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(7)} -pin  "acc#8" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(8)} -pin  "acc#8" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(9)} -pin  "acc#8" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(10)} -pin  "acc#8" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(11)} -pin  "acc#8" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(12)} -pin  "acc#8" {B(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(13)} -pin  "acc#8" {B(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(14)} -pin  "acc#8" {B(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {AbsAndMax#6:mux1h.itm(15)} -pin  "acc#8" {B(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/AbsAndMax#6:mux1h.itm}
load net {acc#8.psp.sva(0)} -pin  "acc#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(1)} -pin  "acc#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(2)} -pin  "acc#8" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(3)} -pin  "acc#8" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(4)} -pin  "acc#8" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(5)} -pin  "acc#8" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(6)} -pin  "acc#8" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(7)} -pin  "acc#8" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(8)} -pin  "acc#8" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(9)} -pin  "acc#8" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(10)} -pin  "acc#8" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(11)} -pin  "acc#8" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(12)} -pin  "acc#8" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(13)} -pin  "acc#8" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(14)} -pin  "acc#8" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(15)} -pin  "acc#8" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load net {acc#8.psp.sva(16)} -pin  "acc#8" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#8.psp.sva}
load inst "FRAME:not#1" "not(1)" "INTERFACE" -attr xrf 19696 -attr oid 1078 -attr @path {/edge_detect/edge_detect:core/FRAME:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#8.psp.sva(1)} -pin  "FRAME:not#1" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#3.itm}
load net {FRAME:not#1.itm} -pin  "FRAME:not#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#1.itm}
load inst "FRAME:acc#12" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19697 -attr oid 1079 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#12} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:acc#12" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#389.itm}
load net {FRAME:not#1.itm} -pin  "FRAME:acc#12" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#389.itm}
load net {acc#8.psp.sva(12)} -pin  "FRAME:acc#12" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#113.itm}
load net {acc#8.psp.sva(2)} -pin  "FRAME:acc#12" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#113.itm}
load net {FRAME:acc#12.itm(0)} -pin  "FRAME:acc#12" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(1)} -pin  "FRAME:acc#12" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#12.itm}
load net {FRAME:acc#12.itm(2)} -pin  "FRAME:acc#12" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#12.itm}
load inst "FRAME:not#2" "not(1)" "INTERFACE" -attr xrf 19698 -attr oid 1080 -attr @path {/edge_detect/edge_detect:core/FRAME:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#8.psp.sva(3)} -pin  "FRAME:not#2" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#2.itm}
load net {FRAME:not#2.itm} -pin  "FRAME:not#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#2.itm}
load inst "FRAME:not#6" "not(1)" "INTERFACE" -attr xrf 19699 -attr oid 1081 -attr @path {/edge_detect/edge_detect:core/FRAME:not#6} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#8.psp.sva(11)} -pin  "FRAME:not#6" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#18.itm}
load net {FRAME:not#6.itm} -pin  "FRAME:not#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#6.itm}
load inst "FRAME:acc#11" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19700 -attr oid 1082 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#11} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:acc#11" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#390.itm}
load net {FRAME:not#2.itm} -pin  "FRAME:acc#11" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#390.itm}
load net {FRAME:not#6.itm} -pin  "FRAME:acc#11" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#111.itm}
load net {acc#8.psp.sva(4)} -pin  "FRAME:acc#11" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#111.itm}
load net {FRAME:acc#11.itm(0)} -pin  "FRAME:acc#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#11.itm}
load net {FRAME:acc#11.itm(1)} -pin  "FRAME:acc#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#11.itm}
load net {FRAME:acc#11.itm(2)} -pin  "FRAME:acc#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#11.itm}
load inst "FRAME:acc#14" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19701 -attr oid 1083 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#14} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "FRAME:acc#14" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#388.itm}
load net {FRAME:acc#12.itm(1)} -pin  "FRAME:acc#14" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#388.itm}
load net {FRAME:acc#12.itm(2)} -pin  "FRAME:acc#14" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#388.itm}
load net {acc#8.psp.sva(14)} -pin  "FRAME:acc#14" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#117.itm}
load net {FRAME:acc#11.itm(1)} -pin  "FRAME:acc#14" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#117.itm}
load net {FRAME:acc#11.itm(2)} -pin  "FRAME:acc#14" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#117.itm}
load net {FRAME:acc#14.itm(0)} -pin  "FRAME:acc#14" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#14.itm}
load net {FRAME:acc#14.itm(1)} -pin  "FRAME:acc#14" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#14.itm}
load net {FRAME:acc#14.itm(2)} -pin  "FRAME:acc#14" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#14.itm}
load net {FRAME:acc#14.itm(3)} -pin  "FRAME:acc#14" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#14.itm}
load inst "FRAME:not#3" "not(1)" "INTERFACE" -attr xrf 19702 -attr oid 1084 -attr @path {/edge_detect/edge_detect:core/FRAME:not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#8.psp.sva(5)} -pin  "FRAME:not#3" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#7.itm}
load net {FRAME:not#3.itm} -pin  "FRAME:not#3" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#3.itm}
load inst "FRAME:acc#10" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19703 -attr oid 1085 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#10} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:acc#10" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#392.itm}
load net {FRAME:not#3.itm} -pin  "FRAME:acc#10" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#392.itm}
load net {acc#8.psp.sva(10)} -pin  "FRAME:acc#10" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#109.itm}
load net {acc#8.psp.sva(6)} -pin  "FRAME:acc#10" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#109.itm}
load net {FRAME:acc#10.itm(0)} -pin  "FRAME:acc#10" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#10.itm}
load net {FRAME:acc#10.itm(1)} -pin  "FRAME:acc#10" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#10.itm}
load net {FRAME:acc#10.itm(2)} -pin  "FRAME:acc#10" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#10.itm}
load inst "FRAME:not#4" "not(1)" "INTERFACE" -attr xrf 19704 -attr oid 1086 -attr @path {/edge_detect/edge_detect:core/FRAME:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#8.psp.sva(7)} -pin  "FRAME:not#4" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#51.itm}
load net {FRAME:not#4.itm} -pin  "FRAME:not#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#4.itm}
load inst "FRAME:not#5" "not(1)" "INTERFACE" -attr xrf 19705 -attr oid 1087 -attr @path {/edge_detect/edge_detect:core/FRAME:not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#8.psp.sva(9)} -pin  "FRAME:not#5" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#25.itm}
load net {FRAME:not#5.itm} -pin  "FRAME:not#5" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#5.itm}
load inst "FRAME:acc#9" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19706 -attr oid 1088 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#9} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:acc#9" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#393.itm}
load net {FRAME:not#4.itm} -pin  "FRAME:acc#9" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#393.itm}
load net {FRAME:not#5.itm} -pin  "FRAME:acc#9" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#107.itm}
load net {acc#8.psp.sva(8)} -pin  "FRAME:acc#9" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#107.itm}
load net {FRAME:acc#9.itm(0)} -pin  "FRAME:acc#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#9.itm}
load net {FRAME:acc#9.itm(1)} -pin  "FRAME:acc#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#9.itm}
load net {FRAME:acc#9.itm(2)} -pin  "FRAME:acc#9" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#9.itm}
load inst "FRAME:not#7" "not(1)" "INTERFACE" -attr xrf 19707 -attr oid 1089 -attr @path {/edge_detect/edge_detect:core/FRAME:not#7} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#8.psp.sva(13)} -pin  "FRAME:not#7" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#19.itm}
load net {FRAME:not#7.itm} -pin  "FRAME:not#7" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#7.itm}
load inst "FRAME:acc#13" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19708 -attr oid 1090 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#13} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "FRAME:acc#13" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#391.itm}
load net {FRAME:acc#10.itm(1)} -pin  "FRAME:acc#13" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#391.itm}
load net {FRAME:acc#10.itm(2)} -pin  "FRAME:acc#13" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#391.itm}
load net {FRAME:not#7.itm} -pin  "FRAME:acc#13" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#115.itm}
load net {FRAME:acc#9.itm(1)} -pin  "FRAME:acc#13" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#115.itm}
load net {FRAME:acc#9.itm(2)} -pin  "FRAME:acc#13" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#115.itm}
load net {FRAME:acc#13.itm(0)} -pin  "FRAME:acc#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(1)} -pin  "FRAME:acc#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(2)} -pin  "FRAME:acc#13" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#13.itm}
load net {FRAME:acc#13.itm(3)} -pin  "FRAME:acc#13" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#13.itm}
load inst "FRAME:not#8" "not(1)" "INTERFACE" -attr xrf 19709 -attr oid 1091 -attr @path {/edge_detect/edge_detect:core/FRAME:not#8} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#8.psp.sva(15)} -pin  "FRAME:not#8" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#8.psp.sva)#30.itm}
load net {FRAME:not#8.itm} -pin  "FRAME:not#8" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#8.itm}
load inst "FRAME:acc#15" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 19710 -attr oid 1092 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#15} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "FRAME:acc#15" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#387.itm}
load net {FRAME:acc#14.itm(1)} -pin  "FRAME:acc#15" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#387.itm}
load net {FRAME:acc#14.itm(2)} -pin  "FRAME:acc#15" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#387.itm}
load net {FRAME:acc#14.itm(3)} -pin  "FRAME:acc#15" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#387.itm}
load net {FRAME:not#8.itm} -pin  "FRAME:acc#15" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#119.itm}
load net {FRAME:acc#13.itm(1)} -pin  "FRAME:acc#15" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#119.itm}
load net {FRAME:acc#13.itm(2)} -pin  "FRAME:acc#15" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#119.itm}
load net {FRAME:acc#13.itm(3)} -pin  "FRAME:acc#15" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#119.itm}
load net {FRAME:acc#15.itm(0)} -pin  "FRAME:acc#15" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#15.itm}
load net {FRAME:acc#15.itm(1)} -pin  "FRAME:acc#15" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#15.itm}
load net {FRAME:acc#15.itm(2)} -pin  "FRAME:acc#15" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#15.itm}
load net {FRAME:acc#15.itm(3)} -pin  "FRAME:acc#15" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#15.itm}
load net {FRAME:acc#15.itm(4)} -pin  "FRAME:acc#15" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#15.itm}
load inst "FRAME:acc#16" "add(5,0,5,1,6)" "INTERFACE" -attr xrf 19711 -attr oid 1093 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#16} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6)"
load net {PWR} -pin  "FRAME:acc#16" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#386.itm}
load net {FRAME:acc#15.itm(1)} -pin  "FRAME:acc#16" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#386.itm}
load net {FRAME:acc#15.itm(2)} -pin  "FRAME:acc#16" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#386.itm}
load net {FRAME:acc#15.itm(3)} -pin  "FRAME:acc#16" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#386.itm}
load net {FRAME:acc#15.itm(4)} -pin  "FRAME:acc#16" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#386.itm}
load net {acc#8.psp.sva(16)} -pin  "FRAME:acc#16" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#394.itm}
load net {acc#8.psp.sva(0)} -pin  "FRAME:acc#16" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#394.itm}
load net {GND} -pin  "FRAME:acc#16" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#394.itm}
load net {GND} -pin  "FRAME:acc#16" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#394.itm}
load net {PWR} -pin  "FRAME:acc#16" {B(4)} -attr @path {/edge_detect/edge_detect:core/conc#394.itm}
load net {FRAME:acc#16.itm(0)} -pin  "FRAME:acc#16" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#16.itm}
load net {FRAME:acc#16.itm(1)} -pin  "FRAME:acc#16" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#16.itm}
load net {FRAME:acc#16.itm(2)} -pin  "FRAME:acc#16" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#16.itm}
load net {FRAME:acc#16.itm(3)} -pin  "FRAME:acc#16" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#16.itm}
load net {FRAME:acc#16.itm(4)} -pin  "FRAME:acc#16" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#16.itm}
load net {FRAME:acc#16.itm(5)} -pin  "FRAME:acc#16" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#16.itm}
load inst "FRAME:not#11" "not(1)" "INTERFACE" -attr xrf 19712 -attr oid 1094 -attr @path {/edge_detect/edge_detect:core/FRAME:not#11} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:acc#16.itm(4)} -pin  "FRAME:not#11" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#6.sva)#5.itm}
load net {FRAME:not#11.itm} -pin  "FRAME:not#11" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#11.itm}
load inst "FRAME:acc#17" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19713 -attr oid 1095 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#17} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "FRAME:acc#17" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#396.itm}
load net {FRAME:acc#16.itm(3)} -pin  "FRAME:acc#17" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#396.itm}
load net {PWR} -pin  "FRAME:acc#17" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#397.itm}
load net {FRAME:not#11.itm} -pin  "FRAME:acc#17" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#397.itm}
load net {FRAME:acc#17.itm(0)} -pin  "FRAME:acc#17" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#17.itm}
load net {FRAME:acc#17.itm(1)} -pin  "FRAME:acc#17" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#17.itm}
load net {FRAME:acc#17.itm(2)} -pin  "FRAME:acc#17" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#17.itm}
load inst "FRAME:not#10" "not(1)" "INTERFACE" -attr xrf 19714 -attr oid 1096 -attr @path {/edge_detect/edge_detect:core/FRAME:not#10} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:acc#16.itm(2)} -pin  "FRAME:not#10" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#6.sva)#6.itm}
load net {FRAME:not#10.itm} -pin  "FRAME:not#10" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#10.itm}
load inst "FRAME:not#12" "not(1)" "INTERFACE" -attr xrf 19715 -attr oid 1097 -attr @path {/edge_detect/edge_detect:core/FRAME:not#12} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {FRAME:acc#16.itm(5)} -pin  "FRAME:not#12" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.imod#6.sva)#1.itm}
load net {FRAME:not#12.itm} -pin  "FRAME:not#12" {Z(0)} -attr @path {/edge_detect/edge_detect:core/FRAME:not#12.itm}
load inst "FRAME:acc#18" "add(3,0,2,0,4)" "INTERFACE" -attr xrf 19716 -attr oid 1098 -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#18} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "FRAME:acc#18" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#395.itm}
load net {FRAME:acc#17.itm(1)} -pin  "FRAME:acc#18" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#395.itm}
load net {FRAME:acc#17.itm(2)} -pin  "FRAME:acc#18" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#395.itm}
load net {FRAME:not#12.itm} -pin  "FRAME:acc#18" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#126.itm}
load net {FRAME:not#10.itm} -pin  "FRAME:acc#18" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:conc#126.itm}
load net {FRAME:acc#18.itm(0)} -pin  "FRAME:acc#18" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(1)} -pin  "FRAME:acc#18" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(2)} -pin  "FRAME:acc#18" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#18.itm}
load net {FRAME:acc#18.itm(3)} -pin  "FRAME:acc#18" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:acc#18.itm}
load inst "acc#10" "add(3,-1,3,-1,3)" "INTERFACE" -attr xrf 19717 -attr oid 1099 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#10} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,3)"
load net {FRAME:acc#18.itm(1)} -pin  "acc#10" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#12.itm}
load net {FRAME:acc#18.itm(2)} -pin  "acc#10" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#12.itm}
load net {FRAME:acc#18.itm(3)} -pin  "acc#10" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:slc#12.itm}
load net {FRAME:acc#16.itm(1)} -pin  "acc#10" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#398.itm}
load net {GND} -pin  "acc#10" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#398.itm}
load net {PWR} -pin  "acc#10" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#398.itm}
load net {acc.imod#7.sva(0)} -pin  "acc#10" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#7.sva}
load net {acc.imod#7.sva(1)} -pin  "acc#10" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#7.sva}
load net {acc.imod#7.sva(2)} -pin  "acc#10" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#7.sva}
load inst "not#222" "not(1)" "INTERFACE" -attr xrf 19718 -attr oid 1100 -attr @path {/edge_detect/edge_detect:core/not#222} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#222" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#222.itm} -pin  "not#222" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#222.itm}
load inst "ACC_GX:and#2" "and(3,1)" "INTERFACE" -attr xrf 19719 -attr oid 1101 -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#2} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {exit:ACC_GX:for.sva:mx0} -pin  "ACC_GX:and#2" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0}
load net {not#222.itm} -pin  "ACC_GX:and#2" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#222.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "ACC_GX:and#2" {A2(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {ACC_GX:and#2.cse#1} -pin  "ACC_GX:and#2" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#2.cse#1}
load inst "ACC_GX:and" "and(2,1)" "INTERFACE" -attr xrf 19720 -attr oid 1102 -attr @path {/edge_detect/edge_detect:core/ACC_GX:and} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC_GX:for.sva:mx0w0} -pin  "ACC_GX:and" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0w0}
load net {exit:ACC_GX.sva} -pin  "ACC_GX:and" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX.sva}
load net {exit:ACC_GX#1.sva#1} -pin  "ACC_GX:and" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.sva#1}
load inst "ACC_GX:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 19721 -attr oid 1103 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {FRAME:i#3.sva(0)} -pin  "ACC_GX:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load net {FRAME:i#3.sva(1)} -pin  "ACC_GX:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load net {PWR} -pin  "ACC_GX:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC_GX:acc.itm(0)} -pin  "ACC_GX:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:acc.itm}
load net {ACC_GX:acc.itm(1)} -pin  "ACC_GX:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:acc.itm}
load inst "ACC_GY:acc" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 19722 -attr oid 1104 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:acc} -attr area 3.315520 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2)"
load net {FRAME:i#2.sva(0)} -pin  "ACC_GY:acc" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load net {FRAME:i#2.sva(1)} -pin  "ACC_GY:acc" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load net {PWR} -pin  "ACC_GY:acc" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {ACC_GY:acc.itm(0)} -pin  "ACC_GY:acc" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:acc.itm}
load net {ACC_GY:acc.itm(1)} -pin  "ACC_GY:acc" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:acc.itm}
load inst "ACC_GX:nor" "nor(2,1)" "INTERFACE" -attr xrf 19723 -attr oid 1105 -attr @path {/edge_detect/edge_detect:core/ACC_GX:nor} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {ACC_GX:acc.itm(1)} -pin  "ACC_GX:nor" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:slc.itm}
load net {ACC_GY:acc.itm(1)} -pin  "ACC_GX:nor" {A1(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:slc.itm}
load net {exit:ACC_GX.sva} -pin  "ACC_GX:nor" {Z(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX.sva}
load inst "ACC_GX:acc#1" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 19724 -attr oid 1106 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:acc#1} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {FRAME:i#3.lpi#1(0)} -pin  "ACC_GX:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {FRAME:i#3.lpi#1(1)} -pin  "ACC_GX:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {PWR} -pin  "ACC_GX:acc#1" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {FRAME:i#3.sva(0)} -pin  "ACC_GX:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load net {FRAME:i#3.sva(1)} -pin  "ACC_GX:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.sva}
load inst "ACC_GY:acc#1" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 19725 -attr oid 1107 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:acc#1} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {FRAME:i#2.lpi#1(0)} -pin  "ACC_GY:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {FRAME:i#2.lpi#1(1)} -pin  "ACC_GY:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {PWR} -pin  "ACC_GY:acc#1" {B(0)} -attr @path {/edge_detect/edge_detect:core/C1_1#1}
load net {FRAME:i#2.sva(0)} -pin  "ACC_GY:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load net {FRAME:i#2.sva(1)} -pin  "ACC_GY:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.sva}
load inst "ACC_GY:for:acc#4" "add(5,-1,3,0,5)" "INTERFACE" -attr xrf 19726 -attr oid 1108 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6)"
load net {ACC_GY:for:acc#11.psp.sva(0)} -pin  "ACC_GY:for:acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#11.psp.sva(1)} -pin  "ACC_GY:for:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#11.psp.sva(2)} -pin  "ACC_GY:for:acc#4" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#11.psp.sva(3)} -pin  "ACC_GY:for:acc#4" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#11.psp.sva(4)} -pin  "ACC_GY:for:acc#4" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {PWR} -pin  "ACC_GY:for:acc#4" {B(0)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {GND} -pin  "ACC_GY:for:acc#4" {B(1)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {PWR} -pin  "ACC_GY:for:acc#4" {B(2)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {ACC_GY:for:acc#4.itm(0)} -pin  "ACC_GY:for:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.itm}
load net {ACC_GY:for:acc#4.itm(1)} -pin  "ACC_GY:for:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.itm}
load net {ACC_GY:for:acc#4.itm(2)} -pin  "ACC_GY:for:acc#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.itm}
load net {ACC_GY:for:acc#4.itm(3)} -pin  "ACC_GY:for:acc#4" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.itm}
load net {ACC_GY:for:acc#4.itm(4)} -pin  "ACC_GY:for:acc#4" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.itm}
load inst "ACC_GY:for:mux#3" "mux(32,10)" "INTERFACE" -attr xrf 19727 -attr oid 1109 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3} -attr area 205.163230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,5,32)"
load net {DC} -pin  "ACC_GY:for:mux#3" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A1(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A1(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A1(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A1(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A1(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A1(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A1(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A1(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A1(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A1(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A3(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A3(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A3(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A3(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A3(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A3(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A3(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A3(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A3(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A3(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A4(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A4(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A4(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A4(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A4(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A4(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A4(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A4(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A4(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A4(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A5(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A5(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A5(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A5(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A5(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A5(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A5(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A5(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A5(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A5(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A6(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A6(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A6(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A6(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A6(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A6(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A6(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A6(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A6(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A6(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A7(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A7(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A7(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A7(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A7(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A7(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A7(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A7(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A7(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A7(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A8(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A8(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A8(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A8(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A8(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A8(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A8(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A8(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A8(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A8(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A9(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A9(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A9(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A9(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A9(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A9(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A9(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A9(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A9(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A9(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#3" {A10(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#3" {A10(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#3" {A10(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#3" {A10(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#3" {A10(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#3" {A10(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:mux#3" {A10(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:mux#3" {A10(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "ACC_GY:for:mux#3" {A10(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "ACC_GY:for:mux#3" {A10(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#3" {A11(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#3" {A11(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#3" {A11(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#3" {A11(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#3" {A11(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#3" {A11(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#3" {A11(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#3" {A11(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "ACC_GY:for:mux#3" {A11(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "ACC_GY:for:mux#3" {A11(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#3" {A12(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#3" {A12(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#3" {A12(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#3" {A12(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "ACC_GY:for:mux#3" {A12(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "ACC_GY:for:mux#3" {A12(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "ACC_GY:for:mux#3" {A12(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "ACC_GY:for:mux#3" {A12(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "ACC_GY:for:mux#3" {A12(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "ACC_GY:for:mux#3" {A12(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#2.itm}
load net {DC} -pin  "ACC_GY:for:mux#3" {A13(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A13(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A13(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A13(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A13(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A13(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A13(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A13(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A13(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A13(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A14(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A14(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A14(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A14(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A14(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A14(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A14(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A14(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A14(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A14(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A15(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A15(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A15(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A15(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A15(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A15(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A15(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A15(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A15(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A15(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A16(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A16(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A16(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A16(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A16(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A16(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A16(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A16(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A16(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A16(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A17(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A17(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A17(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A17(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A17(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A17(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A17(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A17(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A17(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A17(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A18(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A18(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A18(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A18(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A18(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A18(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A18(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A18(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A18(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A18(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A19(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A19(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A19(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A19(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A19(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A19(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A19(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A19(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A19(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A19(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A20(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A20(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A20(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A20(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A20(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A20(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A20(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A20(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A20(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A20(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A21(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A21(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A21(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A21(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A21(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A21(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A21(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A21(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A21(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A21(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A22(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A22(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A22(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A22(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A22(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A22(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A22(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A22(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A22(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A22(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A23(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A23(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A23(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A23(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A23(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A23(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A23(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A23(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A23(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A23(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A24(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A24(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A24(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A24(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A24(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A24(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A24(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A24(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A24(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A24(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A25(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A25(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A25(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A25(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A25(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A25(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A25(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A25(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A25(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A25(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -pin  "ACC_GY:for:mux#3" {A26(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -pin  "ACC_GY:for:mux#3" {A26(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -pin  "ACC_GY:for:mux#3" {A26(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -pin  "ACC_GY:for:mux#3" {A26(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "ACC_GY:for:mux#3" {A26(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "ACC_GY:for:mux#3" {A26(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "ACC_GY:for:mux#3" {A26(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "ACC_GY:for:mux#3" {A26(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "ACC_GY:for:mux#3" {A26(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "ACC_GY:for:mux#3" {A26(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#3.itm}
load net {DC} -pin  "ACC_GY:for:mux#3" {A27(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#3" {A27(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#3" {A27(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#3" {A27(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#3" {A27(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#3" {A27(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#3" {A27(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#3" {A27(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#3" {A27(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#3" {A27(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(70)} -pin  "ACC_GY:for:mux#3" {A28(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(71)} -pin  "ACC_GY:for:mux#3" {A28(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(72)} -pin  "ACC_GY:for:mux#3" {A28(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(73)} -pin  "ACC_GY:for:mux#3" {A28(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(74)} -pin  "ACC_GY:for:mux#3" {A28(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(75)} -pin  "ACC_GY:for:mux#3" {A28(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(76)} -pin  "ACC_GY:for:mux#3" {A28(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(77)} -pin  "ACC_GY:for:mux#3" {A28(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(78)} -pin  "ACC_GY:for:mux#3" {A28(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(79)} -pin  "ACC_GY:for:mux#3" {A28(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#4.itm}
load net {DC} -pin  "ACC_GY:for:mux#3" {A29(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A29(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A29(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A29(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A29(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A29(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A29(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A29(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A29(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A29(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A30(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A30(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A30(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A30(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A30(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A30(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A30(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A30(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A30(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A30(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A31(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A31(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A31(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A31(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A31(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A31(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A31(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A31(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A31(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#3" {A31(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {ACC_GY:for:acc#4.itm(0)} -pin  "ACC_GY:for:mux#3" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.itm}
load net {ACC_GY:for:acc#4.itm(1)} -pin  "ACC_GY:for:mux#3" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.itm}
load net {ACC_GY:for:acc#4.itm(2)} -pin  "ACC_GY:for:mux#3" {S(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.itm}
load net {ACC_GY:for:acc#4.itm(3)} -pin  "ACC_GY:for:mux#3" {S(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.itm}
load net {ACC_GY:for:acc#4.itm(4)} -pin  "ACC_GY:for:mux#3" {S(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#4.itm}
load net {ACC_GY:for:mux#3.itm(0)} -pin  "ACC_GY:for:mux#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(1)} -pin  "ACC_GY:for:mux#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(2)} -pin  "ACC_GY:for:mux#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(3)} -pin  "ACC_GY:for:mux#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(4)} -pin  "ACC_GY:for:mux#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(5)} -pin  "ACC_GY:for:mux#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(6)} -pin  "ACC_GY:for:mux#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(7)} -pin  "ACC_GY:for:mux#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(8)} -pin  "ACC_GY:for:mux#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(9)} -pin  "ACC_GY:for:mux#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load inst "mul#4" "mul(3,1,10,0,12)" "INTERFACE" -attr xrf 19728 -attr oid 1110 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4} -attr area 335.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(3,1,10,0,12)"
load net {ACC_GY:for:slc(gy).psp.sva(0)} -pin  "mul#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load net {ACC_GY:for:slc(gy).psp.sva(1)} -pin  "mul#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load net {ACC_GY:for:slc(gy).psp.sva(2)} -pin  "mul#4" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load net {ACC_GY:for:mux#3.itm(0)} -pin  "mul#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(1)} -pin  "mul#4" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(2)} -pin  "mul#4" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(3)} -pin  "mul#4" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(4)} -pin  "mul#4" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(5)} -pin  "mul#4" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(6)} -pin  "mul#4" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(7)} -pin  "mul#4" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(8)} -pin  "mul#4" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {ACC_GY:for:mux#3.itm(9)} -pin  "mul#4" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#3.itm}
load net {mul#4.itm(0)} -pin  "mul#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(1)} -pin  "mul#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(2)} -pin  "mul#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(3)} -pin  "mul#4" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(4)} -pin  "mul#4" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(5)} -pin  "mul#4" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(6)} -pin  "mul#4" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(7)} -pin  "mul#4" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(8)} -pin  "mul#4" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(9)} -pin  "mul#4" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(10)} -pin  "mul#4" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(11)} -pin  "mul#4" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load inst "mul#3" "mul(3,1,10,0,12)" "INTERFACE" -attr xrf 19729 -attr oid 1111 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3} -attr area 335.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(3,1,10,0,12)"
load net {ACC_GY:for:slc(gy).psp.sva(0)} -pin  "mul#3" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load net {ACC_GY:for:slc(gy).psp.sva(1)} -pin  "mul#3" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load net {ACC_GY:for:slc(gy).psp.sva(2)} -pin  "mul#3" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load net {ACC_GY:for:rshift.itm(0)} -pin  "mul#3" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(1)} -pin  "mul#3" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(2)} -pin  "mul#3" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(3)} -pin  "mul#3" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(4)} -pin  "mul#3" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(5)} -pin  "mul#3" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(6)} -pin  "mul#3" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(7)} -pin  "mul#3" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(8)} -pin  "mul#3" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {ACC_GY:for:rshift.itm(9)} -pin  "mul#3" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:rshift.itm}
load net {mul#3.itm(0)} -pin  "mul#3" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(1)} -pin  "mul#3" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(2)} -pin  "mul#3" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(3)} -pin  "mul#3" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(4)} -pin  "mul#3" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(5)} -pin  "mul#3" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(6)} -pin  "mul#3" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(7)} -pin  "mul#3" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(8)} -pin  "mul#3" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(9)} -pin  "mul#3" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(10)} -pin  "mul#3" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(11)} -pin  "mul#3" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load inst "ACC_GY:for:acc#26" "add(12,1,12,1,13)" "INTERFACE" -attr xrf 19730 -attr oid 1112 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13)"
load net {mul#4.itm(0)} -pin  "ACC_GY:for:acc#26" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(1)} -pin  "ACC_GY:for:acc#26" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(2)} -pin  "ACC_GY:for:acc#26" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(3)} -pin  "ACC_GY:for:acc#26" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(4)} -pin  "ACC_GY:for:acc#26" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(5)} -pin  "ACC_GY:for:acc#26" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(6)} -pin  "ACC_GY:for:acc#26" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(7)} -pin  "ACC_GY:for:acc#26" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(8)} -pin  "ACC_GY:for:acc#26" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(9)} -pin  "ACC_GY:for:acc#26" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(10)} -pin  "ACC_GY:for:acc#26" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#4.itm(11)} -pin  "ACC_GY:for:acc#26" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#4.itm}
load net {mul#3.itm(0)} -pin  "ACC_GY:for:acc#26" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(1)} -pin  "ACC_GY:for:acc#26" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(2)} -pin  "ACC_GY:for:acc#26" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(3)} -pin  "ACC_GY:for:acc#26" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(4)} -pin  "ACC_GY:for:acc#26" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(5)} -pin  "ACC_GY:for:acc#26" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(6)} -pin  "ACC_GY:for:acc#26" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(7)} -pin  "ACC_GY:for:acc#26" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(8)} -pin  "ACC_GY:for:acc#26" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(9)} -pin  "ACC_GY:for:acc#26" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(10)} -pin  "ACC_GY:for:acc#26" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {mul#3.itm(11)} -pin  "ACC_GY:for:acc#26" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#3.itm}
load net {ACC_GY:for:acc#26.itm(0)} -pin  "ACC_GY:for:acc#26" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(1)} -pin  "ACC_GY:for:acc#26" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(2)} -pin  "ACC_GY:for:acc#26" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(3)} -pin  "ACC_GY:for:acc#26" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(4)} -pin  "ACC_GY:for:acc#26" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(5)} -pin  "ACC_GY:for:acc#26" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(6)} -pin  "ACC_GY:for:acc#26" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(7)} -pin  "ACC_GY:for:acc#26" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(8)} -pin  "ACC_GY:for:acc#26" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(9)} -pin  "ACC_GY:for:acc#26" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(10)} -pin  "ACC_GY:for:acc#26" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(11)} -pin  "ACC_GY:for:acc#26" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(12)} -pin  "ACC_GY:for:acc#26" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load inst "ACC_GY:for:mux#4" "mux(32,10)" "INTERFACE" -attr xrf 19731 -attr oid 1113 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4} -attr area 205.163230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,5,32)"
load net {DC} -pin  "ACC_GY:for:mux#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#4" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#4" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#4" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#4" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#4" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#4" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#4" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#4" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GY:for:mux#4" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "ACC_GY:for:mux#4" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "ACC_GY:for:mux#4" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "ACC_GY:for:mux#4" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "ACC_GY:for:mux#4" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "ACC_GY:for:mux#4" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "ACC_GY:for:mux#4" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -pin  "ACC_GY:for:mux#4" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -pin  "ACC_GY:for:mux#4" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -pin  "ACC_GY:for:mux#4" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -pin  "ACC_GY:for:mux#4" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#5.itm}
load net {DC} -pin  "ACC_GY:for:mux#4" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A3(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A3(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A3(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A3(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A3(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A3(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A3(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A3(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A3(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A3(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A4(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A4(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A4(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A4(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A4(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A4(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A4(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A4(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A4(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A4(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A5(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A5(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A5(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A5(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A5(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A5(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A5(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A5(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A5(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A5(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A6(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A6(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A6(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A6(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A6(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A6(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A6(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A6(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A6(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A6(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A7(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A7(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A7(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A7(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A7(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A7(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A7(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A7(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A7(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A7(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A8(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A8(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A8(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A8(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A8(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A8(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A8(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A8(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A8(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A8(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A9(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A9(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A9(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A9(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A9(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A9(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A9(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A9(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A9(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A9(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A10(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A10(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A10(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A10(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A10(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A10(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A10(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A10(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A10(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A10(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A11(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A11(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A11(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A11(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A11(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A11(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A11(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A11(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A11(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A11(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A12(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A12(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A12(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A12(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A12(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A12(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A12(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A12(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A12(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A12(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A13(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A13(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A13(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A13(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A13(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A13(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A13(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A13(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A13(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A13(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A14(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A14(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A14(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A14(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A14(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A14(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A14(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A14(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A14(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A14(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#4" {A15(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#4" {A15(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#4" {A15(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#4" {A15(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#4" {A15(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#4" {A15(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#4" {A15(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#4" {A15(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "ACC_GY:for:mux#4" {A15(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "ACC_GY:for:mux#4" {A15(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:mux#4" {A16(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:mux#4" {A16(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#4" {A16(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#4" {A16(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#4" {A16(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#4" {A16(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#4" {A16(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#4" {A16(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "ACC_GY:for:mux#4" {A16(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "ACC_GY:for:mux#4" {A16(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "ACC_GY:for:mux#4" {A17(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "ACC_GY:for:mux#4" {A17(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "ACC_GY:for:mux#4" {A17(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "ACC_GY:for:mux#4" {A17(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "ACC_GY:for:mux#4" {A17(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "ACC_GY:for:mux#4" {A17(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "ACC_GY:for:mux#4" {A17(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "ACC_GY:for:mux#4" {A17(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "ACC_GY:for:mux#4" {A17(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "ACC_GY:for:mux#4" {A17(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#8.itm}
load net {DC} -pin  "ACC_GY:for:mux#4" {A18(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A18(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A18(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A18(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A18(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A18(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A18(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A18(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A18(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A18(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A19(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A19(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A19(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A19(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A19(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A19(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A19(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A19(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A19(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A19(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A20(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A20(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A20(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A20(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A20(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A20(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A20(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A20(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A20(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A20(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A21(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A21(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A21(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A21(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A21(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A21(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A21(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A21(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A21(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A21(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A22(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A22(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A22(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A22(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A22(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A22(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A22(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A22(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A22(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A22(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A23(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A23(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A23(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A23(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A23(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A23(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A23(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A23(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A23(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A23(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A24(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A24(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A24(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A24(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A24(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A24(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A24(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A24(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A24(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A24(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A25(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A25(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A25(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A25(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A25(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A25(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A25(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A25(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A25(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A25(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A26(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A26(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A26(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A26(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A26(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A26(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A26(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A26(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A26(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A26(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A27(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A27(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A27(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A27(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A27(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A27(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A27(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A27(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A27(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A27(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A28(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A28(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A28(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A28(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A28(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A28(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A28(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A28(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A28(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A28(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A29(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A29(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A29(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A29(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A29(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A29(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A29(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A29(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A29(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A29(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A30(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A30(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A30(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A30(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A30(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A30(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A30(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A30(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A30(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GY:for:mux#4" {A30(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(0)} -pin  "ACC_GY:for:mux#4" {A31(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(1)} -pin  "ACC_GY:for:mux#4" {A31(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(2)} -pin  "ACC_GY:for:mux#4" {A31(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(3)} -pin  "ACC_GY:for:mux#4" {A31(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(4)} -pin  "ACC_GY:for:mux#4" {A31(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(5)} -pin  "ACC_GY:for:mux#4" {A31(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(6)} -pin  "ACC_GY:for:mux#4" {A31(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(7)} -pin  "ACC_GY:for:mux#4" {A31(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(8)} -pin  "ACC_GY:for:mux#4" {A31(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(9)} -pin  "ACC_GY:for:mux#4" {A31(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]#3:slc(regs.regs).cse.sva)#9.itm}
load net {ACC_GY:for:acc#11.psp.sva(0)} -pin  "ACC_GY:for:mux#4" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#11.psp.sva(1)} -pin  "ACC_GY:for:mux#4" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#11.psp.sva(2)} -pin  "ACC_GY:for:mux#4" {S(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#11.psp.sva(3)} -pin  "ACC_GY:for:mux#4" {S(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#11.psp.sva(4)} -pin  "ACC_GY:for:mux#4" {S(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:mux#4.itm(0)} -pin  "ACC_GY:for:mux#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(1)} -pin  "ACC_GY:for:mux#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(2)} -pin  "ACC_GY:for:mux#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(3)} -pin  "ACC_GY:for:mux#4" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(4)} -pin  "ACC_GY:for:mux#4" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(5)} -pin  "ACC_GY:for:mux#4" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(6)} -pin  "ACC_GY:for:mux#4" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(7)} -pin  "ACC_GY:for:mux#4" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(8)} -pin  "ACC_GY:for:mux#4" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(9)} -pin  "ACC_GY:for:mux#4" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load inst "mul#5" "mul(3,1,10,0,12)" "INTERFACE" -attr xrf 19732 -attr oid 1114 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5} -attr area 335.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(3,1,10,0,12)"
load net {ACC_GY:for:slc(gy).psp.sva(0)} -pin  "mul#5" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load net {ACC_GY:for:slc(gy).psp.sva(1)} -pin  "mul#5" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load net {ACC_GY:for:slc(gy).psp.sva(2)} -pin  "mul#5" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load net {ACC_GY:for:mux#4.itm(0)} -pin  "mul#5" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(1)} -pin  "mul#5" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(2)} -pin  "mul#5" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(3)} -pin  "mul#5" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(4)} -pin  "mul#5" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(5)} -pin  "mul#5" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(6)} -pin  "mul#5" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(7)} -pin  "mul#5" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(8)} -pin  "mul#5" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {ACC_GY:for:mux#4.itm(9)} -pin  "mul#5" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux#4.itm}
load net {mul#5.itm(0)} -pin  "mul#5" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(1)} -pin  "mul#5" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(2)} -pin  "mul#5" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(3)} -pin  "mul#5" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(4)} -pin  "mul#5" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(5)} -pin  "mul#5" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(6)} -pin  "mul#5" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(7)} -pin  "mul#5" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(8)} -pin  "mul#5" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(9)} -pin  "mul#5" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(10)} -pin  "mul#5" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(11)} -pin  "mul#5" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load inst "acc#4" "add(13,1,12,1,14)" "INTERFACE" -attr xrf 19733 -attr oid 1115 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,12,1,14)"
load net {ACC_GY:for:acc#26.itm(0)} -pin  "acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(1)} -pin  "acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(2)} -pin  "acc#4" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(3)} -pin  "acc#4" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(4)} -pin  "acc#4" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(5)} -pin  "acc#4" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(6)} -pin  "acc#4" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(7)} -pin  "acc#4" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(8)} -pin  "acc#4" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(9)} -pin  "acc#4" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(10)} -pin  "acc#4" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(11)} -pin  "acc#4" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {ACC_GY:for:acc#26.itm(12)} -pin  "acc#4" {A(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#26.itm}
load net {mul#5.itm(0)} -pin  "acc#4" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(1)} -pin  "acc#4" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(2)} -pin  "acc#4" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(3)} -pin  "acc#4" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(4)} -pin  "acc#4" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(5)} -pin  "acc#4" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(6)} -pin  "acc#4" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(7)} -pin  "acc#4" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(8)} -pin  "acc#4" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(9)} -pin  "acc#4" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(10)} -pin  "acc#4" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {mul#5.itm(11)} -pin  "acc#4" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#5.itm}
load net {acc#4.psp.sva(0)} -pin  "acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(1)} -pin  "acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(2)} -pin  "acc#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(3)} -pin  "acc#4" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(4)} -pin  "acc#4" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(5)} -pin  "acc#4" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(6)} -pin  "acc#4" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(7)} -pin  "acc#4" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(8)} -pin  "acc#4" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(9)} -pin  "acc#4" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(10)} -pin  "acc#4" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(11)} -pin  "acc#4" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(12)} -pin  "acc#4" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load net {acc#4.psp.sva(13)} -pin  "acc#4" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#4.psp.sva}
load inst "ACC_GY:for:not#30" "not(1)" "INTERFACE" -attr xrf 19734 -attr oid 1116 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#30} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#4.psp.sva(3)} -pin  "ACC_GY:for:not#30" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#17.itm}
load net {ACC_GY:for:not#30.itm} -pin  "ACC_GY:for:not#30" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#30.itm}
load inst "ACC_GY:for:acc#29" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19735 -attr oid 1117 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#29} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC_GY:for:acc#29" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#401.itm}
load net {acc#4.psp.sva(2)} -pin  "ACC_GY:for:acc#29" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#401.itm}
load net {acc#4.psp.sva(10)} -pin  "ACC_GY:for:acc#29" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#73.itm}
load net {ACC_GY:for:not#30.itm} -pin  "ACC_GY:for:acc#29" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#73.itm}
load net {ACC_GY:for:acc#29.itm(0)} -pin  "ACC_GY:for:acc#29" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#29.itm}
load net {ACC_GY:for:acc#29.itm(1)} -pin  "ACC_GY:for:acc#29" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#29.itm}
load net {ACC_GY:for:acc#29.itm(2)} -pin  "ACC_GY:for:acc#29" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#29.itm}
load inst "ACC_GY:for:not#31" "not(1)" "INTERFACE" -attr xrf 19736 -attr oid 1118 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#31} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#4.psp.sva(5)} -pin  "ACC_GY:for:not#31" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#24.itm}
load net {ACC_GY:for:not#31.itm} -pin  "ACC_GY:for:not#31" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#31.itm}
load inst "ACC_GY:for:not#33" "not(1)" "INTERFACE" -attr xrf 19737 -attr oid 1119 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#33} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#4.psp.sva(9)} -pin  "ACC_GY:for:not#33" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#10.itm}
load net {ACC_GY:for:not#33.itm} -pin  "ACC_GY:for:not#33" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#33.itm}
load inst "ACC_GY:for:acc#28" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19738 -attr oid 1120 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#28} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC_GY:for:acc#28" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#402.itm}
load net {acc#4.psp.sva(4)} -pin  "ACC_GY:for:acc#28" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#402.itm}
load net {ACC_GY:for:not#33.itm} -pin  "ACC_GY:for:acc#28" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#71.itm}
load net {ACC_GY:for:not#31.itm} -pin  "ACC_GY:for:acc#28" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#71.itm}
load net {ACC_GY:for:acc#28.itm(0)} -pin  "ACC_GY:for:acc#28" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#28.itm}
load net {ACC_GY:for:acc#28.itm(1)} -pin  "ACC_GY:for:acc#28" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#28.itm}
load net {ACC_GY:for:acc#28.itm(2)} -pin  "ACC_GY:for:acc#28" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#28.itm}
load inst "ACC_GY:for:acc#31" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19739 -attr oid 1121 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#31} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GY:for:acc#31" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#400.itm}
load net {ACC_GY:for:acc#29.itm(1)} -pin  "ACC_GY:for:acc#31" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#400.itm}
load net {ACC_GY:for:acc#29.itm(2)} -pin  "ACC_GY:for:acc#31" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#400.itm}
load net {acc#4.psp.sva(12)} -pin  "ACC_GY:for:acc#31" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#77.itm}
load net {ACC_GY:for:acc#28.itm(1)} -pin  "ACC_GY:for:acc#31" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#77.itm}
load net {ACC_GY:for:acc#28.itm(2)} -pin  "ACC_GY:for:acc#31" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#77.itm}
load net {ACC_GY:for:acc#31.itm(0)} -pin  "ACC_GY:for:acc#31" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#31.itm}
load net {ACC_GY:for:acc#31.itm(1)} -pin  "ACC_GY:for:acc#31" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#31.itm}
load net {ACC_GY:for:acc#31.itm(2)} -pin  "ACC_GY:for:acc#31" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#31.itm}
load net {ACC_GY:for:acc#31.itm(3)} -pin  "ACC_GY:for:acc#31" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#31.itm}
load inst "ACC_GY:for:not#32" "not(1)" "INTERFACE" -attr xrf 19740 -attr oid 1122 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#32} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#4.psp.sva(7)} -pin  "ACC_GY:for:not#32" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#12.itm}
load net {ACC_GY:for:not#32.itm} -pin  "ACC_GY:for:not#32" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#32.itm}
load inst "ACC_GY:for:acc#27" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19741 -attr oid 1123 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#27} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC_GY:for:acc#27" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#404.itm}
load net {acc#4.psp.sva(6)} -pin  "ACC_GY:for:acc#27" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#404.itm}
load net {acc#4.psp.sva(8)} -pin  "ACC_GY:for:acc#27" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#69.itm}
load net {ACC_GY:for:not#32.itm} -pin  "ACC_GY:for:acc#27" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#69.itm}
load net {ACC_GY:for:acc#27.itm(0)} -pin  "ACC_GY:for:acc#27" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#27.itm}
load net {ACC_GY:for:acc#27.itm(1)} -pin  "ACC_GY:for:acc#27" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#27.itm}
load net {ACC_GY:for:acc#27.itm(2)} -pin  "ACC_GY:for:acc#27" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#27.itm}
load inst "ACC_GY:for:not#29" "not(1)" "INTERFACE" -attr xrf 19742 -attr oid 1124 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#29} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#4.psp.sva(1)} -pin  "ACC_GY:for:not#29" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#18.itm}
load net {ACC_GY:for:not#29.itm} -pin  "ACC_GY:for:not#29" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#29.itm}
load inst "ACC_GY:for:not#34" "not(1)" "INTERFACE" -attr xrf 19743 -attr oid 1125 -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#34} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc#4.psp.sva(11)} -pin  "ACC_GY:for:not#34" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc#4.psp.sva)#11.itm}
load net {ACC_GY:for:not#34.itm} -pin  "ACC_GY:for:not#34" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#34.itm}
load inst "ACC_GY:for:acc#30" "add(3,0,2,0,4)" "INTERFACE" -attr xrf 19744 -attr oid 1126 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#30} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GY:for:acc#30" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#403.itm}
load net {ACC_GY:for:acc#27.itm(1)} -pin  "ACC_GY:for:acc#30" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#403.itm}
load net {ACC_GY:for:acc#27.itm(2)} -pin  "ACC_GY:for:acc#30" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#403.itm}
load net {ACC_GY:for:not#34.itm} -pin  "ACC_GY:for:acc#30" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#75.itm}
load net {ACC_GY:for:not#29.itm} -pin  "ACC_GY:for:acc#30" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#75.itm}
load net {ACC_GY:for:acc#30.itm(0)} -pin  "ACC_GY:for:acc#30" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#30.itm}
load net {ACC_GY:for:acc#30.itm(1)} -pin  "ACC_GY:for:acc#30" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#30.itm}
load net {ACC_GY:for:acc#30.itm(2)} -pin  "ACC_GY:for:acc#30" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#30.itm}
load net {ACC_GY:for:acc#30.itm(3)} -pin  "ACC_GY:for:acc#30" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#30.itm}
load inst "ACC_GY:for:acc#32" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 19745 -attr oid 1127 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#32} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC_GY:for:acc#32" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#399.itm}
load net {ACC_GY:for:acc#31.itm(1)} -pin  "ACC_GY:for:acc#32" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#399.itm}
load net {ACC_GY:for:acc#31.itm(2)} -pin  "ACC_GY:for:acc#32" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#399.itm}
load net {ACC_GY:for:acc#31.itm(3)} -pin  "ACC_GY:for:acc#32" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#399.itm}
load net {acc#4.psp.sva(13)} -pin  "ACC_GY:for:acc#32" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#79.itm}
load net {ACC_GY:for:acc#30.itm(1)} -pin  "ACC_GY:for:acc#32" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#79.itm}
load net {ACC_GY:for:acc#30.itm(2)} -pin  "ACC_GY:for:acc#32" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#79.itm}
load net {ACC_GY:for:acc#30.itm(3)} -pin  "ACC_GY:for:acc#32" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#79.itm}
load net {ACC_GY:for:acc#32.itm(0)} -pin  "ACC_GY:for:acc#32" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#32.itm}
load net {ACC_GY:for:acc#32.itm(1)} -pin  "ACC_GY:for:acc#32" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#32.itm}
load net {ACC_GY:for:acc#32.itm(2)} -pin  "ACC_GY:for:acc#32" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#32.itm}
load net {ACC_GY:for:acc#32.itm(3)} -pin  "ACC_GY:for:acc#32" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#32.itm}
load net {ACC_GY:for:acc#32.itm(4)} -pin  "ACC_GY:for:acc#32" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#32.itm}
load inst "acc#5" "add(4,0,4,1,5)" "INTERFACE" -attr xrf 19746 -attr oid 1128 -attr vt d -attr @path {/edge_detect/edge_detect:core/acc#5} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {ACC_GY:for:acc#32.itm(1)} -pin  "acc#5" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#13.itm}
load net {ACC_GY:for:acc#32.itm(2)} -pin  "acc#5" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#13.itm}
load net {ACC_GY:for:acc#32.itm(3)} -pin  "acc#5" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#13.itm}
load net {ACC_GY:for:acc#32.itm(4)} -pin  "acc#5" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc#13.itm}
load net {acc#4.psp.sva(0)} -pin  "acc#5" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#405.itm}
load net {PWR} -pin  "acc#5" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#405.itm}
load net {GND} -pin  "acc#5" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#405.itm}
load net {PWR} -pin  "acc#5" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#405.itm}
load net {acc.imod#3.sva(0)} -pin  "acc#5" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#3.sva}
load net {acc.imod#3.sva(1)} -pin  "acc#5" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#3.sva}
load net {acc.imod#3.sva(2)} -pin  "acc#5" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#3.sva}
load net {acc.imod#3.sva(3)} -pin  "acc#5" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#3.sva}
load net {acc.imod#3.sva(4)} -pin  "acc#5" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/acc.imod#3.sva}
load inst "ACC_GY:for:acc#54" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19747 -attr oid 1129 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#54} -attr area 3.311766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {ACC_GY:for:acc#25.sdt(1)} -pin  "ACC_GY:for:acc#54" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#25.sdt).itm}
load net {ACC_GY:for:acc#25.sdt(2)} -pin  "ACC_GY:for:acc#54" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#25.sdt).itm}
load net {FRAME:i#2.lpi#1(0)} -pin  "ACC_GY:for:acc#54" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GY:for:asn#81).itm}
load net {FRAME:i#2.lpi#1(1)} -pin  "ACC_GY:for:acc#54" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GY:for:asn#81).itm}
load net {ACC_GY:for:acc#54.itm(0)} -pin  "ACC_GY:for:acc#54" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#54.itm}
load net {ACC_GY:for:acc#54.itm(1)} -pin  "ACC_GY:for:acc#54" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#54.itm}
load net {ACC_GY:for:acc#54.itm(2)} -pin  "ACC_GY:for:acc#54" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#54.itm}
load inst "ACC_GY:for:mux" "mux(16,3)" "INTERFACE" -attr xrf 19748 -attr oid 1130 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:mux} -attr area 30.193929 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(3,4,16)"
load net {DC} -pin  "ACC_GY:for:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A1(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A1(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A1(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A3(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A3(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A3(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A4(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A4(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A4(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A5(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A5(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A5(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A6(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A6(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GY:for:mux" {A6(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {PWR} -pin  "ACC_GY:for:mux" {A7(0)} -attr @path {/edge_detect/edge_detect:core/gy.rom#11}
load net {PWR} -pin  "ACC_GY:for:mux" {A7(1)} -attr @path {/edge_detect/edge_detect:core/gy.rom#11}
load net {PWR} -pin  "ACC_GY:for:mux" {A7(2)} -attr @path {/edge_detect/edge_detect:core/gy.rom#11}
load net {GND} -pin  "ACC_GY:for:mux" {A8(0)} -attr @path {/edge_detect/edge_detect:core/gy.rom#12}
load net {PWR} -pin  "ACC_GY:for:mux" {A8(1)} -attr @path {/edge_detect/edge_detect:core/gy.rom#12}
load net {PWR} -pin  "ACC_GY:for:mux" {A8(2)} -attr @path {/edge_detect/edge_detect:core/gy.rom#12}
load net {PWR} -pin  "ACC_GY:for:mux" {A9(0)} -attr @path {/edge_detect/edge_detect:core/gy.rom#13}
load net {PWR} -pin  "ACC_GY:for:mux" {A9(1)} -attr @path {/edge_detect/edge_detect:core/gy.rom#13}
load net {PWR} -pin  "ACC_GY:for:mux" {A9(2)} -attr @path {/edge_detect/edge_detect:core/gy.rom#13}
load net {GND} -pin  "ACC_GY:for:mux" {A10(0)} -attr @path {/edge_detect/edge_detect:core/gy.rom#14}
load net {GND} -pin  "ACC_GY:for:mux" {A10(1)} -attr @path {/edge_detect/edge_detect:core/gy.rom#14}
load net {GND} -pin  "ACC_GY:for:mux" {A10(2)} -attr @path {/edge_detect/edge_detect:core/gy.rom#14}
load net {GND} -pin  "ACC_GY:for:mux" {A11(0)} -attr @path {/edge_detect/edge_detect:core/gy.rom#15}
load net {GND} -pin  "ACC_GY:for:mux" {A11(1)} -attr @path {/edge_detect/edge_detect:core/gy.rom#15}
load net {GND} -pin  "ACC_GY:for:mux" {A11(2)} -attr @path {/edge_detect/edge_detect:core/gy.rom#15}
load net {GND} -pin  "ACC_GY:for:mux" {A12(0)} -attr @path {/edge_detect/edge_detect:core/gy.rom#16}
load net {GND} -pin  "ACC_GY:for:mux" {A12(1)} -attr @path {/edge_detect/edge_detect:core/gy.rom#16}
load net {GND} -pin  "ACC_GY:for:mux" {A12(2)} -attr @path {/edge_detect/edge_detect:core/gy.rom#16}
load net {PWR} -pin  "ACC_GY:for:mux" {A13(0)} -attr @path {/edge_detect/edge_detect:core/gy.rom#17}
load net {GND} -pin  "ACC_GY:for:mux" {A13(1)} -attr @path {/edge_detect/edge_detect:core/gy.rom#17}
load net {GND} -pin  "ACC_GY:for:mux" {A13(2)} -attr @path {/edge_detect/edge_detect:core/gy.rom#17}
load net {GND} -pin  "ACC_GY:for:mux" {A14(0)} -attr @path {/edge_detect/edge_detect:core/gy.rom#18}
load net {PWR} -pin  "ACC_GY:for:mux" {A14(1)} -attr @path {/edge_detect/edge_detect:core/gy.rom#18}
load net {GND} -pin  "ACC_GY:for:mux" {A14(2)} -attr @path {/edge_detect/edge_detect:core/gy.rom#18}
load net {PWR} -pin  "ACC_GY:for:mux" {A15(0)} -attr @path {/edge_detect/edge_detect:core/gy.rom#19}
load net {GND} -pin  "ACC_GY:for:mux" {A15(1)} -attr @path {/edge_detect/edge_detect:core/gy.rom#19}
load net {GND} -pin  "ACC_GY:for:mux" {A15(2)} -attr @path {/edge_detect/edge_detect:core/gy.rom#19}
load net {ACC_GY:for:acc#25.sdt(0)} -pin  "ACC_GY:for:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#108.itm}
load net {ACC_GY:for:acc#54.itm(0)} -pin  "ACC_GY:for:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#108.itm}
load net {ACC_GY:for:acc#54.itm(1)} -pin  "ACC_GY:for:mux" {S(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#108.itm}
load net {ACC_GY:for:acc#54.itm(2)} -pin  "ACC_GY:for:mux" {S(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:conc#108.itm}
load net {ACC_GY:for:slc(gy).psp.sva(0)} -pin  "ACC_GY:for:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load net {ACC_GY:for:slc(gy).psp.sva(1)} -pin  "ACC_GY:for:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load net {ACC_GY:for:slc(gy).psp.sva(2)} -pin  "ACC_GY:for:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:slc(gy).psp.sva}
load inst "regs.operator[]#3:mux" "mux(4,90)" "INTERFACE" -attr xrf 19749 -attr oid 1131 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:mux} -attr area 200.329470 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,2,4)"
load net {DC} -pin  "regs.operator[]#3:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(16)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(17)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(18)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(19)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(20)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(21)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(22)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(23)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(24)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(25)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(26)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(27)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(28)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(29)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(30)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(31)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(32)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(33)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(34)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(35)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(36)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(37)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(38)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(39)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(40)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(41)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(42)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(43)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(44)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(45)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(46)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(47)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(48)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(49)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(50)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(51)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(52)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(53)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(54)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(55)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(56)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(57)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(58)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(59)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(60)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(61)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(62)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(63)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(64)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(65)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(66)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(67)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(68)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(69)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(70)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(71)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(72)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(73)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(74)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(75)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(76)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(77)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(78)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(79)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(80)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(81)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(82)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(83)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(84)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(85)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(86)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(87)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(88)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]#3:mux" {A0(89)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {regs.regs(2).sva(0)} -pin  "regs.operator[]#3:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(1)} -pin  "regs.operator[]#3:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(2)} -pin  "regs.operator[]#3:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(3)} -pin  "regs.operator[]#3:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(4)} -pin  "regs.operator[]#3:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(5)} -pin  "regs.operator[]#3:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(6)} -pin  "regs.operator[]#3:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(7)} -pin  "regs.operator[]#3:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(8)} -pin  "regs.operator[]#3:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(9)} -pin  "regs.operator[]#3:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(10)} -pin  "regs.operator[]#3:mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(11)} -pin  "regs.operator[]#3:mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(12)} -pin  "regs.operator[]#3:mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(13)} -pin  "regs.operator[]#3:mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(14)} -pin  "regs.operator[]#3:mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(15)} -pin  "regs.operator[]#3:mux" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(16)} -pin  "regs.operator[]#3:mux" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(17)} -pin  "regs.operator[]#3:mux" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(18)} -pin  "regs.operator[]#3:mux" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(19)} -pin  "regs.operator[]#3:mux" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(20)} -pin  "regs.operator[]#3:mux" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(21)} -pin  "regs.operator[]#3:mux" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(22)} -pin  "regs.operator[]#3:mux" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(23)} -pin  "regs.operator[]#3:mux" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(24)} -pin  "regs.operator[]#3:mux" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(25)} -pin  "regs.operator[]#3:mux" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(26)} -pin  "regs.operator[]#3:mux" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(27)} -pin  "regs.operator[]#3:mux" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(28)} -pin  "regs.operator[]#3:mux" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(29)} -pin  "regs.operator[]#3:mux" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(30)} -pin  "regs.operator[]#3:mux" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(31)} -pin  "regs.operator[]#3:mux" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(32)} -pin  "regs.operator[]#3:mux" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(33)} -pin  "regs.operator[]#3:mux" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(34)} -pin  "regs.operator[]#3:mux" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(35)} -pin  "regs.operator[]#3:mux" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(36)} -pin  "regs.operator[]#3:mux" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(37)} -pin  "regs.operator[]#3:mux" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(38)} -pin  "regs.operator[]#3:mux" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(39)} -pin  "regs.operator[]#3:mux" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(40)} -pin  "regs.operator[]#3:mux" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(41)} -pin  "regs.operator[]#3:mux" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(42)} -pin  "regs.operator[]#3:mux" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(43)} -pin  "regs.operator[]#3:mux" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(44)} -pin  "regs.operator[]#3:mux" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(45)} -pin  "regs.operator[]#3:mux" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(46)} -pin  "regs.operator[]#3:mux" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(47)} -pin  "regs.operator[]#3:mux" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(48)} -pin  "regs.operator[]#3:mux" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(49)} -pin  "regs.operator[]#3:mux" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(50)} -pin  "regs.operator[]#3:mux" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(51)} -pin  "regs.operator[]#3:mux" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(52)} -pin  "regs.operator[]#3:mux" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(53)} -pin  "regs.operator[]#3:mux" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(54)} -pin  "regs.operator[]#3:mux" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(55)} -pin  "regs.operator[]#3:mux" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(56)} -pin  "regs.operator[]#3:mux" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(57)} -pin  "regs.operator[]#3:mux" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(58)} -pin  "regs.operator[]#3:mux" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(59)} -pin  "regs.operator[]#3:mux" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(60)} -pin  "regs.operator[]#3:mux" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(61)} -pin  "regs.operator[]#3:mux" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(62)} -pin  "regs.operator[]#3:mux" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(63)} -pin  "regs.operator[]#3:mux" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(64)} -pin  "regs.operator[]#3:mux" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(65)} -pin  "regs.operator[]#3:mux" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(66)} -pin  "regs.operator[]#3:mux" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(67)} -pin  "regs.operator[]#3:mux" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(68)} -pin  "regs.operator[]#3:mux" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(69)} -pin  "regs.operator[]#3:mux" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(70)} -pin  "regs.operator[]#3:mux" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(71)} -pin  "regs.operator[]#3:mux" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(72)} -pin  "regs.operator[]#3:mux" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(73)} -pin  "regs.operator[]#3:mux" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(74)} -pin  "regs.operator[]#3:mux" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(75)} -pin  "regs.operator[]#3:mux" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(76)} -pin  "regs.operator[]#3:mux" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(77)} -pin  "regs.operator[]#3:mux" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(78)} -pin  "regs.operator[]#3:mux" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(79)} -pin  "regs.operator[]#3:mux" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(80)} -pin  "regs.operator[]#3:mux" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(81)} -pin  "regs.operator[]#3:mux" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(82)} -pin  "regs.operator[]#3:mux" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(83)} -pin  "regs.operator[]#3:mux" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(84)} -pin  "regs.operator[]#3:mux" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(85)} -pin  "regs.operator[]#3:mux" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(86)} -pin  "regs.operator[]#3:mux" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(87)} -pin  "regs.operator[]#3:mux" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(88)} -pin  "regs.operator[]#3:mux" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(89)} -pin  "regs.operator[]#3:mux" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(1).sva(0)} -pin  "regs.operator[]#3:mux" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "regs.operator[]#3:mux" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "regs.operator[]#3:mux" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "regs.operator[]#3:mux" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "regs.operator[]#3:mux" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "regs.operator[]#3:mux" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "regs.operator[]#3:mux" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "regs.operator[]#3:mux" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "regs.operator[]#3:mux" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "regs.operator[]#3:mux" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "regs.operator[]#3:mux" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "regs.operator[]#3:mux" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "regs.operator[]#3:mux" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "regs.operator[]#3:mux" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "regs.operator[]#3:mux" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "regs.operator[]#3:mux" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "regs.operator[]#3:mux" {A2(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "regs.operator[]#3:mux" {A2(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "regs.operator[]#3:mux" {A2(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "regs.operator[]#3:mux" {A2(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "regs.operator[]#3:mux" {A2(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "regs.operator[]#3:mux" {A2(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "regs.operator[]#3:mux" {A2(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "regs.operator[]#3:mux" {A2(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "regs.operator[]#3:mux" {A2(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "regs.operator[]#3:mux" {A2(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "regs.operator[]#3:mux" {A2(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "regs.operator[]#3:mux" {A2(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "regs.operator[]#3:mux" {A2(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "regs.operator[]#3:mux" {A2(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "regs.operator[]#3:mux" {A2(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "regs.operator[]#3:mux" {A2(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "regs.operator[]#3:mux" {A2(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "regs.operator[]#3:mux" {A2(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "regs.operator[]#3:mux" {A2(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "regs.operator[]#3:mux" {A2(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "regs.operator[]#3:mux" {A2(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "regs.operator[]#3:mux" {A2(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "regs.operator[]#3:mux" {A2(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "regs.operator[]#3:mux" {A2(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "regs.operator[]#3:mux" {A2(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "regs.operator[]#3:mux" {A2(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "regs.operator[]#3:mux" {A2(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "regs.operator[]#3:mux" {A2(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "regs.operator[]#3:mux" {A2(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "regs.operator[]#3:mux" {A2(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "regs.operator[]#3:mux" {A2(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "regs.operator[]#3:mux" {A2(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "regs.operator[]#3:mux" {A2(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "regs.operator[]#3:mux" {A2(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "regs.operator[]#3:mux" {A2(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "regs.operator[]#3:mux" {A2(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "regs.operator[]#3:mux" {A2(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "regs.operator[]#3:mux" {A2(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "regs.operator[]#3:mux" {A2(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "regs.operator[]#3:mux" {A2(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "regs.operator[]#3:mux" {A2(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "regs.operator[]#3:mux" {A2(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "regs.operator[]#3:mux" {A2(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "regs.operator[]#3:mux" {A2(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "regs.operator[]#3:mux" {A2(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "regs.operator[]#3:mux" {A2(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "regs.operator[]#3:mux" {A2(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "regs.operator[]#3:mux" {A2(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "regs.operator[]#3:mux" {A2(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "regs.operator[]#3:mux" {A2(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "regs.operator[]#3:mux" {A2(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "regs.operator[]#3:mux" {A2(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "regs.operator[]#3:mux" {A2(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "regs.operator[]#3:mux" {A2(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "regs.operator[]#3:mux" {A2(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "regs.operator[]#3:mux" {A2(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "regs.operator[]#3:mux" {A2(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "regs.operator[]#3:mux" {A2(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "regs.operator[]#3:mux" {A2(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "regs.operator[]#3:mux" {A2(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "regs.operator[]#3:mux" {A2(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "regs.operator[]#3:mux" {A2(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "regs.operator[]#3:mux" {A2(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "regs.operator[]#3:mux" {A2(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "regs.operator[]#3:mux" {A2(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "regs.operator[]#3:mux" {A2(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "regs.operator[]#3:mux" {A2(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "regs.operator[]#3:mux" {A2(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "regs.operator[]#3:mux" {A2(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "regs.operator[]#3:mux" {A2(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "regs.operator[]#3:mux" {A2(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "regs.operator[]#3:mux" {A2(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "regs.operator[]#3:mux" {A2(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "regs.operator[]#3:mux" {A2(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(0).sva(0)} -pin  "regs.operator[]#3:mux" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "regs.operator[]#3:mux" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "regs.operator[]#3:mux" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "regs.operator[]#3:mux" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "regs.operator[]#3:mux" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "regs.operator[]#3:mux" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "regs.operator[]#3:mux" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "regs.operator[]#3:mux" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "regs.operator[]#3:mux" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "regs.operator[]#3:mux" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "regs.operator[]#3:mux" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "regs.operator[]#3:mux" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "regs.operator[]#3:mux" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "regs.operator[]#3:mux" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "regs.operator[]#3:mux" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "regs.operator[]#3:mux" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "regs.operator[]#3:mux" {A3(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "regs.operator[]#3:mux" {A3(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "regs.operator[]#3:mux" {A3(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "regs.operator[]#3:mux" {A3(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "regs.operator[]#3:mux" {A3(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "regs.operator[]#3:mux" {A3(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "regs.operator[]#3:mux" {A3(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "regs.operator[]#3:mux" {A3(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "regs.operator[]#3:mux" {A3(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "regs.operator[]#3:mux" {A3(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "regs.operator[]#3:mux" {A3(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "regs.operator[]#3:mux" {A3(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "regs.operator[]#3:mux" {A3(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "regs.operator[]#3:mux" {A3(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "regs.operator[]#3:mux" {A3(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "regs.operator[]#3:mux" {A3(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "regs.operator[]#3:mux" {A3(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "regs.operator[]#3:mux" {A3(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "regs.operator[]#3:mux" {A3(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "regs.operator[]#3:mux" {A3(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "regs.operator[]#3:mux" {A3(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "regs.operator[]#3:mux" {A3(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "regs.operator[]#3:mux" {A3(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "regs.operator[]#3:mux" {A3(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "regs.operator[]#3:mux" {A3(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "regs.operator[]#3:mux" {A3(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "regs.operator[]#3:mux" {A3(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "regs.operator[]#3:mux" {A3(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "regs.operator[]#3:mux" {A3(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "regs.operator[]#3:mux" {A3(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "regs.operator[]#3:mux" {A3(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "regs.operator[]#3:mux" {A3(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "regs.operator[]#3:mux" {A3(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "regs.operator[]#3:mux" {A3(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "regs.operator[]#3:mux" {A3(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "regs.operator[]#3:mux" {A3(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "regs.operator[]#3:mux" {A3(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "regs.operator[]#3:mux" {A3(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "regs.operator[]#3:mux" {A3(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "regs.operator[]#3:mux" {A3(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "regs.operator[]#3:mux" {A3(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "regs.operator[]#3:mux" {A3(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "regs.operator[]#3:mux" {A3(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "regs.operator[]#3:mux" {A3(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "regs.operator[]#3:mux" {A3(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "regs.operator[]#3:mux" {A3(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "regs.operator[]#3:mux" {A3(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "regs.operator[]#3:mux" {A3(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "regs.operator[]#3:mux" {A3(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "regs.operator[]#3:mux" {A3(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "regs.operator[]#3:mux" {A3(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "regs.operator[]#3:mux" {A3(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "regs.operator[]#3:mux" {A3(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "regs.operator[]#3:mux" {A3(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "regs.operator[]#3:mux" {A3(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "regs.operator[]#3:mux" {A3(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "regs.operator[]#3:mux" {A3(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "regs.operator[]#3:mux" {A3(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "regs.operator[]#3:mux" {A3(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "regs.operator[]#3:mux" {A3(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "regs.operator[]#3:mux" {A3(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "regs.operator[]#3:mux" {A3(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "regs.operator[]#3:mux" {A3(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "regs.operator[]#3:mux" {A3(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "regs.operator[]#3:mux" {A3(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "regs.operator[]#3:mux" {A3(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "regs.operator[]#3:mux" {A3(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "regs.operator[]#3:mux" {A3(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "regs.operator[]#3:mux" {A3(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "regs.operator[]#3:mux" {A3(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "regs.operator[]#3:mux" {A3(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "regs.operator[]#3:mux" {A3(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "regs.operator[]#3:mux" {A3(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "regs.operator[]#3:mux" {A3(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {FRAME:i#2.lpi#1(0)} -pin  "regs.operator[]#3:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {FRAME:i#2.lpi#1(1)} -pin  "regs.operator[]#3:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#2.lpi#1}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(0)} -pin  "regs.operator[]#3:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(1)} -pin  "regs.operator[]#3:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(2)} -pin  "regs.operator[]#3:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(3)} -pin  "regs.operator[]#3:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(4)} -pin  "regs.operator[]#3:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(5)} -pin  "regs.operator[]#3:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(6)} -pin  "regs.operator[]#3:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(7)} -pin  "regs.operator[]#3:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(8)} -pin  "regs.operator[]#3:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(9)} -pin  "regs.operator[]#3:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(10)} -pin  "regs.operator[]#3:mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(11)} -pin  "regs.operator[]#3:mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(12)} -pin  "regs.operator[]#3:mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(13)} -pin  "regs.operator[]#3:mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(14)} -pin  "regs.operator[]#3:mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(15)} -pin  "regs.operator[]#3:mux" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(16)} -pin  "regs.operator[]#3:mux" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(17)} -pin  "regs.operator[]#3:mux" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(18)} -pin  "regs.operator[]#3:mux" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(19)} -pin  "regs.operator[]#3:mux" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(20)} -pin  "regs.operator[]#3:mux" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(21)} -pin  "regs.operator[]#3:mux" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(22)} -pin  "regs.operator[]#3:mux" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(23)} -pin  "regs.operator[]#3:mux" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(24)} -pin  "regs.operator[]#3:mux" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(25)} -pin  "regs.operator[]#3:mux" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(26)} -pin  "regs.operator[]#3:mux" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(27)} -pin  "regs.operator[]#3:mux" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(28)} -pin  "regs.operator[]#3:mux" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(29)} -pin  "regs.operator[]#3:mux" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(30)} -pin  "regs.operator[]#3:mux" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(31)} -pin  "regs.operator[]#3:mux" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(32)} -pin  "regs.operator[]#3:mux" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(33)} -pin  "regs.operator[]#3:mux" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(34)} -pin  "regs.operator[]#3:mux" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(35)} -pin  "regs.operator[]#3:mux" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(36)} -pin  "regs.operator[]#3:mux" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(37)} -pin  "regs.operator[]#3:mux" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(38)} -pin  "regs.operator[]#3:mux" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(39)} -pin  "regs.operator[]#3:mux" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(40)} -pin  "regs.operator[]#3:mux" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(41)} -pin  "regs.operator[]#3:mux" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(42)} -pin  "regs.operator[]#3:mux" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(43)} -pin  "regs.operator[]#3:mux" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(44)} -pin  "regs.operator[]#3:mux" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(45)} -pin  "regs.operator[]#3:mux" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(46)} -pin  "regs.operator[]#3:mux" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(47)} -pin  "regs.operator[]#3:mux" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(48)} -pin  "regs.operator[]#3:mux" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(49)} -pin  "regs.operator[]#3:mux" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(50)} -pin  "regs.operator[]#3:mux" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(51)} -pin  "regs.operator[]#3:mux" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(52)} -pin  "regs.operator[]#3:mux" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(53)} -pin  "regs.operator[]#3:mux" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(54)} -pin  "regs.operator[]#3:mux" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(55)} -pin  "regs.operator[]#3:mux" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(56)} -pin  "regs.operator[]#3:mux" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(57)} -pin  "regs.operator[]#3:mux" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(58)} -pin  "regs.operator[]#3:mux" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(59)} -pin  "regs.operator[]#3:mux" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(60)} -pin  "regs.operator[]#3:mux" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(61)} -pin  "regs.operator[]#3:mux" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(62)} -pin  "regs.operator[]#3:mux" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(63)} -pin  "regs.operator[]#3:mux" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(64)} -pin  "regs.operator[]#3:mux" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(65)} -pin  "regs.operator[]#3:mux" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(66)} -pin  "regs.operator[]#3:mux" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(67)} -pin  "regs.operator[]#3:mux" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(68)} -pin  "regs.operator[]#3:mux" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(69)} -pin  "regs.operator[]#3:mux" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(70)} -pin  "regs.operator[]#3:mux" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(71)} -pin  "regs.operator[]#3:mux" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(72)} -pin  "regs.operator[]#3:mux" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(73)} -pin  "regs.operator[]#3:mux" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(74)} -pin  "regs.operator[]#3:mux" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(75)} -pin  "regs.operator[]#3:mux" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(76)} -pin  "regs.operator[]#3:mux" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(77)} -pin  "regs.operator[]#3:mux" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(78)} -pin  "regs.operator[]#3:mux" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(79)} -pin  "regs.operator[]#3:mux" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(80)} -pin  "regs.operator[]#3:mux" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(81)} -pin  "regs.operator[]#3:mux" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(82)} -pin  "regs.operator[]#3:mux" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(83)} -pin  "regs.operator[]#3:mux" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(84)} -pin  "regs.operator[]#3:mux" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(85)} -pin  "regs.operator[]#3:mux" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(86)} -pin  "regs.operator[]#3:mux" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(87)} -pin  "regs.operator[]#3:mux" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(88)} -pin  "regs.operator[]#3:mux" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load net {regs.operator[]#3:slc(regs.regs).cse.sva(89)} -pin  "regs.operator[]#3:mux" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]#3:slc(regs.regs).cse.sva}
load inst "ACC_GY:for:not#25" "not(2)" "INTERFACE" -attr xrf 19750 -attr oid 1132 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#25} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:not#25" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {FRAME:a#6.lpi#1(1)} -pin  "ACC_GY:for:not#25" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:a#6.lpi#1}
load net {ACC_GY:for:not#25.itm(0)} -pin  "ACC_GY:for:not#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#25.itm}
load net {ACC_GY:for:not#25.itm(1)} -pin  "ACC_GY:for:not#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:not#25.itm}
load inst "ACC_GY:for:acc#11" "add(3,1,5,-1,5)" "INTERFACE" -attr xrf 19751 -attr oid 1133 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6)"
load net {ACC_GY:for:not#25.itm(0)} -pin  "ACC_GY:for:acc#11" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#406.itm}
load net {ACC_GY:for:not#25.itm(1)} -pin  "ACC_GY:for:acc#11" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#406.itm}
load net {PWR} -pin  "ACC_GY:for:acc#11" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#406.itm}
load net {PWR} -pin  "ACC_GY:for:acc#11" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#407.itm}
load net {GND} -pin  "ACC_GY:for:acc#11" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#407.itm}
load net {GND} -pin  "ACC_GY:for:acc#11" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#407.itm}
load net {GND} -pin  "ACC_GY:for:acc#11" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#407.itm}
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:acc#11" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#407.itm}
load net {ACC_GY:for:acc#11.psp.sva(0)} -pin  "ACC_GY:for:acc#11" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#11.psp.sva(1)} -pin  "ACC_GY:for:acc#11" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#11.psp.sva(2)} -pin  "ACC_GY:for:acc#11" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#11.psp.sva(3)} -pin  "ACC_GY:for:acc#11" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load net {ACC_GY:for:acc#11.psp.sva(4)} -pin  "ACC_GY:for:acc#11" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#11.psp.sva}
load inst "ACC_GY:for:acc#25" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19752 -attr oid 1134 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#25} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {FRAME:a#6.lpi#1(0)} -pin  "ACC_GY:for:acc#25" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:asn#72.itm}
load net {FRAME:a#6.lpi#1(1)} -pin  "ACC_GY:for:acc#25" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:asn#72.itm}
load net {FRAME:i#2.lpi#1(0)} -pin  "ACC_GY:for:acc#25" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GY:for:asn#82).itm}
load net {FRAME:i#2.lpi#1(1)} -pin  "ACC_GY:for:acc#25" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GY:for:asn#82).itm}
load net {ACC_GY:for:acc#25.sdt(0)} -pin  "ACC_GY:for:acc#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#25.sdt}
load net {ACC_GY:for:acc#25.sdt(1)} -pin  "ACC_GY:for:acc#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#25.sdt}
load net {ACC_GY:for:acc#25.sdt(2)} -pin  "ACC_GY:for:acc#25" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#25.sdt}
load inst "ACC_GX:for:acc#4" "add(5,-1,3,0,5)" "INTERFACE" -attr xrf 19753 -attr oid 1135 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6)"
load net {ACC_GX:for:acc#11.psp.sva(0)} -pin  "ACC_GX:for:acc#4" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#11.psp.sva(1)} -pin  "ACC_GX:for:acc#4" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#11.psp.sva(2)} -pin  "ACC_GX:for:acc#4" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#11.psp.sva(3)} -pin  "ACC_GX:for:acc#4" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#11.psp.sva(4)} -pin  "ACC_GX:for:acc#4" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {PWR} -pin  "ACC_GX:for:acc#4" {B(0)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {GND} -pin  "ACC_GX:for:acc#4" {B(1)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {PWR} -pin  "ACC_GX:for:acc#4" {B(2)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {ACC_GX:for:acc#4.itm(0)} -pin  "ACC_GX:for:acc#4" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.itm}
load net {ACC_GX:for:acc#4.itm(1)} -pin  "ACC_GX:for:acc#4" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.itm}
load net {ACC_GX:for:acc#4.itm(2)} -pin  "ACC_GX:for:acc#4" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.itm}
load net {ACC_GX:for:acc#4.itm(3)} -pin  "ACC_GX:for:acc#4" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.itm}
load net {ACC_GX:for:acc#4.itm(4)} -pin  "ACC_GX:for:acc#4" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.itm}
load inst "ACC_GX:for:mux#9" "mux(32,10)" "INTERFACE" -attr xrf 19754 -attr oid 1136 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9} -attr area 205.163230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,5,32)"
load net {DC} -pin  "ACC_GX:for:mux#9" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A1(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A1(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A1(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A1(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A1(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A1(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A1(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A1(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A1(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A1(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A3(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A3(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A3(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A3(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A3(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A3(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A3(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A3(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A3(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A3(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A4(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A4(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A4(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A4(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A4(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A4(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A4(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A4(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A4(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A4(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A5(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A5(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A5(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A5(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A5(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A5(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A5(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A5(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A5(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A5(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A6(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A6(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A6(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A6(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A6(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A6(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A6(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A6(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A6(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A6(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A7(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A7(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A7(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A7(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A7(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A7(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A7(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A7(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A7(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A7(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A8(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A8(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A8(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A8(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A8(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A8(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A8(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A8(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A8(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A8(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A9(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A9(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A9(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A9(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A9(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A9(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A9(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A9(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A9(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A9(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#9" {A10(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#9" {A10(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#9" {A10(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#9" {A10(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#9" {A10(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#9" {A10(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:mux#9" {A10(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:mux#9" {A10(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "ACC_GX:for:mux#9" {A10(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "ACC_GX:for:mux#9" {A10(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva).itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#9" {A11(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#9" {A11(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#9" {A11(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#9" {A11(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#9" {A11(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#9" {A11(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#9" {A11(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#9" {A11(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "ACC_GX:for:mux#9" {A11(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "ACC_GX:for:mux#9" {A11(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#1.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#9" {A12(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#9" {A12(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#9" {A12(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#9" {A12(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "ACC_GX:for:mux#9" {A12(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "ACC_GX:for:mux#9" {A12(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "ACC_GX:for:mux#9" {A12(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "ACC_GX:for:mux#9" {A12(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "ACC_GX:for:mux#9" {A12(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "ACC_GX:for:mux#9" {A12(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#2.itm}
load net {DC} -pin  "ACC_GX:for:mux#9" {A13(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A13(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A13(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A13(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A13(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A13(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A13(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A13(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A13(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A13(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A14(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A14(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A14(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A14(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A14(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A14(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A14(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A14(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A14(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A14(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A15(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A15(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A15(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A15(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A15(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A15(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A15(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A15(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A15(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A15(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A16(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A16(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A16(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A16(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A16(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A16(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A16(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A16(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A16(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A16(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A17(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A17(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A17(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A17(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A17(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A17(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A17(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A17(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A17(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A17(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A18(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A18(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A18(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A18(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A18(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A18(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A18(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A18(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A18(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A18(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A19(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A19(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A19(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A19(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A19(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A19(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A19(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A19(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A19(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A19(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A20(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A20(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A20(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A20(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A20(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A20(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A20(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A20(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A20(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A20(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A21(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A21(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A21(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A21(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A21(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A21(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A21(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A21(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A21(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A21(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A22(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A22(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A22(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A22(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A22(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A22(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A22(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A22(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A22(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A22(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A23(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A23(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A23(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A23(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A23(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A23(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A23(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A23(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A23(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A23(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A24(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A24(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A24(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A24(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A24(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A24(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A24(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A24(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A24(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A24(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A25(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A25(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A25(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A25(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A25(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A25(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A25(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A25(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A25(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A25(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -pin  "ACC_GX:for:mux#9" {A26(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -pin  "ACC_GX:for:mux#9" {A26(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -pin  "ACC_GX:for:mux#9" {A26(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -pin  "ACC_GX:for:mux#9" {A26(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "ACC_GX:for:mux#9" {A26(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "ACC_GX:for:mux#9" {A26(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "ACC_GX:for:mux#9" {A26(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "ACC_GX:for:mux#9" {A26(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "ACC_GX:for:mux#9" {A26(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "ACC_GX:for:mux#9" {A26(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#3.itm}
load net {DC} -pin  "ACC_GX:for:mux#9" {A27(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#9" {A27(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#9" {A27(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#9" {A27(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#9" {A27(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#9" {A27(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#9" {A27(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#9" {A27(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#9" {A27(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#9" {A27(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {regs.operator[]:slc(regs.regs).cse.sva(70)} -pin  "ACC_GX:for:mux#9" {A28(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(71)} -pin  "ACC_GX:for:mux#9" {A28(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(72)} -pin  "ACC_GX:for:mux#9" {A28(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(73)} -pin  "ACC_GX:for:mux#9" {A28(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(74)} -pin  "ACC_GX:for:mux#9" {A28(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(75)} -pin  "ACC_GX:for:mux#9" {A28(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(76)} -pin  "ACC_GX:for:mux#9" {A28(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(77)} -pin  "ACC_GX:for:mux#9" {A28(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(78)} -pin  "ACC_GX:for:mux#9" {A28(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(79)} -pin  "ACC_GX:for:mux#9" {A28(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#4.itm}
load net {DC} -pin  "ACC_GX:for:mux#9" {A29(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A29(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A29(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A29(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A29(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A29(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A29(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A29(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A29(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A29(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A30(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A30(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A30(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A30(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A30(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A30(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A30(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A30(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A30(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A30(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A31(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A31(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A31(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A31(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A31(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A31(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A31(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A31(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A31(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#9" {A31(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {ACC_GX:for:acc#4.itm(0)} -pin  "ACC_GX:for:mux#9" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.itm}
load net {ACC_GX:for:acc#4.itm(1)} -pin  "ACC_GX:for:mux#9" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.itm}
load net {ACC_GX:for:acc#4.itm(2)} -pin  "ACC_GX:for:mux#9" {S(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.itm}
load net {ACC_GX:for:acc#4.itm(3)} -pin  "ACC_GX:for:mux#9" {S(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.itm}
load net {ACC_GX:for:acc#4.itm(4)} -pin  "ACC_GX:for:mux#9" {S(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#4.itm}
load net {ACC_GX:for:mux#9.itm(0)} -pin  "ACC_GX:for:mux#9" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(1)} -pin  "ACC_GX:for:mux#9" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(2)} -pin  "ACC_GX:for:mux#9" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(3)} -pin  "ACC_GX:for:mux#9" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(4)} -pin  "ACC_GX:for:mux#9" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(5)} -pin  "ACC_GX:for:mux#9" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(6)} -pin  "ACC_GX:for:mux#9" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(7)} -pin  "ACC_GX:for:mux#9" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(8)} -pin  "ACC_GX:for:mux#9" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(9)} -pin  "ACC_GX:for:mux#9" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load inst "mul#1" "mul(3,1,10,0,12)" "INTERFACE" -attr xrf 19755 -attr oid 1137 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1} -attr area 335.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(3,1,10,0,12)"
load net {ACC_GX:for:slc(gx).psp.sva(0)} -pin  "mul#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load net {ACC_GX:for:slc(gx).psp.sva(1)} -pin  "mul#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load net {ACC_GX:for:slc(gx).psp.sva(2)} -pin  "mul#1" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load net {ACC_GX:for:mux#9.itm(0)} -pin  "mul#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(1)} -pin  "mul#1" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(2)} -pin  "mul#1" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(3)} -pin  "mul#1" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(4)} -pin  "mul#1" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(5)} -pin  "mul#1" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(6)} -pin  "mul#1" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(7)} -pin  "mul#1" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(8)} -pin  "mul#1" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {ACC_GX:for:mux#9.itm(9)} -pin  "mul#1" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#9.itm}
load net {mul#1.itm(0)} -pin  "mul#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(1)} -pin  "mul#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(2)} -pin  "mul#1" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(3)} -pin  "mul#1" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(4)} -pin  "mul#1" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(5)} -pin  "mul#1" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(6)} -pin  "mul#1" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(7)} -pin  "mul#1" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(8)} -pin  "mul#1" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(9)} -pin  "mul#1" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(10)} -pin  "mul#1" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(11)} -pin  "mul#1" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load inst "mul" "mul(3,1,10,0,12)" "INTERFACE" -attr xrf 19756 -attr oid 1138 -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul} -attr area 335.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(3,1,10,0,12)"
load net {ACC_GX:for:slc(gx).psp.sva(0)} -pin  "mul" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load net {ACC_GX:for:slc(gx).psp.sva(1)} -pin  "mul" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load net {ACC_GX:for:slc(gx).psp.sva(2)} -pin  "mul" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load net {ACC_GX:for:rshift.itm(0)} -pin  "mul" {B(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(1)} -pin  "mul" {B(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(2)} -pin  "mul" {B(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(3)} -pin  "mul" {B(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(4)} -pin  "mul" {B(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(5)} -pin  "mul" {B(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(6)} -pin  "mul" {B(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(7)} -pin  "mul" {B(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(8)} -pin  "mul" {B(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {ACC_GX:for:rshift.itm(9)} -pin  "mul" {B(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:rshift.itm}
load net {mul.itm(0)} -pin  "mul" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(1)} -pin  "mul" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(2)} -pin  "mul" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(3)} -pin  "mul" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(4)} -pin  "mul" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(5)} -pin  "mul" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(6)} -pin  "mul" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(7)} -pin  "mul" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(8)} -pin  "mul" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(9)} -pin  "mul" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(10)} -pin  "mul" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(11)} -pin  "mul" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load inst "ACC_GX:for:acc#26" "add(12,1,12,1,13)" "INTERFACE" -attr xrf 19757 -attr oid 1139 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26} -attr area 13.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13)"
load net {mul#1.itm(0)} -pin  "ACC_GX:for:acc#26" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(1)} -pin  "ACC_GX:for:acc#26" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(2)} -pin  "ACC_GX:for:acc#26" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(3)} -pin  "ACC_GX:for:acc#26" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(4)} -pin  "ACC_GX:for:acc#26" {A(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(5)} -pin  "ACC_GX:for:acc#26" {A(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(6)} -pin  "ACC_GX:for:acc#26" {A(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(7)} -pin  "ACC_GX:for:acc#26" {A(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(8)} -pin  "ACC_GX:for:acc#26" {A(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(9)} -pin  "ACC_GX:for:acc#26" {A(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(10)} -pin  "ACC_GX:for:acc#26" {A(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul#1.itm(11)} -pin  "ACC_GX:for:acc#26" {A(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#1.itm}
load net {mul.itm(0)} -pin  "ACC_GX:for:acc#26" {B(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(1)} -pin  "ACC_GX:for:acc#26" {B(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(2)} -pin  "ACC_GX:for:acc#26" {B(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(3)} -pin  "ACC_GX:for:acc#26" {B(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(4)} -pin  "ACC_GX:for:acc#26" {B(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(5)} -pin  "ACC_GX:for:acc#26" {B(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(6)} -pin  "ACC_GX:for:acc#26" {B(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(7)} -pin  "ACC_GX:for:acc#26" {B(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(8)} -pin  "ACC_GX:for:acc#26" {B(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(9)} -pin  "ACC_GX:for:acc#26" {B(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(10)} -pin  "ACC_GX:for:acc#26" {B(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {mul.itm(11)} -pin  "ACC_GX:for:acc#26" {B(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/mul.itm}
load net {ACC_GX:for:acc#26.itm(0)} -pin  "ACC_GX:for:acc#26" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(1)} -pin  "ACC_GX:for:acc#26" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(2)} -pin  "ACC_GX:for:acc#26" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(3)} -pin  "ACC_GX:for:acc#26" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(4)} -pin  "ACC_GX:for:acc#26" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(5)} -pin  "ACC_GX:for:acc#26" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(6)} -pin  "ACC_GX:for:acc#26" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(7)} -pin  "ACC_GX:for:acc#26" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(8)} -pin  "ACC_GX:for:acc#26" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(9)} -pin  "ACC_GX:for:acc#26" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(10)} -pin  "ACC_GX:for:acc#26" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(11)} -pin  "ACC_GX:for:acc#26" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(12)} -pin  "ACC_GX:for:acc#26" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load inst "ACC_GX:for:mux#10" "mux(32,10)" "INTERFACE" -attr xrf 19758 -attr oid 1140 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10} -attr area 205.163230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,5,32)"
load net {DC} -pin  "ACC_GX:for:mux#10" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#10" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#10" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#10" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#10" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#10" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#10" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#10" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#10" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {DC} -pin  "ACC_GX:for:mux#10" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "ACC_GX:for:mux#10" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "ACC_GX:for:mux#10" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "ACC_GX:for:mux#10" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "ACC_GX:for:mux#10" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "ACC_GX:for:mux#10" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "ACC_GX:for:mux#10" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -pin  "ACC_GX:for:mux#10" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -pin  "ACC_GX:for:mux#10" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -pin  "ACC_GX:for:mux#10" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -pin  "ACC_GX:for:mux#10" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#5.itm}
load net {DC} -pin  "ACC_GX:for:mux#10" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A2(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A2(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A2(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A2(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A2(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A2(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A2(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A3(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A3(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A3(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A3(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A3(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A3(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A3(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A3(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A3(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A3(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A4(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A4(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A4(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A4(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A4(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A4(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A4(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A4(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A4(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A4(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A5(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A5(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A5(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A5(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A5(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A5(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A5(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A5(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A5(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A5(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A6(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A6(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A6(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A6(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A6(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A6(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A6(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A6(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A6(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A6(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A7(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A7(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A7(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A7(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A7(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A7(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A7(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A7(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A7(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A7(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A8(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A8(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A8(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A8(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A8(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A8(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A8(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A8(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A8(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A8(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A9(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A9(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A9(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A9(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A9(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A9(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A9(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A9(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A9(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A9(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A10(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A10(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A10(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A10(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A10(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A10(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A10(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A10(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A10(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A10(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A11(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A11(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A11(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A11(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A11(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A11(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A11(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A11(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A11(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A11(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A12(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A12(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A12(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A12(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A12(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A12(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A12(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A12(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A12(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A12(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A13(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A13(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A13(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A13(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A13(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A13(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A13(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A13(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A13(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A13(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A14(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A14(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A14(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A14(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A14(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A14(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A14(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A14(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A14(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A14(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#10" {A15(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#10" {A15(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#10" {A15(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#10" {A15(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#10" {A15(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#10" {A15(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#10" {A15(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#10" {A15(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "ACC_GX:for:mux#10" {A15(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "ACC_GX:for:mux#10" {A15(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#6.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:mux#10" {A16(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:mux#10" {A16(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#10" {A16(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#10" {A16(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#10" {A16(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#10" {A16(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#10" {A16(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#10" {A16(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "ACC_GX:for:mux#10" {A16(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "ACC_GX:for:mux#10" {A16(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#7.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "ACC_GX:for:mux#10" {A17(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "ACC_GX:for:mux#10" {A17(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "ACC_GX:for:mux#10" {A17(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "ACC_GX:for:mux#10" {A17(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "ACC_GX:for:mux#10" {A17(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "ACC_GX:for:mux#10" {A17(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "ACC_GX:for:mux#10" {A17(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "ACC_GX:for:mux#10" {A17(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "ACC_GX:for:mux#10" {A17(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "ACC_GX:for:mux#10" {A17(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#8.itm}
load net {DC} -pin  "ACC_GX:for:mux#10" {A18(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A18(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A18(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A18(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A18(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A18(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A18(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A18(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A18(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A18(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A19(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A19(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A19(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A19(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A19(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A19(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A19(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A19(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A19(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A19(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A20(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A20(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A20(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A20(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A20(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A20(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A20(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A20(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A20(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A20(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A21(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A21(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A21(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A21(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A21(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A21(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A21(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A21(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A21(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A21(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A22(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A22(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A22(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A22(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A22(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A22(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A22(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A22(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A22(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A22(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A23(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A23(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A23(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A23(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A23(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A23(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A23(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A23(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A23(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A23(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A24(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A24(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A24(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A24(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A24(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A24(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A24(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A24(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A24(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A24(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A25(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A25(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A25(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A25(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A25(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A25(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A25(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A25(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A25(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A25(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A26(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A26(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A26(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A26(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A26(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A26(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A26(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A26(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A26(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A26(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A27(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A27(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A27(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A27(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A27(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A27(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A27(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A27(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A27(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A27(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A28(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A28(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A28(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A28(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A28(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A28(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A28(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A28(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A28(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A28(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A29(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A29(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A29(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A29(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A29(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A29(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A29(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A29(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A29(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A29(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A30(0)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A30(1)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A30(2)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A30(3)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A30(4)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A30(5)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A30(6)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A30(7)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A30(8)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {DC} -pin  "ACC_GX:for:mux#10" {A30(9)} -attr @path {/edge_detect/edge_detect:core/C----------_10#1}
load net {regs.operator[]:slc(regs.regs).cse.sva(0)} -pin  "ACC_GX:for:mux#10" {A31(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(1)} -pin  "ACC_GX:for:mux#10" {A31(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(2)} -pin  "ACC_GX:for:mux#10" {A31(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(3)} -pin  "ACC_GX:for:mux#10" {A31(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(4)} -pin  "ACC_GX:for:mux#10" {A31(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(5)} -pin  "ACC_GX:for:mux#10" {A31(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(6)} -pin  "ACC_GX:for:mux#10" {A31(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(7)} -pin  "ACC_GX:for:mux#10" {A31(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(8)} -pin  "ACC_GX:for:mux#10" {A31(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {regs.operator[]:slc(regs.regs).cse.sva(9)} -pin  "ACC_GX:for:mux#10" {A31(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(regs.operator[]:slc(regs.regs).cse.sva)#9.itm}
load net {ACC_GX:for:acc#11.psp.sva(0)} -pin  "ACC_GX:for:mux#10" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#11.psp.sva(1)} -pin  "ACC_GX:for:mux#10" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#11.psp.sva(2)} -pin  "ACC_GX:for:mux#10" {S(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#11.psp.sva(3)} -pin  "ACC_GX:for:mux#10" {S(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#11.psp.sva(4)} -pin  "ACC_GX:for:mux#10" {S(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:mux#10.itm(0)} -pin  "ACC_GX:for:mux#10" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(1)} -pin  "ACC_GX:for:mux#10" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(2)} -pin  "ACC_GX:for:mux#10" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(3)} -pin  "ACC_GX:for:mux#10" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(4)} -pin  "ACC_GX:for:mux#10" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(5)} -pin  "ACC_GX:for:mux#10" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(6)} -pin  "ACC_GX:for:mux#10" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(7)} -pin  "ACC_GX:for:mux#10" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(8)} -pin  "ACC_GX:for:mux#10" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(9)} -pin  "ACC_GX:for:mux#10" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load inst "mul#2" "mul(3,1,10,0,12)" "INTERFACE" -attr xrf 19759 -attr oid 1141 -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2} -attr area 335.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mul(3,1,10,0,12)"
load net {ACC_GX:for:slc(gx).psp.sva(0)} -pin  "mul#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load net {ACC_GX:for:slc(gx).psp.sva(1)} -pin  "mul#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load net {ACC_GX:for:slc(gx).psp.sva(2)} -pin  "mul#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load net {ACC_GX:for:mux#10.itm(0)} -pin  "mul#2" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(1)} -pin  "mul#2" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(2)} -pin  "mul#2" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(3)} -pin  "mul#2" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(4)} -pin  "mul#2" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(5)} -pin  "mul#2" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(6)} -pin  "mul#2" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(7)} -pin  "mul#2" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(8)} -pin  "mul#2" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {ACC_GX:for:mux#10.itm(9)} -pin  "mul#2" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux#10.itm}
load net {mul#2.itm(0)} -pin  "mul#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(1)} -pin  "mul#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(2)} -pin  "mul#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(3)} -pin  "mul#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(4)} -pin  "mul#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(5)} -pin  "mul#2" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(6)} -pin  "mul#2" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(7)} -pin  "mul#2" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(8)} -pin  "mul#2" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(9)} -pin  "mul#2" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(10)} -pin  "mul#2" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(11)} -pin  "mul#2" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load inst "acc" "add(13,1,12,1,14)" "INTERFACE" -attr xrf 19760 -attr oid 1142 -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc} -attr area 14.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,1,12,1,14)"
load net {ACC_GX:for:acc#26.itm(0)} -pin  "acc" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(1)} -pin  "acc" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(2)} -pin  "acc" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(3)} -pin  "acc" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(4)} -pin  "acc" {A(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(5)} -pin  "acc" {A(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(6)} -pin  "acc" {A(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(7)} -pin  "acc" {A(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(8)} -pin  "acc" {A(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(9)} -pin  "acc" {A(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(10)} -pin  "acc" {A(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(11)} -pin  "acc" {A(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {ACC_GX:for:acc#26.itm(12)} -pin  "acc" {A(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#26.itm}
load net {mul#2.itm(0)} -pin  "acc" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(1)} -pin  "acc" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(2)} -pin  "acc" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(3)} -pin  "acc" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(4)} -pin  "acc" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(5)} -pin  "acc" {B(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(6)} -pin  "acc" {B(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(7)} -pin  "acc" {B(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(8)} -pin  "acc" {B(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(9)} -pin  "acc" {B(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(10)} -pin  "acc" {B(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {mul#2.itm(11)} -pin  "acc" {B(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mul#2.itm}
load net {acc.psp.sva(0)} -pin  "acc" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(1)} -pin  "acc" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(2)} -pin  "acc" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(3)} -pin  "acc" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(4)} -pin  "acc" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(5)} -pin  "acc" {Z(5)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(6)} -pin  "acc" {Z(6)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(7)} -pin  "acc" {Z(7)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(8)} -pin  "acc" {Z(8)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(9)} -pin  "acc" {Z(9)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(10)} -pin  "acc" {Z(10)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(11)} -pin  "acc" {Z(11)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(12)} -pin  "acc" {Z(12)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load net {acc.psp.sva(13)} -pin  "acc" {Z(13)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.psp.sva}
load inst "ACC_GX:for:not#30" "not(1)" "INTERFACE" -attr xrf 19761 -attr oid 1143 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#30} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(3)} -pin  "ACC_GX:for:not#30" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#17.itm}
load net {ACC_GX:for:not#30.itm} -pin  "ACC_GX:for:not#30" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#30.itm}
load inst "ACC_GX:for:acc#29" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19762 -attr oid 1144 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#29} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC_GX:for:acc#29" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#410.itm}
load net {acc.psp.sva(2)} -pin  "ACC_GX:for:acc#29" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#410.itm}
load net {acc.psp.sva(10)} -pin  "ACC_GX:for:acc#29" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#73.itm}
load net {ACC_GX:for:not#30.itm} -pin  "ACC_GX:for:acc#29" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#73.itm}
load net {ACC_GX:for:acc#29.itm(0)} -pin  "ACC_GX:for:acc#29" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#29.itm}
load net {ACC_GX:for:acc#29.itm(1)} -pin  "ACC_GX:for:acc#29" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#29.itm}
load net {ACC_GX:for:acc#29.itm(2)} -pin  "ACC_GX:for:acc#29" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#29.itm}
load inst "ACC_GX:for:not#31" "not(1)" "INTERFACE" -attr xrf 19763 -attr oid 1145 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#31} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(5)} -pin  "ACC_GX:for:not#31" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#24.itm}
load net {ACC_GX:for:not#31.itm} -pin  "ACC_GX:for:not#31" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#31.itm}
load inst "ACC_GX:for:not#33" "not(1)" "INTERFACE" -attr xrf 19764 -attr oid 1146 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#33} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(9)} -pin  "ACC_GX:for:not#33" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#10.itm}
load net {ACC_GX:for:not#33.itm} -pin  "ACC_GX:for:not#33" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#33.itm}
load inst "ACC_GX:for:acc#28" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19765 -attr oid 1147 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#28} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC_GX:for:acc#28" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#411.itm}
load net {acc.psp.sva(4)} -pin  "ACC_GX:for:acc#28" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#411.itm}
load net {ACC_GX:for:not#33.itm} -pin  "ACC_GX:for:acc#28" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#71.itm}
load net {ACC_GX:for:not#31.itm} -pin  "ACC_GX:for:acc#28" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#71.itm}
load net {ACC_GX:for:acc#28.itm(0)} -pin  "ACC_GX:for:acc#28" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#28.itm}
load net {ACC_GX:for:acc#28.itm(1)} -pin  "ACC_GX:for:acc#28" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#28.itm}
load net {ACC_GX:for:acc#28.itm(2)} -pin  "ACC_GX:for:acc#28" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#28.itm}
load inst "ACC_GX:for:acc#31" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 19766 -attr oid 1148 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#31} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GX:for:acc#31" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#409.itm}
load net {ACC_GX:for:acc#29.itm(1)} -pin  "ACC_GX:for:acc#31" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#409.itm}
load net {ACC_GX:for:acc#29.itm(2)} -pin  "ACC_GX:for:acc#31" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#409.itm}
load net {acc.psp.sva(12)} -pin  "ACC_GX:for:acc#31" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#77.itm}
load net {ACC_GX:for:acc#28.itm(1)} -pin  "ACC_GX:for:acc#31" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#77.itm}
load net {ACC_GX:for:acc#28.itm(2)} -pin  "ACC_GX:for:acc#31" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#77.itm}
load net {ACC_GX:for:acc#31.itm(0)} -pin  "ACC_GX:for:acc#31" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#31.itm}
load net {ACC_GX:for:acc#31.itm(1)} -pin  "ACC_GX:for:acc#31" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#31.itm}
load net {ACC_GX:for:acc#31.itm(2)} -pin  "ACC_GX:for:acc#31" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#31.itm}
load net {ACC_GX:for:acc#31.itm(3)} -pin  "ACC_GX:for:acc#31" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#31.itm}
load inst "ACC_GX:for:not#32" "not(1)" "INTERFACE" -attr xrf 19767 -attr oid 1149 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#32} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(7)} -pin  "ACC_GX:for:not#32" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#12.itm}
load net {ACC_GX:for:not#32.itm} -pin  "ACC_GX:for:not#32" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#32.itm}
load inst "ACC_GX:for:acc#27" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19768 -attr oid 1150 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#27} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "ACC_GX:for:acc#27" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#413.itm}
load net {acc.psp.sva(6)} -pin  "ACC_GX:for:acc#27" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#413.itm}
load net {acc.psp.sva(8)} -pin  "ACC_GX:for:acc#27" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#69.itm}
load net {ACC_GX:for:not#32.itm} -pin  "ACC_GX:for:acc#27" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#69.itm}
load net {ACC_GX:for:acc#27.itm(0)} -pin  "ACC_GX:for:acc#27" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#27.itm}
load net {ACC_GX:for:acc#27.itm(1)} -pin  "ACC_GX:for:acc#27" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#27.itm}
load net {ACC_GX:for:acc#27.itm(2)} -pin  "ACC_GX:for:acc#27" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#27.itm}
load inst "ACC_GX:for:not#29" "not(1)" "INTERFACE" -attr xrf 19769 -attr oid 1151 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#29} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(1)} -pin  "ACC_GX:for:not#29" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#18.itm}
load net {ACC_GX:for:not#29.itm} -pin  "ACC_GX:for:not#29" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#29.itm}
load inst "ACC_GX:for:not#34" "not(1)" "INTERFACE" -attr xrf 19770 -attr oid 1152 -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#34} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.psp.sva(11)} -pin  "ACC_GX:for:not#34" {A(0)} -attr @path {/edge_detect/edge_detect:core/slc(acc.psp.sva)#11.itm}
load net {ACC_GX:for:not#34.itm} -pin  "ACC_GX:for:not#34" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#34.itm}
load inst "ACC_GX:for:acc#30" "add(3,0,2,0,4)" "INTERFACE" -attr xrf 19771 -attr oid 1153 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#30} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "ACC_GX:for:acc#30" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#412.itm}
load net {ACC_GX:for:acc#27.itm(1)} -pin  "ACC_GX:for:acc#30" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#412.itm}
load net {ACC_GX:for:acc#27.itm(2)} -pin  "ACC_GX:for:acc#30" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#412.itm}
load net {ACC_GX:for:not#34.itm} -pin  "ACC_GX:for:acc#30" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#75.itm}
load net {ACC_GX:for:not#29.itm} -pin  "ACC_GX:for:acc#30" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#75.itm}
load net {ACC_GX:for:acc#30.itm(0)} -pin  "ACC_GX:for:acc#30" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#30.itm}
load net {ACC_GX:for:acc#30.itm(1)} -pin  "ACC_GX:for:acc#30" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#30.itm}
load net {ACC_GX:for:acc#30.itm(2)} -pin  "ACC_GX:for:acc#30" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#30.itm}
load net {ACC_GX:for:acc#30.itm(3)} -pin  "ACC_GX:for:acc#30" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#30.itm}
load inst "ACC_GX:for:acc#32" "add(4,0,4,0,5)" "INTERFACE" -attr xrf 19772 -attr oid 1154 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#32} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5)"
load net {PWR} -pin  "ACC_GX:for:acc#32" {A(0)} -attr @path {/edge_detect/edge_detect:core/conc#408.itm}
load net {ACC_GX:for:acc#31.itm(1)} -pin  "ACC_GX:for:acc#32" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#408.itm}
load net {ACC_GX:for:acc#31.itm(2)} -pin  "ACC_GX:for:acc#32" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#408.itm}
load net {ACC_GX:for:acc#31.itm(3)} -pin  "ACC_GX:for:acc#32" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#408.itm}
load net {acc.psp.sva(13)} -pin  "ACC_GX:for:acc#32" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#79.itm}
load net {ACC_GX:for:acc#30.itm(1)} -pin  "ACC_GX:for:acc#32" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#79.itm}
load net {ACC_GX:for:acc#30.itm(2)} -pin  "ACC_GX:for:acc#32" {B(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#79.itm}
load net {ACC_GX:for:acc#30.itm(3)} -pin  "ACC_GX:for:acc#32" {B(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#79.itm}
load net {ACC_GX:for:acc#32.itm(0)} -pin  "ACC_GX:for:acc#32" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#32.itm}
load net {ACC_GX:for:acc#32.itm(1)} -pin  "ACC_GX:for:acc#32" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#32.itm}
load net {ACC_GX:for:acc#32.itm(2)} -pin  "ACC_GX:for:acc#32" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#32.itm}
load net {ACC_GX:for:acc#32.itm(3)} -pin  "ACC_GX:for:acc#32" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#32.itm}
load net {ACC_GX:for:acc#32.itm(4)} -pin  "ACC_GX:for:acc#32" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#32.itm}
load inst "acc#1" "add(4,0,4,1,5)" "INTERFACE" -attr xrf 19773 -attr oid 1155 -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc#1} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {ACC_GX:for:acc#32.itm(1)} -pin  "acc#1" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#13.itm}
load net {ACC_GX:for:acc#32.itm(2)} -pin  "acc#1" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#13.itm}
load net {ACC_GX:for:acc#32.itm(3)} -pin  "acc#1" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#13.itm}
load net {ACC_GX:for:acc#32.itm(4)} -pin  "acc#1" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc#13.itm}
load net {acc.psp.sva(0)} -pin  "acc#1" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#414.itm}
load net {PWR} -pin  "acc#1" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#414.itm}
load net {GND} -pin  "acc#1" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#414.itm}
load net {PWR} -pin  "acc#1" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#414.itm}
load net {acc.imod.sva(0)} -pin  "acc#1" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod.sva}
load net {acc.imod.sva(1)} -pin  "acc#1" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod.sva}
load net {acc.imod.sva(2)} -pin  "acc#1" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod.sva}
load net {acc.imod.sva(3)} -pin  "acc#1" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod.sva}
load net {acc.imod.sva(4)} -pin  "acc#1" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/acc.imod.sva}
load inst "ACC_GX:for:acc#54" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19774 -attr oid 1156 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#54} -attr area 3.311766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {ACC_GX:for:acc#25.sdt(1)} -pin  "ACC_GX:for:acc#54" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#25.sdt).itm}
load net {ACC_GX:for:acc#25.sdt(2)} -pin  "ACC_GX:for:acc#54" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#25.sdt).itm}
load net {FRAME:i#3.lpi#1(0)} -pin  "ACC_GX:for:acc#54" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GX:for:asn#77).itm}
load net {FRAME:i#3.lpi#1(1)} -pin  "ACC_GX:for:acc#54" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GX:for:asn#77).itm}
load net {ACC_GX:for:acc#54.itm(0)} -pin  "ACC_GX:for:acc#54" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#54.itm}
load net {ACC_GX:for:acc#54.itm(1)} -pin  "ACC_GX:for:acc#54" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#54.itm}
load net {ACC_GX:for:acc#54.itm(2)} -pin  "ACC_GX:for:acc#54" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#54.itm}
load inst "ACC_GX:for:mux" "mux(16,3)" "INTERFACE" -attr xrf 19775 -attr oid 1157 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:mux} -attr area 30.193929 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(3,4,16)"
load net {DC} -pin  "ACC_GX:for:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A1(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A1(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A1(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A2(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A2(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A2(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A3(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A3(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A3(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A4(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A4(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A4(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A5(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A5(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A5(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A6(0)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A6(1)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {DC} -pin  "ACC_GX:for:mux" {A6(2)} -attr @path {/edge_detect/edge_detect:core/C---_3}
load net {PWR} -pin  "ACC_GX:for:mux" {A7(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#11}
load net {GND} -pin  "ACC_GX:for:mux" {A7(1)} -attr @path {/edge_detect/edge_detect:core/gx.rom#11}
load net {GND} -pin  "ACC_GX:for:mux" {A7(2)} -attr @path {/edge_detect/edge_detect:core/gx.rom#11}
load net {GND} -pin  "ACC_GX:for:mux" {A8(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#12}
load net {GND} -pin  "ACC_GX:for:mux" {A8(1)} -attr @path {/edge_detect/edge_detect:core/gx.rom#12}
load net {GND} -pin  "ACC_GX:for:mux" {A8(2)} -attr @path {/edge_detect/edge_detect:core/gx.rom#12}
load net {PWR} -pin  "ACC_GX:for:mux" {A9(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#13}
load net {PWR} -pin  "ACC_GX:for:mux" {A9(1)} -attr @path {/edge_detect/edge_detect:core/gx.rom#13}
load net {PWR} -pin  "ACC_GX:for:mux" {A9(2)} -attr @path {/edge_detect/edge_detect:core/gx.rom#13}
load net {GND} -pin  "ACC_GX:for:mux" {A10(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#14}
load net {PWR} -pin  "ACC_GX:for:mux" {A10(1)} -attr @path {/edge_detect/edge_detect:core/gx.rom#14}
load net {GND} -pin  "ACC_GX:for:mux" {A10(2)} -attr @path {/edge_detect/edge_detect:core/gx.rom#14}
load net {GND} -pin  "ACC_GX:for:mux" {A11(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#15}
load net {GND} -pin  "ACC_GX:for:mux" {A11(1)} -attr @path {/edge_detect/edge_detect:core/gx.rom#15}
load net {GND} -pin  "ACC_GX:for:mux" {A11(2)} -attr @path {/edge_detect/edge_detect:core/gx.rom#15}
load net {GND} -pin  "ACC_GX:for:mux" {A12(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#16}
load net {PWR} -pin  "ACC_GX:for:mux" {A12(1)} -attr @path {/edge_detect/edge_detect:core/gx.rom#16}
load net {PWR} -pin  "ACC_GX:for:mux" {A12(2)} -attr @path {/edge_detect/edge_detect:core/gx.rom#16}
load net {PWR} -pin  "ACC_GX:for:mux" {A13(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#17}
load net {GND} -pin  "ACC_GX:for:mux" {A13(1)} -attr @path {/edge_detect/edge_detect:core/gx.rom#17}
load net {GND} -pin  "ACC_GX:for:mux" {A13(2)} -attr @path {/edge_detect/edge_detect:core/gx.rom#17}
load net {GND} -pin  "ACC_GX:for:mux" {A14(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#18}
load net {GND} -pin  "ACC_GX:for:mux" {A14(1)} -attr @path {/edge_detect/edge_detect:core/gx.rom#18}
load net {GND} -pin  "ACC_GX:for:mux" {A14(2)} -attr @path {/edge_detect/edge_detect:core/gx.rom#18}
load net {PWR} -pin  "ACC_GX:for:mux" {A15(0)} -attr @path {/edge_detect/edge_detect:core/gx.rom#19}
load net {PWR} -pin  "ACC_GX:for:mux" {A15(1)} -attr @path {/edge_detect/edge_detect:core/gx.rom#19}
load net {PWR} -pin  "ACC_GX:for:mux" {A15(2)} -attr @path {/edge_detect/edge_detect:core/gx.rom#19}
load net {ACC_GX:for:acc#25.sdt(0)} -pin  "ACC_GX:for:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#108.itm}
load net {ACC_GX:for:acc#54.itm(0)} -pin  "ACC_GX:for:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#108.itm}
load net {ACC_GX:for:acc#54.itm(1)} -pin  "ACC_GX:for:mux" {S(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#108.itm}
load net {ACC_GX:for:acc#54.itm(2)} -pin  "ACC_GX:for:mux" {S(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:conc#108.itm}
load net {ACC_GX:for:slc(gx).psp.sva(0)} -pin  "ACC_GX:for:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load net {ACC_GX:for:slc(gx).psp.sva(1)} -pin  "ACC_GX:for:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load net {ACC_GX:for:slc(gx).psp.sva(2)} -pin  "ACC_GX:for:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:slc(gx).psp.sva}
load inst "regs.operator[]:mux" "mux(4,90)" "INTERFACE" -attr xrf 19776 -attr oid 1158 -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:mux} -attr area 200.329470 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,2,4)"
load net {DC} -pin  "regs.operator[]:mux" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(2)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(3)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(4)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(5)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(6)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(7)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(8)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(9)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(10)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(11)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(12)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(13)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(14)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(15)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(16)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(17)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(18)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(19)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(20)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(21)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(22)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(23)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(24)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(25)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(26)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(27)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(28)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(29)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(30)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(31)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(32)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(33)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(34)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(35)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(36)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(37)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(38)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(39)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(40)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(41)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(42)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(43)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(44)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(45)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(46)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(47)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(48)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(49)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(50)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(51)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(52)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(53)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(54)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(55)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(56)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(57)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(58)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(59)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(60)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(61)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(62)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(63)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(64)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(65)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(66)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(67)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(68)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(69)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(70)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(71)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(72)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(73)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(74)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(75)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(76)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(77)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(78)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(79)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(80)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(81)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(82)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(83)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(84)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(85)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(86)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(87)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(88)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {DC} -pin  "regs.operator[]:mux" {A0(89)} -attr @path {/edge_detect/edge_detect:core/C_90}
load net {regs.regs(2).sva(0)} -pin  "regs.operator[]:mux" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(1)} -pin  "regs.operator[]:mux" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(2)} -pin  "regs.operator[]:mux" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(3)} -pin  "regs.operator[]:mux" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(4)} -pin  "regs.operator[]:mux" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(5)} -pin  "regs.operator[]:mux" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(6)} -pin  "regs.operator[]:mux" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(7)} -pin  "regs.operator[]:mux" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(8)} -pin  "regs.operator[]:mux" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(9)} -pin  "regs.operator[]:mux" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(10)} -pin  "regs.operator[]:mux" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(11)} -pin  "regs.operator[]:mux" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(12)} -pin  "regs.operator[]:mux" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(13)} -pin  "regs.operator[]:mux" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(14)} -pin  "regs.operator[]:mux" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(15)} -pin  "regs.operator[]:mux" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(16)} -pin  "regs.operator[]:mux" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(17)} -pin  "regs.operator[]:mux" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(18)} -pin  "regs.operator[]:mux" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(19)} -pin  "regs.operator[]:mux" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(20)} -pin  "regs.operator[]:mux" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(21)} -pin  "regs.operator[]:mux" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(22)} -pin  "regs.operator[]:mux" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(23)} -pin  "regs.operator[]:mux" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(24)} -pin  "regs.operator[]:mux" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(25)} -pin  "regs.operator[]:mux" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(26)} -pin  "regs.operator[]:mux" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(27)} -pin  "regs.operator[]:mux" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(28)} -pin  "regs.operator[]:mux" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(29)} -pin  "regs.operator[]:mux" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(30)} -pin  "regs.operator[]:mux" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(31)} -pin  "regs.operator[]:mux" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(32)} -pin  "regs.operator[]:mux" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(33)} -pin  "regs.operator[]:mux" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(34)} -pin  "regs.operator[]:mux" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(35)} -pin  "regs.operator[]:mux" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(36)} -pin  "regs.operator[]:mux" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(37)} -pin  "regs.operator[]:mux" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(38)} -pin  "regs.operator[]:mux" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(39)} -pin  "regs.operator[]:mux" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(40)} -pin  "regs.operator[]:mux" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(41)} -pin  "regs.operator[]:mux" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(42)} -pin  "regs.operator[]:mux" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(43)} -pin  "regs.operator[]:mux" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(44)} -pin  "regs.operator[]:mux" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(45)} -pin  "regs.operator[]:mux" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(46)} -pin  "regs.operator[]:mux" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(47)} -pin  "regs.operator[]:mux" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(48)} -pin  "regs.operator[]:mux" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(49)} -pin  "regs.operator[]:mux" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(50)} -pin  "regs.operator[]:mux" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(51)} -pin  "regs.operator[]:mux" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(52)} -pin  "regs.operator[]:mux" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(53)} -pin  "regs.operator[]:mux" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(54)} -pin  "regs.operator[]:mux" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(55)} -pin  "regs.operator[]:mux" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(56)} -pin  "regs.operator[]:mux" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(57)} -pin  "regs.operator[]:mux" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(58)} -pin  "regs.operator[]:mux" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(59)} -pin  "regs.operator[]:mux" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(60)} -pin  "regs.operator[]:mux" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(61)} -pin  "regs.operator[]:mux" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(62)} -pin  "regs.operator[]:mux" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(63)} -pin  "regs.operator[]:mux" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(64)} -pin  "regs.operator[]:mux" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(65)} -pin  "regs.operator[]:mux" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(66)} -pin  "regs.operator[]:mux" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(67)} -pin  "regs.operator[]:mux" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(68)} -pin  "regs.operator[]:mux" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(69)} -pin  "regs.operator[]:mux" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(70)} -pin  "regs.operator[]:mux" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(71)} -pin  "regs.operator[]:mux" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(72)} -pin  "regs.operator[]:mux" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(73)} -pin  "regs.operator[]:mux" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(74)} -pin  "regs.operator[]:mux" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(75)} -pin  "regs.operator[]:mux" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(76)} -pin  "regs.operator[]:mux" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(77)} -pin  "regs.operator[]:mux" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(78)} -pin  "regs.operator[]:mux" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(79)} -pin  "regs.operator[]:mux" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(80)} -pin  "regs.operator[]:mux" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(81)} -pin  "regs.operator[]:mux" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(82)} -pin  "regs.operator[]:mux" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(83)} -pin  "regs.operator[]:mux" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(84)} -pin  "regs.operator[]:mux" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(85)} -pin  "regs.operator[]:mux" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(86)} -pin  "regs.operator[]:mux" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(87)} -pin  "regs.operator[]:mux" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(88)} -pin  "regs.operator[]:mux" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(2).sva(89)} -pin  "regs.operator[]:mux" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(2).sva}
load net {regs.regs(1).sva(0)} -pin  "regs.operator[]:mux" {A2(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(1)} -pin  "regs.operator[]:mux" {A2(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(2)} -pin  "regs.operator[]:mux" {A2(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(3)} -pin  "regs.operator[]:mux" {A2(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(4)} -pin  "regs.operator[]:mux" {A2(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(5)} -pin  "regs.operator[]:mux" {A2(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(6)} -pin  "regs.operator[]:mux" {A2(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(7)} -pin  "regs.operator[]:mux" {A2(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(8)} -pin  "regs.operator[]:mux" {A2(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(9)} -pin  "regs.operator[]:mux" {A2(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(10)} -pin  "regs.operator[]:mux" {A2(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(11)} -pin  "regs.operator[]:mux" {A2(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(12)} -pin  "regs.operator[]:mux" {A2(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(13)} -pin  "regs.operator[]:mux" {A2(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(14)} -pin  "regs.operator[]:mux" {A2(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(15)} -pin  "regs.operator[]:mux" {A2(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(16)} -pin  "regs.operator[]:mux" {A2(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(17)} -pin  "regs.operator[]:mux" {A2(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(18)} -pin  "regs.operator[]:mux" {A2(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(19)} -pin  "regs.operator[]:mux" {A2(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(20)} -pin  "regs.operator[]:mux" {A2(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(21)} -pin  "regs.operator[]:mux" {A2(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(22)} -pin  "regs.operator[]:mux" {A2(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(23)} -pin  "regs.operator[]:mux" {A2(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(24)} -pin  "regs.operator[]:mux" {A2(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(25)} -pin  "regs.operator[]:mux" {A2(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(26)} -pin  "regs.operator[]:mux" {A2(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(27)} -pin  "regs.operator[]:mux" {A2(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(28)} -pin  "regs.operator[]:mux" {A2(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(29)} -pin  "regs.operator[]:mux" {A2(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(30)} -pin  "regs.operator[]:mux" {A2(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(31)} -pin  "regs.operator[]:mux" {A2(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(32)} -pin  "regs.operator[]:mux" {A2(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(33)} -pin  "regs.operator[]:mux" {A2(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(34)} -pin  "regs.operator[]:mux" {A2(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(35)} -pin  "regs.operator[]:mux" {A2(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(36)} -pin  "regs.operator[]:mux" {A2(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(37)} -pin  "regs.operator[]:mux" {A2(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(38)} -pin  "regs.operator[]:mux" {A2(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(39)} -pin  "regs.operator[]:mux" {A2(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(40)} -pin  "regs.operator[]:mux" {A2(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(41)} -pin  "regs.operator[]:mux" {A2(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(42)} -pin  "regs.operator[]:mux" {A2(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(43)} -pin  "regs.operator[]:mux" {A2(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(44)} -pin  "regs.operator[]:mux" {A2(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(45)} -pin  "regs.operator[]:mux" {A2(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(46)} -pin  "regs.operator[]:mux" {A2(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(47)} -pin  "regs.operator[]:mux" {A2(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(48)} -pin  "regs.operator[]:mux" {A2(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(49)} -pin  "regs.operator[]:mux" {A2(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(50)} -pin  "regs.operator[]:mux" {A2(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(51)} -pin  "regs.operator[]:mux" {A2(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(52)} -pin  "regs.operator[]:mux" {A2(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(53)} -pin  "regs.operator[]:mux" {A2(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(54)} -pin  "regs.operator[]:mux" {A2(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(55)} -pin  "regs.operator[]:mux" {A2(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(56)} -pin  "regs.operator[]:mux" {A2(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(57)} -pin  "regs.operator[]:mux" {A2(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(58)} -pin  "regs.operator[]:mux" {A2(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(59)} -pin  "regs.operator[]:mux" {A2(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(60)} -pin  "regs.operator[]:mux" {A2(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(61)} -pin  "regs.operator[]:mux" {A2(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(62)} -pin  "regs.operator[]:mux" {A2(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(63)} -pin  "regs.operator[]:mux" {A2(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(64)} -pin  "regs.operator[]:mux" {A2(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(65)} -pin  "regs.operator[]:mux" {A2(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(66)} -pin  "regs.operator[]:mux" {A2(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(67)} -pin  "regs.operator[]:mux" {A2(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(68)} -pin  "regs.operator[]:mux" {A2(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(69)} -pin  "regs.operator[]:mux" {A2(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(70)} -pin  "regs.operator[]:mux" {A2(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(71)} -pin  "regs.operator[]:mux" {A2(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(72)} -pin  "regs.operator[]:mux" {A2(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(73)} -pin  "regs.operator[]:mux" {A2(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(74)} -pin  "regs.operator[]:mux" {A2(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(75)} -pin  "regs.operator[]:mux" {A2(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(76)} -pin  "regs.operator[]:mux" {A2(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(77)} -pin  "regs.operator[]:mux" {A2(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(78)} -pin  "regs.operator[]:mux" {A2(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(79)} -pin  "regs.operator[]:mux" {A2(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(80)} -pin  "regs.operator[]:mux" {A2(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(81)} -pin  "regs.operator[]:mux" {A2(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(82)} -pin  "regs.operator[]:mux" {A2(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(83)} -pin  "regs.operator[]:mux" {A2(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(84)} -pin  "regs.operator[]:mux" {A2(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(85)} -pin  "regs.operator[]:mux" {A2(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(86)} -pin  "regs.operator[]:mux" {A2(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(87)} -pin  "regs.operator[]:mux" {A2(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(88)} -pin  "regs.operator[]:mux" {A2(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(1).sva(89)} -pin  "regs.operator[]:mux" {A2(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(1).sva}
load net {regs.regs(0).sva(0)} -pin  "regs.operator[]:mux" {A3(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(1)} -pin  "regs.operator[]:mux" {A3(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(2)} -pin  "regs.operator[]:mux" {A3(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(3)} -pin  "regs.operator[]:mux" {A3(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(4)} -pin  "regs.operator[]:mux" {A3(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(5)} -pin  "regs.operator[]:mux" {A3(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(6)} -pin  "regs.operator[]:mux" {A3(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(7)} -pin  "regs.operator[]:mux" {A3(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(8)} -pin  "regs.operator[]:mux" {A3(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(9)} -pin  "regs.operator[]:mux" {A3(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(10)} -pin  "regs.operator[]:mux" {A3(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(11)} -pin  "regs.operator[]:mux" {A3(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(12)} -pin  "regs.operator[]:mux" {A3(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(13)} -pin  "regs.operator[]:mux" {A3(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(14)} -pin  "regs.operator[]:mux" {A3(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(15)} -pin  "regs.operator[]:mux" {A3(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(16)} -pin  "regs.operator[]:mux" {A3(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(17)} -pin  "regs.operator[]:mux" {A3(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(18)} -pin  "regs.operator[]:mux" {A3(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(19)} -pin  "regs.operator[]:mux" {A3(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(20)} -pin  "regs.operator[]:mux" {A3(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(21)} -pin  "regs.operator[]:mux" {A3(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(22)} -pin  "regs.operator[]:mux" {A3(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(23)} -pin  "regs.operator[]:mux" {A3(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(24)} -pin  "regs.operator[]:mux" {A3(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(25)} -pin  "regs.operator[]:mux" {A3(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(26)} -pin  "regs.operator[]:mux" {A3(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(27)} -pin  "regs.operator[]:mux" {A3(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(28)} -pin  "regs.operator[]:mux" {A3(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(29)} -pin  "regs.operator[]:mux" {A3(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(30)} -pin  "regs.operator[]:mux" {A3(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(31)} -pin  "regs.operator[]:mux" {A3(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(32)} -pin  "regs.operator[]:mux" {A3(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(33)} -pin  "regs.operator[]:mux" {A3(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(34)} -pin  "regs.operator[]:mux" {A3(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(35)} -pin  "regs.operator[]:mux" {A3(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(36)} -pin  "regs.operator[]:mux" {A3(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(37)} -pin  "regs.operator[]:mux" {A3(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(38)} -pin  "regs.operator[]:mux" {A3(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(39)} -pin  "regs.operator[]:mux" {A3(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(40)} -pin  "regs.operator[]:mux" {A3(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(41)} -pin  "regs.operator[]:mux" {A3(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(42)} -pin  "regs.operator[]:mux" {A3(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(43)} -pin  "regs.operator[]:mux" {A3(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(44)} -pin  "regs.operator[]:mux" {A3(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(45)} -pin  "regs.operator[]:mux" {A3(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(46)} -pin  "regs.operator[]:mux" {A3(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(47)} -pin  "regs.operator[]:mux" {A3(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(48)} -pin  "regs.operator[]:mux" {A3(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(49)} -pin  "regs.operator[]:mux" {A3(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(50)} -pin  "regs.operator[]:mux" {A3(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(51)} -pin  "regs.operator[]:mux" {A3(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(52)} -pin  "regs.operator[]:mux" {A3(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(53)} -pin  "regs.operator[]:mux" {A3(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(54)} -pin  "regs.operator[]:mux" {A3(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(55)} -pin  "regs.operator[]:mux" {A3(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(56)} -pin  "regs.operator[]:mux" {A3(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(57)} -pin  "regs.operator[]:mux" {A3(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(58)} -pin  "regs.operator[]:mux" {A3(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(59)} -pin  "regs.operator[]:mux" {A3(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(60)} -pin  "regs.operator[]:mux" {A3(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(61)} -pin  "regs.operator[]:mux" {A3(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(62)} -pin  "regs.operator[]:mux" {A3(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(63)} -pin  "regs.operator[]:mux" {A3(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(64)} -pin  "regs.operator[]:mux" {A3(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(65)} -pin  "regs.operator[]:mux" {A3(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(66)} -pin  "regs.operator[]:mux" {A3(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(67)} -pin  "regs.operator[]:mux" {A3(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(68)} -pin  "regs.operator[]:mux" {A3(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(69)} -pin  "regs.operator[]:mux" {A3(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(70)} -pin  "regs.operator[]:mux" {A3(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(71)} -pin  "regs.operator[]:mux" {A3(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(72)} -pin  "regs.operator[]:mux" {A3(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(73)} -pin  "regs.operator[]:mux" {A3(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(74)} -pin  "regs.operator[]:mux" {A3(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(75)} -pin  "regs.operator[]:mux" {A3(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(76)} -pin  "regs.operator[]:mux" {A3(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(77)} -pin  "regs.operator[]:mux" {A3(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(78)} -pin  "regs.operator[]:mux" {A3(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(79)} -pin  "regs.operator[]:mux" {A3(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(80)} -pin  "regs.operator[]:mux" {A3(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(81)} -pin  "regs.operator[]:mux" {A3(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(82)} -pin  "regs.operator[]:mux" {A3(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(83)} -pin  "regs.operator[]:mux" {A3(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(84)} -pin  "regs.operator[]:mux" {A3(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(85)} -pin  "regs.operator[]:mux" {A3(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(86)} -pin  "regs.operator[]:mux" {A3(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(87)} -pin  "regs.operator[]:mux" {A3(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(88)} -pin  "regs.operator[]:mux" {A3(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {regs.regs(0).sva(89)} -pin  "regs.operator[]:mux" {A3(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.regs(0).sva}
load net {FRAME:i#3.lpi#1(0)} -pin  "regs.operator[]:mux" {S(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {FRAME:i#3.lpi#1(1)} -pin  "regs.operator[]:mux" {S(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/FRAME:i#3.lpi#1}
load net {regs.operator[]:slc(regs.regs).cse.sva(0)} -pin  "regs.operator[]:mux" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(1)} -pin  "regs.operator[]:mux" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(2)} -pin  "regs.operator[]:mux" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(3)} -pin  "regs.operator[]:mux" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(4)} -pin  "regs.operator[]:mux" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(5)} -pin  "regs.operator[]:mux" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(6)} -pin  "regs.operator[]:mux" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(7)} -pin  "regs.operator[]:mux" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(8)} -pin  "regs.operator[]:mux" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(9)} -pin  "regs.operator[]:mux" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(10)} -pin  "regs.operator[]:mux" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(11)} -pin  "regs.operator[]:mux" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(12)} -pin  "regs.operator[]:mux" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(13)} -pin  "regs.operator[]:mux" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(14)} -pin  "regs.operator[]:mux" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(15)} -pin  "regs.operator[]:mux" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(16)} -pin  "regs.operator[]:mux" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(17)} -pin  "regs.operator[]:mux" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(18)} -pin  "regs.operator[]:mux" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(19)} -pin  "regs.operator[]:mux" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(20)} -pin  "regs.operator[]:mux" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(21)} -pin  "regs.operator[]:mux" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(22)} -pin  "regs.operator[]:mux" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(23)} -pin  "regs.operator[]:mux" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(24)} -pin  "regs.operator[]:mux" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(25)} -pin  "regs.operator[]:mux" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(26)} -pin  "regs.operator[]:mux" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(27)} -pin  "regs.operator[]:mux" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(28)} -pin  "regs.operator[]:mux" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(29)} -pin  "regs.operator[]:mux" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(30)} -pin  "regs.operator[]:mux" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(31)} -pin  "regs.operator[]:mux" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(32)} -pin  "regs.operator[]:mux" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(33)} -pin  "regs.operator[]:mux" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(34)} -pin  "regs.operator[]:mux" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(35)} -pin  "regs.operator[]:mux" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(36)} -pin  "regs.operator[]:mux" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(37)} -pin  "regs.operator[]:mux" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(38)} -pin  "regs.operator[]:mux" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(39)} -pin  "regs.operator[]:mux" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(40)} -pin  "regs.operator[]:mux" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(41)} -pin  "regs.operator[]:mux" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(42)} -pin  "regs.operator[]:mux" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(43)} -pin  "regs.operator[]:mux" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(44)} -pin  "regs.operator[]:mux" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(45)} -pin  "regs.operator[]:mux" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(46)} -pin  "regs.operator[]:mux" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(47)} -pin  "regs.operator[]:mux" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(48)} -pin  "regs.operator[]:mux" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(49)} -pin  "regs.operator[]:mux" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(50)} -pin  "regs.operator[]:mux" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(51)} -pin  "regs.operator[]:mux" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(52)} -pin  "regs.operator[]:mux" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(53)} -pin  "regs.operator[]:mux" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(54)} -pin  "regs.operator[]:mux" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(55)} -pin  "regs.operator[]:mux" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(56)} -pin  "regs.operator[]:mux" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(57)} -pin  "regs.operator[]:mux" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(58)} -pin  "regs.operator[]:mux" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(59)} -pin  "regs.operator[]:mux" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(60)} -pin  "regs.operator[]:mux" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(61)} -pin  "regs.operator[]:mux" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(62)} -pin  "regs.operator[]:mux" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(63)} -pin  "regs.operator[]:mux" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(64)} -pin  "regs.operator[]:mux" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(65)} -pin  "regs.operator[]:mux" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(66)} -pin  "regs.operator[]:mux" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(67)} -pin  "regs.operator[]:mux" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(68)} -pin  "regs.operator[]:mux" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(69)} -pin  "regs.operator[]:mux" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(70)} -pin  "regs.operator[]:mux" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(71)} -pin  "regs.operator[]:mux" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(72)} -pin  "regs.operator[]:mux" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(73)} -pin  "regs.operator[]:mux" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(74)} -pin  "regs.operator[]:mux" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(75)} -pin  "regs.operator[]:mux" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(76)} -pin  "regs.operator[]:mux" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(77)} -pin  "regs.operator[]:mux" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(78)} -pin  "regs.operator[]:mux" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(79)} -pin  "regs.operator[]:mux" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(80)} -pin  "regs.operator[]:mux" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(81)} -pin  "regs.operator[]:mux" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(82)} -pin  "regs.operator[]:mux" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(83)} -pin  "regs.operator[]:mux" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(84)} -pin  "regs.operator[]:mux" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(85)} -pin  "regs.operator[]:mux" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(86)} -pin  "regs.operator[]:mux" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(87)} -pin  "regs.operator[]:mux" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(88)} -pin  "regs.operator[]:mux" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load net {regs.operator[]:slc(regs.regs).cse.sva(89)} -pin  "regs.operator[]:mux" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator[]:slc(regs.regs).cse.sva}
load inst "ACC_GX:for:not#25" "not(2)" "INTERFACE" -attr xrf 19777 -attr oid 1159 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#25} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(2)"
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:not#25" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:not#25" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/FRAME:a#5.lpi#1}
load net {ACC_GX:for:not#25.itm(0)} -pin  "ACC_GX:for:not#25" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#25.itm}
load net {ACC_GX:for:not#25.itm(1)} -pin  "ACC_GX:for:not#25" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:not#25.itm}
load inst "ACC_GX:for:acc#11" "add(3,1,5,-1,5)" "INTERFACE" -attr xrf 19778 -attr oid 1160 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6)"
load net {ACC_GX:for:not#25.itm(0)} -pin  "ACC_GX:for:acc#11" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#415.itm}
load net {ACC_GX:for:not#25.itm(1)} -pin  "ACC_GX:for:acc#11" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/conc#415.itm}
load net {PWR} -pin  "ACC_GX:for:acc#11" {A(2)} -attr @path {/edge_detect/edge_detect:core/conc#415.itm}
load net {PWR} -pin  "ACC_GX:for:acc#11" {B(0)} -attr @path {/edge_detect/edge_detect:core/conc#416.itm}
load net {GND} -pin  "ACC_GX:for:acc#11" {B(1)} -attr @path {/edge_detect/edge_detect:core/conc#416.itm}
load net {GND} -pin  "ACC_GX:for:acc#11" {B(2)} -attr @path {/edge_detect/edge_detect:core/conc#416.itm}
load net {GND} -pin  "ACC_GX:for:acc#11" {B(3)} -attr @path {/edge_detect/edge_detect:core/conc#416.itm}
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:acc#11" {B(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/conc#416.itm}
load net {ACC_GX:for:acc#11.psp.sva(0)} -pin  "ACC_GX:for:acc#11" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#11.psp.sva(1)} -pin  "ACC_GX:for:acc#11" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#11.psp.sva(2)} -pin  "ACC_GX:for:acc#11" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#11.psp.sva(3)} -pin  "ACC_GX:for:acc#11" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load net {ACC_GX:for:acc#11.psp.sva(4)} -pin  "ACC_GX:for:acc#11" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#11.psp.sva}
load inst "ACC_GX:for:acc#25" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 19779 -attr oid 1161 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#25} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {FRAME:a#5.lpi#1(0)} -pin  "ACC_GX:for:acc#25" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:asn#71.itm}
load net {FRAME:a#5.lpi#1(1)} -pin  "ACC_GX:for:acc#25" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:asn#71.itm}
load net {FRAME:i#3.lpi#1(0)} -pin  "ACC_GX:for:acc#25" {B(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GX:for:asn#78).itm}
load net {FRAME:i#3.lpi#1(1)} -pin  "ACC_GX:for:acc#25" {B(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/asn(ACC_GX:for:asn#78).itm}
load net {ACC_GX:for:acc#25.sdt(0)} -pin  "ACC_GX:for:acc#25" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#25.sdt}
load net {ACC_GX:for:acc#25.sdt(1)} -pin  "ACC_GX:for:acc#25" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#25.sdt}
load net {ACC_GX:for:acc#25.sdt(2)} -pin  "ACC_GX:for:acc#25" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#25.sdt}
load inst "mux#8" "mux(2,2)" "INTERFACE" -attr xrf 19780 -attr oid 1162 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {GND} -pin  "mux#8" {A0(0)} -attr @path {/edge_detect/edge_detect:core/Cn2_2#1}
load net {PWR} -pin  "mux#8" {A0(1)} -attr @path {/edge_detect/edge_detect:core/Cn2_2#1}
load net {SHIFT:i#1.lpi#3(0)} -pin  "mux#8" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "mux#8" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {exit:ACC3.sva} -pin  "mux#8" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {mux#8.itm(0)} -pin  "mux#8" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "mux#8" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load inst "SHIFT:acc#1" "add(2,-1,1,1,2)" "INTERFACE" -attr xrf 19781 -attr oid 1163 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,1,2)"
load net {mux#8.itm(0)} -pin  "SHIFT:acc#1" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "SHIFT:acc#1" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#8.itm}
load net {PWR} -pin  "SHIFT:acc#1" {B(0)} -attr @path {/edge_detect/edge_detect:core/Cn1_1}
load net {SHIFT:acc#1.psp(0)} -pin  "SHIFT:acc#1" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load net {SHIFT:acc#1.psp(1)} -pin  "SHIFT:acc#1" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:acc#1.psp}
load inst "not#138" "not(1)" "INTERFACE" -attr xrf 19782 -attr oid 1164 -attr @path {/edge_detect/edge_detect:core/not#138} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#138" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#138.itm} -pin  "not#138" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#138.itm}
load inst "ACC_GX:and#6" "and(2,1)" "INTERFACE" -attr xrf 19783 -attr oid 1165 -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#6} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {exit:ACC_GX:for.sva:mx0} -pin  "ACC_GX:and#6" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0}
load net {not#138.itm} -pin  "ACC_GX:and#6" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#138.itm}
load net {ACC_GX:and#6.tmp} -pin  "ACC_GX:and#6" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#6.tmp}
load inst "mux#21" "mux(2,90)" "INTERFACE" -attr xrf 19784 -attr oid 1166 -attr vt d -attr @path {/edge_detect/edge_detect:core/mux#21} -attr area 82.749070 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(90,1,2)"
load net {vin:rsc:mgc_in_wire.d(0)} -pin  "mux#21" {A0(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(1)} -pin  "mux#21" {A0(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(2)} -pin  "mux#21" {A0(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(3)} -pin  "mux#21" {A0(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(4)} -pin  "mux#21" {A0(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(5)} -pin  "mux#21" {A0(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(6)} -pin  "mux#21" {A0(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(7)} -pin  "mux#21" {A0(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(8)} -pin  "mux#21" {A0(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(9)} -pin  "mux#21" {A0(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(10)} -pin  "mux#21" {A0(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(11)} -pin  "mux#21" {A0(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(12)} -pin  "mux#21" {A0(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(13)} -pin  "mux#21" {A0(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(14)} -pin  "mux#21" {A0(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(15)} -pin  "mux#21" {A0(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(16)} -pin  "mux#21" {A0(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(17)} -pin  "mux#21" {A0(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(18)} -pin  "mux#21" {A0(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(19)} -pin  "mux#21" {A0(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(20)} -pin  "mux#21" {A0(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(21)} -pin  "mux#21" {A0(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(22)} -pin  "mux#21" {A0(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(23)} -pin  "mux#21" {A0(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(24)} -pin  "mux#21" {A0(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(25)} -pin  "mux#21" {A0(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(26)} -pin  "mux#21" {A0(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(27)} -pin  "mux#21" {A0(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(28)} -pin  "mux#21" {A0(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(29)} -pin  "mux#21" {A0(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(30)} -pin  "mux#21" {A0(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(31)} -pin  "mux#21" {A0(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(32)} -pin  "mux#21" {A0(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(33)} -pin  "mux#21" {A0(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(34)} -pin  "mux#21" {A0(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(35)} -pin  "mux#21" {A0(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(36)} -pin  "mux#21" {A0(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(37)} -pin  "mux#21" {A0(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(38)} -pin  "mux#21" {A0(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(39)} -pin  "mux#21" {A0(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(40)} -pin  "mux#21" {A0(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(41)} -pin  "mux#21" {A0(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(42)} -pin  "mux#21" {A0(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(43)} -pin  "mux#21" {A0(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(44)} -pin  "mux#21" {A0(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(45)} -pin  "mux#21" {A0(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(46)} -pin  "mux#21" {A0(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(47)} -pin  "mux#21" {A0(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(48)} -pin  "mux#21" {A0(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(49)} -pin  "mux#21" {A0(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(50)} -pin  "mux#21" {A0(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(51)} -pin  "mux#21" {A0(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(52)} -pin  "mux#21" {A0(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(53)} -pin  "mux#21" {A0(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(54)} -pin  "mux#21" {A0(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(55)} -pin  "mux#21" {A0(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(56)} -pin  "mux#21" {A0(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(57)} -pin  "mux#21" {A0(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(58)} -pin  "mux#21" {A0(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(59)} -pin  "mux#21" {A0(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(60)} -pin  "mux#21" {A0(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(61)} -pin  "mux#21" {A0(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(62)} -pin  "mux#21" {A0(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(63)} -pin  "mux#21" {A0(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(64)} -pin  "mux#21" {A0(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(65)} -pin  "mux#21" {A0(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(66)} -pin  "mux#21" {A0(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(67)} -pin  "mux#21" {A0(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(68)} -pin  "mux#21" {A0(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(69)} -pin  "mux#21" {A0(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(70)} -pin  "mux#21" {A0(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(71)} -pin  "mux#21" {A0(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(72)} -pin  "mux#21" {A0(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(73)} -pin  "mux#21" {A0(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(74)} -pin  "mux#21" {A0(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(75)} -pin  "mux#21" {A0(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(76)} -pin  "mux#21" {A0(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(77)} -pin  "mux#21" {A0(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(78)} -pin  "mux#21" {A0(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(79)} -pin  "mux#21" {A0(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(80)} -pin  "mux#21" {A0(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(81)} -pin  "mux#21" {A0(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(82)} -pin  "mux#21" {A0(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(83)} -pin  "mux#21" {A0(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(84)} -pin  "mux#21" {A0(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(85)} -pin  "mux#21" {A0(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(86)} -pin  "mux#21" {A0(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(87)} -pin  "mux#21" {A0(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(88)} -pin  "mux#21" {A0(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d(89)} -pin  "mux#21" {A0(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/vin:rsc:mgc_in_wire.d}
load net {regs.operator<<:din.lpi#1.dfm(0)} -pin  "mux#21" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(1)} -pin  "mux#21" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(2)} -pin  "mux#21" {A1(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(3)} -pin  "mux#21" {A1(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(4)} -pin  "mux#21" {A1(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(5)} -pin  "mux#21" {A1(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(6)} -pin  "mux#21" {A1(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(7)} -pin  "mux#21" {A1(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(8)} -pin  "mux#21" {A1(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(9)} -pin  "mux#21" {A1(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(10)} -pin  "mux#21" {A1(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(11)} -pin  "mux#21" {A1(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(12)} -pin  "mux#21" {A1(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(13)} -pin  "mux#21" {A1(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(14)} -pin  "mux#21" {A1(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(15)} -pin  "mux#21" {A1(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(16)} -pin  "mux#21" {A1(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(17)} -pin  "mux#21" {A1(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(18)} -pin  "mux#21" {A1(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(19)} -pin  "mux#21" {A1(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(20)} -pin  "mux#21" {A1(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(21)} -pin  "mux#21" {A1(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(22)} -pin  "mux#21" {A1(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(23)} -pin  "mux#21" {A1(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(24)} -pin  "mux#21" {A1(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(25)} -pin  "mux#21" {A1(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(26)} -pin  "mux#21" {A1(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(27)} -pin  "mux#21" {A1(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(28)} -pin  "mux#21" {A1(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(29)} -pin  "mux#21" {A1(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(30)} -pin  "mux#21" {A1(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(31)} -pin  "mux#21" {A1(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(32)} -pin  "mux#21" {A1(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(33)} -pin  "mux#21" {A1(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(34)} -pin  "mux#21" {A1(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(35)} -pin  "mux#21" {A1(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(36)} -pin  "mux#21" {A1(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(37)} -pin  "mux#21" {A1(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(38)} -pin  "mux#21" {A1(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(39)} -pin  "mux#21" {A1(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(40)} -pin  "mux#21" {A1(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(41)} -pin  "mux#21" {A1(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(42)} -pin  "mux#21" {A1(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(43)} -pin  "mux#21" {A1(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(44)} -pin  "mux#21" {A1(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(45)} -pin  "mux#21" {A1(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(46)} -pin  "mux#21" {A1(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(47)} -pin  "mux#21" {A1(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(48)} -pin  "mux#21" {A1(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(49)} -pin  "mux#21" {A1(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(50)} -pin  "mux#21" {A1(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(51)} -pin  "mux#21" {A1(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(52)} -pin  "mux#21" {A1(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(53)} -pin  "mux#21" {A1(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(54)} -pin  "mux#21" {A1(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(55)} -pin  "mux#21" {A1(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(56)} -pin  "mux#21" {A1(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(57)} -pin  "mux#21" {A1(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(58)} -pin  "mux#21" {A1(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(59)} -pin  "mux#21" {A1(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(60)} -pin  "mux#21" {A1(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(61)} -pin  "mux#21" {A1(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(62)} -pin  "mux#21" {A1(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(63)} -pin  "mux#21" {A1(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(64)} -pin  "mux#21" {A1(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(65)} -pin  "mux#21" {A1(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(66)} -pin  "mux#21" {A1(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(67)} -pin  "mux#21" {A1(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(68)} -pin  "mux#21" {A1(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(69)} -pin  "mux#21" {A1(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(70)} -pin  "mux#21" {A1(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(71)} -pin  "mux#21" {A1(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(72)} -pin  "mux#21" {A1(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(73)} -pin  "mux#21" {A1(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(74)} -pin  "mux#21" {A1(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(75)} -pin  "mux#21" {A1(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(76)} -pin  "mux#21" {A1(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(77)} -pin  "mux#21" {A1(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(78)} -pin  "mux#21" {A1(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(79)} -pin  "mux#21" {A1(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(80)} -pin  "mux#21" {A1(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(81)} -pin  "mux#21" {A1(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(82)} -pin  "mux#21" {A1(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(83)} -pin  "mux#21" {A1(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(84)} -pin  "mux#21" {A1(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(85)} -pin  "mux#21" {A1(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(86)} -pin  "mux#21" {A1(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(87)} -pin  "mux#21" {A1(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(88)} -pin  "mux#21" {A1(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {regs.operator<<:din.lpi#1.dfm(89)} -pin  "mux#21" {A1(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm}
load net {exit:ACC3.sva} -pin  "mux#21" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {regs.operator<<:din.lpi#1.dfm:mx0(0)} -pin  "mux#21" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(1)} -pin  "mux#21" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(2)} -pin  "mux#21" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(3)} -pin  "mux#21" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(4)} -pin  "mux#21" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(5)} -pin  "mux#21" {Z(5)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(6)} -pin  "mux#21" {Z(6)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(7)} -pin  "mux#21" {Z(7)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(8)} -pin  "mux#21" {Z(8)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(9)} -pin  "mux#21" {Z(9)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(10)} -pin  "mux#21" {Z(10)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(11)} -pin  "mux#21" {Z(11)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(12)} -pin  "mux#21" {Z(12)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(13)} -pin  "mux#21" {Z(13)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(14)} -pin  "mux#21" {Z(14)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(15)} -pin  "mux#21" {Z(15)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(16)} -pin  "mux#21" {Z(16)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(17)} -pin  "mux#21" {Z(17)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(18)} -pin  "mux#21" {Z(18)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(19)} -pin  "mux#21" {Z(19)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(20)} -pin  "mux#21" {Z(20)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(21)} -pin  "mux#21" {Z(21)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(22)} -pin  "mux#21" {Z(22)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(23)} -pin  "mux#21" {Z(23)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(24)} -pin  "mux#21" {Z(24)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(25)} -pin  "mux#21" {Z(25)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(26)} -pin  "mux#21" {Z(26)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(27)} -pin  "mux#21" {Z(27)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(28)} -pin  "mux#21" {Z(28)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(29)} -pin  "mux#21" {Z(29)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(30)} -pin  "mux#21" {Z(30)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(31)} -pin  "mux#21" {Z(31)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(32)} -pin  "mux#21" {Z(32)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(33)} -pin  "mux#21" {Z(33)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(34)} -pin  "mux#21" {Z(34)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(35)} -pin  "mux#21" {Z(35)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(36)} -pin  "mux#21" {Z(36)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(37)} -pin  "mux#21" {Z(37)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(38)} -pin  "mux#21" {Z(38)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(39)} -pin  "mux#21" {Z(39)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(40)} -pin  "mux#21" {Z(40)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(41)} -pin  "mux#21" {Z(41)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(42)} -pin  "mux#21" {Z(42)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(43)} -pin  "mux#21" {Z(43)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(44)} -pin  "mux#21" {Z(44)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(45)} -pin  "mux#21" {Z(45)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(46)} -pin  "mux#21" {Z(46)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(47)} -pin  "mux#21" {Z(47)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(48)} -pin  "mux#21" {Z(48)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(49)} -pin  "mux#21" {Z(49)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(50)} -pin  "mux#21" {Z(50)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(51)} -pin  "mux#21" {Z(51)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(52)} -pin  "mux#21" {Z(52)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(53)} -pin  "mux#21" {Z(53)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(54)} -pin  "mux#21" {Z(54)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(55)} -pin  "mux#21" {Z(55)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(56)} -pin  "mux#21" {Z(56)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(57)} -pin  "mux#21" {Z(57)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(58)} -pin  "mux#21" {Z(58)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(59)} -pin  "mux#21" {Z(59)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(60)} -pin  "mux#21" {Z(60)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(61)} -pin  "mux#21" {Z(61)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(62)} -pin  "mux#21" {Z(62)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(63)} -pin  "mux#21" {Z(63)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(64)} -pin  "mux#21" {Z(64)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(65)} -pin  "mux#21" {Z(65)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(66)} -pin  "mux#21" {Z(66)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(67)} -pin  "mux#21" {Z(67)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(68)} -pin  "mux#21" {Z(68)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(69)} -pin  "mux#21" {Z(69)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(70)} -pin  "mux#21" {Z(70)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(71)} -pin  "mux#21" {Z(71)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(72)} -pin  "mux#21" {Z(72)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(73)} -pin  "mux#21" {Z(73)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(74)} -pin  "mux#21" {Z(74)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(75)} -pin  "mux#21" {Z(75)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(76)} -pin  "mux#21" {Z(76)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(77)} -pin  "mux#21" {Z(77)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(78)} -pin  "mux#21" {Z(78)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(79)} -pin  "mux#21" {Z(79)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(80)} -pin  "mux#21" {Z(80)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(81)} -pin  "mux#21" {Z(81)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(82)} -pin  "mux#21" {Z(82)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(83)} -pin  "mux#21" {Z(83)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(84)} -pin  "mux#21" {Z(84)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(85)} -pin  "mux#21" {Z(85)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(86)} -pin  "mux#21" {Z(86)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(87)} -pin  "mux#21" {Z(87)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(88)} -pin  "mux#21" {Z(88)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load net {regs.operator<<:din.lpi#1.dfm:mx0(89)} -pin  "mux#21" {Z(89)} -attr vt d -attr @path {/edge_detect/edge_detect:core/regs.operator<<:din.lpi#1.dfm:mx0}
load inst "SHIFT:mux#13" "mux(2,2)" "INTERFACE" -attr xrf 19785 -attr oid 1167 -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux#13} -attr area 1.839846 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(2,1,2)"
load net {GND} -pin  "SHIFT:mux#13" {A0(0)} -attr @path {/edge_detect/edge_detect:core/C2_3#1}
load net {PWR} -pin  "SHIFT:mux#13" {A0(1)} -attr @path {/edge_detect/edge_detect:core/C2_3#1}
load net {SHIFT:i#1.lpi#3(0)} -pin  "SHIFT:mux#13" {A1(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {SHIFT:i#1.lpi#3(1)} -pin  "SHIFT:mux#13" {A1(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:i#1.lpi#3}
load net {exit:ACC3.sva} -pin  "SHIFT:mux#13" {S(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {SHIFT:mux#13.tmp(0)} -pin  "SHIFT:mux#13" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux#13.tmp}
load net {SHIFT:mux#13.tmp(1)} -pin  "SHIFT:mux#13" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/SHIFT:mux#13.tmp}
load inst "not#142" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#142} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC3.sva} -pin  "not#142" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#142.itm} -pin  "not#142" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#142.itm}
load inst "and#42" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#42} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {not#142.itm} -pin  "and#42" {A0(0)} -attr @path {/edge_detect/edge_detect:core/not#142.itm}
load net {exit:SHIFT.lpi#1} -pin  "and#42" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {and.dcpl#32} -pin  "and#42" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#32}
load inst "not#158" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#158} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:SHIFT.lpi#1} -pin  "not#158" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1}
load net {not#158.itm} -pin  "not#158" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#158.itm}
load inst "or#37" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#37} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {exit:ACC3.sva} -pin  "or#37" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC3.sva}
load net {not#158.itm} -pin  "or#37" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#158.itm}
load net {or.dcpl#37} -pin  "or#37" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#37}
load inst "or" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {exit:ACC_GX#1.sva#1} -pin  "or" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.sva#1}
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "or" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {or.itm} -pin  "or" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.itm}
load inst "nand#4" "nand(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nand#4} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nand(1,2)"
load net {or.itm} -pin  "nand#4" {A0(0)} -attr @path {/edge_detect/edge_detect:core/or.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "nand#4" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {or.dcpl} -pin  "nand#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl}
load inst "not#231" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#231} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "not#231" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {not#231.itm} -pin  "not#231" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#231.itm}
load inst "and#285" "and(3,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#285} -attr area 1.055476 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,3)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "and#285" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {exit:ACC_GX#1.sva#1} -pin  "and#285" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.sva#1}
load net {not#231.itm} -pin  "and#285" {A2(0)} -attr @path {/edge_detect/edge_detect:core/not#231.itm}
load net {and.dcpl#275} -pin  "and#285" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and.dcpl#275}
load inst "nor#18" "nor(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/nor#18} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "nor#18" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:acc#1.psp(1)} -pin  "nor#18" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:acc#1.psp)#6.itm}
load net {nor#18.cse} -pin  "nor#18" {Z(0)} -attr @path {/edge_detect/edge_detect:core/nor#18.cse}
load inst "not#252" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#252} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "not#252" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {not#252.itm} -pin  "not#252" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#252.itm}
load inst "and#287" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#287} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {not#252.itm} -pin  "and#287" {A0(0)} -attr @path {/edge_detect/edge_detect:core/not#252.itm}
load net {SHIFT:acc#1.psp(1)} -pin  "and#287" {A1(0)} -attr @path {/edge_detect/edge_detect:core/slc(SHIFT:acc#1.psp)#4.itm}
load net {and#287.cse} -pin  "and#287" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#287.cse}
load inst "not#234" "not(1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/not#234} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {exit:ACC_GX.sva} -pin  "not#234" {A(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX.sva}
load net {not#234.itm} -pin  "not#234" {Z(0)} -attr @path {/edge_detect/edge_detect:core/not#234.itm}
load inst "and#288" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#288} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC_GX:and#2.cse#1} -pin  "and#288" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#2.cse#1}
load net {not#234.itm} -pin  "and#288" {A1(0)} -attr @path {/edge_detect/edge_detect:core/not#234.itm}
load net {and#288.itm} -pin  "and#288" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#288.itm}
load inst "or#81" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#81} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and#288.itm} -pin  "or#81" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and#288.itm}
load net {and#287.cse} -pin  "or#81" {A1(0)} -attr @path {/edge_detect/edge_detect:core/and#287.cse}
load net {or.dcpl#81} -pin  "or#81" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#81}
load inst "and#289" "and(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/and#289} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC_GX:and#2.cse#1} -pin  "and#289" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#2.cse#1}
load net {exit:ACC_GX.sva} -pin  "and#289" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX.sva}
load net {and#289.itm} -pin  "and#289" {Z(0)} -attr @path {/edge_detect/edge_detect:core/and#289.itm}
load inst "ACC_GX:nor#1" "nor(2,1)" "INTERFACE" -attr xrf 19786 -attr oid 1168 -attr @path {/edge_detect/edge_detect:core/ACC_GX:nor#1} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,2)"
load net {exit:ACC_GX:for.sva:mx0} -pin  "ACC_GX:nor#1" {A0(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX:for.sva:mx0}
load net {exit:ACC_GX#1.lpi#1.dfm} -pin  "ACC_GX:nor#1" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:ACC_GX#1.lpi#1.dfm}
load net {ACC_GX:nor#1.itm} -pin  "ACC_GX:nor#1" {Z(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:nor#1.itm}
load inst "SHIFT:and#42" "and(2,1)" "INTERFACE" -attr xrf 19787 -attr oid 1169 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#42} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {ACC_GX:nor#1.itm} -pin  "SHIFT:and#42" {A0(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:nor#1.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#42" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#42.itm} -pin  "SHIFT:and#42" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#42.itm}
load inst "or#82" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#82} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {and#289.itm} -pin  "or#82" {A0(0)} -attr @path {/edge_detect/edge_detect:core/and#289.itm}
load net {SHIFT:and#42.itm} -pin  "or#82" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#42.itm}
load net {or.dcpl#82} -pin  "or#82" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#82}
load inst "SHIFT:not#4" "not(1)" "INTERFACE" -attr xrf 19788 -attr oid 1170 -attr @path {/edge_detect/edge_detect:core/SHIFT:not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {ACC_GX:and#6.tmp} -pin  "SHIFT:not#4" {A(0)} -attr @path {/edge_detect/edge_detect:core/ACC_GX:and#6.tmp}
load net {SHIFT:not#4.itm} -pin  "SHIFT:not#4" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#4.itm}
load inst "SHIFT:and#47" "and(2,1)" "INTERFACE" -attr xrf 19789 -attr oid 1171 -attr @path {/edge_detect/edge_detect:core/SHIFT:and#47} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(1,2)"
load net {SHIFT:not#4.itm} -pin  "SHIFT:and#47" {A0(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:not#4.itm}
load net {exit:SHIFT.lpi#1.dfm#1} -pin  "SHIFT:and#47" {A1(0)} -attr @path {/edge_detect/edge_detect:core/exit:SHIFT.lpi#1.dfm#1}
load net {SHIFT:and#47.itm} -pin  "SHIFT:and#47" {Z(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#47.itm}
load inst "or#86" "or(2,1)" "INTERFACE" -attr @path {/edge_detect/edge_detect:core/or#86} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {nor#18.cse} -pin  "or#86" {A0(0)} -attr @path {/edge_detect/edge_detect:core/nor#18.cse}
load net {SHIFT:and#47.itm} -pin  "or#86" {A1(0)} -attr @path {/edge_detect/edge_detect:core/SHIFT:and#47.itm}
load net {or.dcpl#86} -pin  "or#86" {Z(0)} -attr @path {/edge_detect/edge_detect:core/or.dcpl#86}
load inst "ACC_GY:for:acc#2" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 19790 -attr oid 1172 -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {ACC_GY:for:acc#11.psp.sva(1)} -pin  "ACC_GY:for:acc#2" {A(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#11.psp.sva).itm}
load net {ACC_GY:for:acc#11.psp.sva(2)} -pin  "ACC_GY:for:acc#2" {A(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#11.psp.sva).itm}
load net {ACC_GY:for:acc#11.psp.sva(3)} -pin  "ACC_GY:for:acc#2" {A(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#11.psp.sva).itm}
load net {ACC_GY:for:acc#11.psp.sva(4)} -pin  "ACC_GY:for:acc#2" {A(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/slc(ACC_GY:for:acc#11.psp.sva).itm}
load net {PWR} -pin  "ACC_GY:for:acc#2" {B(0)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {GND} -pin  "ACC_GY:for:acc#2" {B(1)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {PWR} -pin  "ACC_GY:for:acc#2" {B(2)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {ACC_GY:for:acc#2.itm(0)} -pin  "ACC_GY:for:acc#2" {Z(0)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2.itm}
load net {ACC_GY:for:acc#2.itm(1)} -pin  "ACC_GY:for:acc#2" {Z(1)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2.itm}
load net {ACC_GY:for:acc#2.itm(2)} -pin  "ACC_GY:for:acc#2" {Z(2)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2.itm}
load net {ACC_GY:for:acc#2.itm(3)} -pin  "ACC_GY:for:acc#2" {Z(3)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2.itm}
load net {ACC_GY:for:acc#2.itm(4)} -pin  "ACC_GY:for:acc#2" {Z(4)} -attr vt d -attr @path {/edge_detect/edge_detect:core/ACC_GY:for:acc#2.itm}
load inst "ACC_GX:for:acc#2" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 19791 -attr oid 1173 -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2} -attr area 5.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,1,5)"
load net {ACC_GX:for:acc#11.psp.sva(1)} -pin  "ACC_GX:for:acc#2" {A(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#11.psp.sva).itm}
load net {ACC_GX:for:acc#11.psp.sva(2)} -pin  "ACC_GX:for:acc#2" {A(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#11.psp.sva).itm}
load net {ACC_GX:for:acc#11.psp.sva(3)} -pin  "ACC_GX:for:acc#2" {A(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#11.psp.sva).itm}
load net {ACC_GX:for:acc#11.psp.sva(4)} -pin  "ACC_GX:for:acc#2" {A(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/slc(ACC_GX:for:acc#11.psp.sva).itm}
load net {PWR} -pin  "ACC_GX:for:acc#2" {B(0)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {GND} -pin  "ACC_GX:for:acc#2" {B(1)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {PWR} -pin  "ACC_GX:for:acc#2" {B(2)} -attr @path {/edge_detect/edge_detect:core/C5_3}
load net {ACC_GX:for:acc#2.itm(0)} -pin  "ACC_GX:for:acc#2" {Z(0)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2.itm}
load net {ACC_GX:for:acc#2.itm(1)} -pin  "ACC_GX:for:acc#2" {Z(1)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2.itm}
load net {ACC_GX:for:acc#2.itm(2)} -pin  "ACC_GX:for:acc#2" {Z(2)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2.itm}
load net {ACC_GX:for:acc#2.itm(3)} -pin  "ACC_GX:for:acc#2" {Z(3)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2.itm}
load net {ACC_GX:for:acc#2.itm(4)} -pin  "ACC_GX:for:acc#2" {Z(4)} -attr vt dc -attr @path {/edge_detect/edge_detect:core/ACC_GX:for:acc#2.itm}
### END MODULE 

module new "edge_detect" "orig"
load portBus {vin:rsc.z(89:0)} input 90 {vin:rsc.z(89)} {vin:rsc.z(88)} {vin:rsc.z(87)} {vin:rsc.z(86)} {vin:rsc.z(85)} {vin:rsc.z(84)} {vin:rsc.z(83)} {vin:rsc.z(82)} {vin:rsc.z(81)} {vin:rsc.z(80)} {vin:rsc.z(79)} {vin:rsc.z(78)} {vin:rsc.z(77)} {vin:rsc.z(76)} {vin:rsc.z(75)} {vin:rsc.z(74)} {vin:rsc.z(73)} {vin:rsc.z(72)} {vin:rsc.z(71)} {vin:rsc.z(70)} {vin:rsc.z(69)} {vin:rsc.z(68)} {vin:rsc.z(67)} {vin:rsc.z(66)} {vin:rsc.z(65)} {vin:rsc.z(64)} {vin:rsc.z(63)} {vin:rsc.z(62)} {vin:rsc.z(61)} {vin:rsc.z(60)} {vin:rsc.z(59)} {vin:rsc.z(58)} {vin:rsc.z(57)} {vin:rsc.z(56)} {vin:rsc.z(55)} {vin:rsc.z(54)} {vin:rsc.z(53)} {vin:rsc.z(52)} {vin:rsc.z(51)} {vin:rsc.z(50)} {vin:rsc.z(49)} {vin:rsc.z(48)} {vin:rsc.z(47)} {vin:rsc.z(46)} {vin:rsc.z(45)} {vin:rsc.z(44)} {vin:rsc.z(43)} {vin:rsc.z(42)} {vin:rsc.z(41)} {vin:rsc.z(40)} {vin:rsc.z(39)} {vin:rsc.z(38)} {vin:rsc.z(37)} {vin:rsc.z(36)} {vin:rsc.z(35)} {vin:rsc.z(34)} {vin:rsc.z(33)} {vin:rsc.z(32)} {vin:rsc.z(31)} {vin:rsc.z(30)} {vin:rsc.z(29)} {vin:rsc.z(28)} {vin:rsc.z(27)} {vin:rsc.z(26)} {vin:rsc.z(25)} {vin:rsc.z(24)} {vin:rsc.z(23)} {vin:rsc.z(22)} {vin:rsc.z(21)} {vin:rsc.z(20)} {vin:rsc.z(19)} {vin:rsc.z(18)} {vin:rsc.z(17)} {vin:rsc.z(16)} {vin:rsc.z(15)} {vin:rsc.z(14)} {vin:rsc.z(13)} {vin:rsc.z(12)} {vin:rsc.z(11)} {vin:rsc.z(10)} {vin:rsc.z(9)} {vin:rsc.z(8)} {vin:rsc.z(7)} {vin:rsc.z(6)} {vin:rsc.z(5)} {vin:rsc.z(4)} {vin:rsc.z(3)} {vin:rsc.z(2)} {vin:rsc.z(1)} {vin:rsc.z(0)} -attr xrf 19792 -attr oid 1174 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load portBus {vout:rsc.z(29:0)} output 30 {vout:rsc.z(29)} {vout:rsc.z(28)} {vout:rsc.z(27)} {vout:rsc.z(26)} {vout:rsc.z(25)} {vout:rsc.z(24)} {vout:rsc.z(23)} {vout:rsc.z(22)} {vout:rsc.z(21)} {vout:rsc.z(20)} {vout:rsc.z(19)} {vout:rsc.z(18)} {vout:rsc.z(17)} {vout:rsc.z(16)} {vout:rsc.z(15)} {vout:rsc.z(14)} {vout:rsc.z(13)} {vout:rsc.z(12)} {vout:rsc.z(11)} {vout:rsc.z(10)} {vout:rsc.z(9)} {vout:rsc.z(8)} {vout:rsc.z(7)} {vout:rsc.z(6)} {vout:rsc.z(5)} {vout:rsc.z(4)} {vout:rsc.z(3)} {vout:rsc.z(2)} {vout:rsc.z(1)} {vout:rsc.z(0)} -attr xrf 19793 -attr oid 1175 -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load port {clk} input -attr xrf 19794 -attr oid 1176 -attr vt d -attr @path {/edge_detect/clk}
load port {en} input -attr xrf 19795 -attr oid 1177 -attr vt d -attr @path {/edge_detect/en}
load port {arst_n} input -attr xrf 19796 -attr oid 1178 -attr vt d -attr @path {/edge_detect/arst_n}
load symbol "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(89:0)} output 90 {d(89)} {d(88)} {d(87)} {d(86)} {d(85)} {d(84)} {d(83)} {d(82)} {d(81)} {d(80)} {d(79)} {d(78)} {d(77)} {d(76)} {d(75)} {d(74)} {d(73)} {d(72)} {d(71)} {d(70)} {d(69)} {d(68)} {d(67)} {d(66)} {d(65)} {d(64)} {d(63)} {d(62)} {d(61)} {d(60)} {d(59)} {d(58)} {d(57)} {d(56)} {d(55)} {d(54)} {d(53)} {d(52)} {d(51)} {d(50)} {d(49)} {d(48)} {d(47)} {d(46)} {d(45)} {d(44)} {d(43)} {d(42)} {d(41)} {d(40)} {d(39)} {d(38)} {d(37)} {d(36)} {d(35)} {d(34)} {d(33)} {d(32)} {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(89:0)} input 90 {z(89)} {z(88)} {z(87)} {z(86)} {z(85)} {z(84)} {z(83)} {z(82)} {z(81)} {z(80)} {z(79)} {z(78)} {z(77)} {z(76)} {z(75)} {z(74)} {z(73)} {z(72)} {z(71)} {z(70)} {z(69)} {z(68)} {z(67)} {z(66)} {z(65)} {z(64)} {z(63)} {z(62)} {z(61)} {z(60)} {z(59)} {z(58)} {z(57)} {z(56)} {z(55)} {z(54)} {z(53)} {z(52)} {z(51)} {z(50)} {z(49)} {z(48)} {z(47)} {z(46)} {z(45)} {z(44)} {z(43)} {z(42)} {z(41)} {z(40)} {z(39)} {z(38)} {z(37)} {z(36)} {z(35)} {z(34)} {z(33)} {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} input 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} output 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "edge_detect:core" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {vin:rsc:mgc_in_wire.d(89:0)} input 90 {vin:rsc:mgc_in_wire.d(89)} {vin:rsc:mgc_in_wire.d(88)} {vin:rsc:mgc_in_wire.d(87)} {vin:rsc:mgc_in_wire.d(86)} {vin:rsc:mgc_in_wire.d(85)} {vin:rsc:mgc_in_wire.d(84)} {vin:rsc:mgc_in_wire.d(83)} {vin:rsc:mgc_in_wire.d(82)} {vin:rsc:mgc_in_wire.d(81)} {vin:rsc:mgc_in_wire.d(80)} {vin:rsc:mgc_in_wire.d(79)} {vin:rsc:mgc_in_wire.d(78)} {vin:rsc:mgc_in_wire.d(77)} {vin:rsc:mgc_in_wire.d(76)} {vin:rsc:mgc_in_wire.d(75)} {vin:rsc:mgc_in_wire.d(74)} {vin:rsc:mgc_in_wire.d(73)} {vin:rsc:mgc_in_wire.d(72)} {vin:rsc:mgc_in_wire.d(71)} {vin:rsc:mgc_in_wire.d(70)} {vin:rsc:mgc_in_wire.d(69)} {vin:rsc:mgc_in_wire.d(68)} {vin:rsc:mgc_in_wire.d(67)} {vin:rsc:mgc_in_wire.d(66)} {vin:rsc:mgc_in_wire.d(65)} {vin:rsc:mgc_in_wire.d(64)} {vin:rsc:mgc_in_wire.d(63)} {vin:rsc:mgc_in_wire.d(62)} {vin:rsc:mgc_in_wire.d(61)} {vin:rsc:mgc_in_wire.d(60)} {vin:rsc:mgc_in_wire.d(59)} {vin:rsc:mgc_in_wire.d(58)} {vin:rsc:mgc_in_wire.d(57)} {vin:rsc:mgc_in_wire.d(56)} {vin:rsc:mgc_in_wire.d(55)} {vin:rsc:mgc_in_wire.d(54)} {vin:rsc:mgc_in_wire.d(53)} {vin:rsc:mgc_in_wire.d(52)} {vin:rsc:mgc_in_wire.d(51)} {vin:rsc:mgc_in_wire.d(50)} {vin:rsc:mgc_in_wire.d(49)} {vin:rsc:mgc_in_wire.d(48)} {vin:rsc:mgc_in_wire.d(47)} {vin:rsc:mgc_in_wire.d(46)} {vin:rsc:mgc_in_wire.d(45)} {vin:rsc:mgc_in_wire.d(44)} {vin:rsc:mgc_in_wire.d(43)} {vin:rsc:mgc_in_wire.d(42)} {vin:rsc:mgc_in_wire.d(41)} {vin:rsc:mgc_in_wire.d(40)} {vin:rsc:mgc_in_wire.d(39)} {vin:rsc:mgc_in_wire.d(38)} {vin:rsc:mgc_in_wire.d(37)} {vin:rsc:mgc_in_wire.d(36)} {vin:rsc:mgc_in_wire.d(35)} {vin:rsc:mgc_in_wire.d(34)} {vin:rsc:mgc_in_wire.d(33)} {vin:rsc:mgc_in_wire.d(32)} {vin:rsc:mgc_in_wire.d(31)} {vin:rsc:mgc_in_wire.d(30)} {vin:rsc:mgc_in_wire.d(29)} {vin:rsc:mgc_in_wire.d(28)} {vin:rsc:mgc_in_wire.d(27)} {vin:rsc:mgc_in_wire.d(26)} {vin:rsc:mgc_in_wire.d(25)} {vin:rsc:mgc_in_wire.d(24)} {vin:rsc:mgc_in_wire.d(23)} {vin:rsc:mgc_in_wire.d(22)} {vin:rsc:mgc_in_wire.d(21)} {vin:rsc:mgc_in_wire.d(20)} {vin:rsc:mgc_in_wire.d(19)} {vin:rsc:mgc_in_wire.d(18)} {vin:rsc:mgc_in_wire.d(17)} {vin:rsc:mgc_in_wire.d(16)} {vin:rsc:mgc_in_wire.d(15)} {vin:rsc:mgc_in_wire.d(14)} {vin:rsc:mgc_in_wire.d(13)} {vin:rsc:mgc_in_wire.d(12)} {vin:rsc:mgc_in_wire.d(11)} {vin:rsc:mgc_in_wire.d(10)} {vin:rsc:mgc_in_wire.d(9)} {vin:rsc:mgc_in_wire.d(8)} {vin:rsc:mgc_in_wire.d(7)} {vin:rsc:mgc_in_wire.d(6)} {vin:rsc:mgc_in_wire.d(5)} {vin:rsc:mgc_in_wire.d(4)} {vin:rsc:mgc_in_wire.d(3)} {vin:rsc:mgc_in_wire.d(2)} {vin:rsc:mgc_in_wire.d(1)} {vin:rsc:mgc_in_wire.d(0)} \
     portBus {vout:rsc:mgc_out_stdreg.d(29:0)} output 30 {vout:rsc:mgc_out_stdreg.d(29)} {vout:rsc:mgc_out_stdreg.d(28)} {vout:rsc:mgc_out_stdreg.d(27)} {vout:rsc:mgc_out_stdreg.d(26)} {vout:rsc:mgc_out_stdreg.d(25)} {vout:rsc:mgc_out_stdreg.d(24)} {vout:rsc:mgc_out_stdreg.d(23)} {vout:rsc:mgc_out_stdreg.d(22)} {vout:rsc:mgc_out_stdreg.d(21)} {vout:rsc:mgc_out_stdreg.d(20)} {vout:rsc:mgc_out_stdreg.d(19)} {vout:rsc:mgc_out_stdreg.d(18)} {vout:rsc:mgc_out_stdreg.d(17)} {vout:rsc:mgc_out_stdreg.d(16)} {vout:rsc:mgc_out_stdreg.d(15)} {vout:rsc:mgc_out_stdreg.d(14)} {vout:rsc:mgc_out_stdreg.d(13)} {vout:rsc:mgc_out_stdreg.d(12)} {vout:rsc:mgc_out_stdreg.d(11)} {vout:rsc:mgc_out_stdreg.d(10)} {vout:rsc:mgc_out_stdreg.d(9)} {vout:rsc:mgc_out_stdreg.d(8)} {vout:rsc:mgc_out_stdreg.d(7)} {vout:rsc:mgc_out_stdreg.d(6)} {vout:rsc:mgc_out_stdreg.d(5)} {vout:rsc:mgc_out_stdreg.d(4)} {vout:rsc:mgc_out_stdreg.d(3)} {vout:rsc:mgc_out_stdreg.d(2)} {vout:rsc:mgc_out_stdreg.d(1)} {vout:rsc:mgc_out_stdreg.d(0)} \

load net {vin:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(19)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(20)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(21)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(22)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(23)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(24)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(25)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(26)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(27)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(28)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(29)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(30)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(31)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(32)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(33)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(34)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(35)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(36)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(37)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(38)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(39)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(40)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(41)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(42)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(43)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(44)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(45)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(46)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(47)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(48)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(49)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(50)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(51)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(52)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(53)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(54)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(55)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(56)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(57)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(58)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(59)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(60)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(61)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(62)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(63)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(64)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(65)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(66)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(67)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(68)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(69)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(70)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(71)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(72)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(73)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(74)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(75)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(76)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(77)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(78)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(79)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(80)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(81)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(82)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(83)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(84)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(85)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(86)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(87)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(88)} -attr vt d
load net {vin:rsc:mgc_in_wire.d#1(89)} -attr vt d
load netBundle {vin:rsc:mgc_in_wire.d#1} 90 {vin:rsc:mgc_in_wire.d#1(0)} {vin:rsc:mgc_in_wire.d#1(1)} {vin:rsc:mgc_in_wire.d#1(2)} {vin:rsc:mgc_in_wire.d#1(3)} {vin:rsc:mgc_in_wire.d#1(4)} {vin:rsc:mgc_in_wire.d#1(5)} {vin:rsc:mgc_in_wire.d#1(6)} {vin:rsc:mgc_in_wire.d#1(7)} {vin:rsc:mgc_in_wire.d#1(8)} {vin:rsc:mgc_in_wire.d#1(9)} {vin:rsc:mgc_in_wire.d#1(10)} {vin:rsc:mgc_in_wire.d#1(11)} {vin:rsc:mgc_in_wire.d#1(12)} {vin:rsc:mgc_in_wire.d#1(13)} {vin:rsc:mgc_in_wire.d#1(14)} {vin:rsc:mgc_in_wire.d#1(15)} {vin:rsc:mgc_in_wire.d#1(16)} {vin:rsc:mgc_in_wire.d#1(17)} {vin:rsc:mgc_in_wire.d#1(18)} {vin:rsc:mgc_in_wire.d#1(19)} {vin:rsc:mgc_in_wire.d#1(20)} {vin:rsc:mgc_in_wire.d#1(21)} {vin:rsc:mgc_in_wire.d#1(22)} {vin:rsc:mgc_in_wire.d#1(23)} {vin:rsc:mgc_in_wire.d#1(24)} {vin:rsc:mgc_in_wire.d#1(25)} {vin:rsc:mgc_in_wire.d#1(26)} {vin:rsc:mgc_in_wire.d#1(27)} {vin:rsc:mgc_in_wire.d#1(28)} {vin:rsc:mgc_in_wire.d#1(29)} {vin:rsc:mgc_in_wire.d#1(30)} {vin:rsc:mgc_in_wire.d#1(31)} {vin:rsc:mgc_in_wire.d#1(32)} {vin:rsc:mgc_in_wire.d#1(33)} {vin:rsc:mgc_in_wire.d#1(34)} {vin:rsc:mgc_in_wire.d#1(35)} {vin:rsc:mgc_in_wire.d#1(36)} {vin:rsc:mgc_in_wire.d#1(37)} {vin:rsc:mgc_in_wire.d#1(38)} {vin:rsc:mgc_in_wire.d#1(39)} {vin:rsc:mgc_in_wire.d#1(40)} {vin:rsc:mgc_in_wire.d#1(41)} {vin:rsc:mgc_in_wire.d#1(42)} {vin:rsc:mgc_in_wire.d#1(43)} {vin:rsc:mgc_in_wire.d#1(44)} {vin:rsc:mgc_in_wire.d#1(45)} {vin:rsc:mgc_in_wire.d#1(46)} {vin:rsc:mgc_in_wire.d#1(47)} {vin:rsc:mgc_in_wire.d#1(48)} {vin:rsc:mgc_in_wire.d#1(49)} {vin:rsc:mgc_in_wire.d#1(50)} {vin:rsc:mgc_in_wire.d#1(51)} {vin:rsc:mgc_in_wire.d#1(52)} {vin:rsc:mgc_in_wire.d#1(53)} {vin:rsc:mgc_in_wire.d#1(54)} {vin:rsc:mgc_in_wire.d#1(55)} {vin:rsc:mgc_in_wire.d#1(56)} {vin:rsc:mgc_in_wire.d#1(57)} {vin:rsc:mgc_in_wire.d#1(58)} {vin:rsc:mgc_in_wire.d#1(59)} {vin:rsc:mgc_in_wire.d#1(60)} {vin:rsc:mgc_in_wire.d#1(61)} {vin:rsc:mgc_in_wire.d#1(62)} {vin:rsc:mgc_in_wire.d#1(63)} {vin:rsc:mgc_in_wire.d#1(64)} {vin:rsc:mgc_in_wire.d#1(65)} {vin:rsc:mgc_in_wire.d#1(66)} {vin:rsc:mgc_in_wire.d#1(67)} {vin:rsc:mgc_in_wire.d#1(68)} {vin:rsc:mgc_in_wire.d#1(69)} {vin:rsc:mgc_in_wire.d#1(70)} {vin:rsc:mgc_in_wire.d#1(71)} {vin:rsc:mgc_in_wire.d#1(72)} {vin:rsc:mgc_in_wire.d#1(73)} {vin:rsc:mgc_in_wire.d#1(74)} {vin:rsc:mgc_in_wire.d#1(75)} {vin:rsc:mgc_in_wire.d#1(76)} {vin:rsc:mgc_in_wire.d#1(77)} {vin:rsc:mgc_in_wire.d#1(78)} {vin:rsc:mgc_in_wire.d#1(79)} {vin:rsc:mgc_in_wire.d#1(80)} {vin:rsc:mgc_in_wire.d#1(81)} {vin:rsc:mgc_in_wire.d#1(82)} {vin:rsc:mgc_in_wire.d#1(83)} {vin:rsc:mgc_in_wire.d#1(84)} {vin:rsc:mgc_in_wire.d#1(85)} {vin:rsc:mgc_in_wire.d#1(86)} {vin:rsc:mgc_in_wire.d#1(87)} {vin:rsc:mgc_in_wire.d#1(88)} {vin:rsc:mgc_in_wire.d#1(89)} -attr xrf 19797 -attr oid 1179 -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -attr vt d
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -attr vt d
load netBundle {vout:rsc:mgc_out_stdreg.d#1} 30 {vout:rsc:mgc_out_stdreg.d#1(0)} {vout:rsc:mgc_out_stdreg.d#1(1)} {vout:rsc:mgc_out_stdreg.d#1(2)} {vout:rsc:mgc_out_stdreg.d#1(3)} {vout:rsc:mgc_out_stdreg.d#1(4)} {vout:rsc:mgc_out_stdreg.d#1(5)} {vout:rsc:mgc_out_stdreg.d#1(6)} {vout:rsc:mgc_out_stdreg.d#1(7)} {vout:rsc:mgc_out_stdreg.d#1(8)} {vout:rsc:mgc_out_stdreg.d#1(9)} {vout:rsc:mgc_out_stdreg.d#1(10)} {vout:rsc:mgc_out_stdreg.d#1(11)} {vout:rsc:mgc_out_stdreg.d#1(12)} {vout:rsc:mgc_out_stdreg.d#1(13)} {vout:rsc:mgc_out_stdreg.d#1(14)} {vout:rsc:mgc_out_stdreg.d#1(15)} {vout:rsc:mgc_out_stdreg.d#1(16)} {vout:rsc:mgc_out_stdreg.d#1(17)} {vout:rsc:mgc_out_stdreg.d#1(18)} {vout:rsc:mgc_out_stdreg.d#1(19)} {vout:rsc:mgc_out_stdreg.d#1(20)} {vout:rsc:mgc_out_stdreg.d#1(21)} {vout:rsc:mgc_out_stdreg.d#1(22)} {vout:rsc:mgc_out_stdreg.d#1(23)} {vout:rsc:mgc_out_stdreg.d#1(24)} {vout:rsc:mgc_out_stdreg.d#1(25)} {vout:rsc:mgc_out_stdreg.d#1(26)} {vout:rsc:mgc_out_stdreg.d#1(27)} {vout:rsc:mgc_out_stdreg.d#1(28)} {vout:rsc:mgc_out_stdreg.d#1(29)} -attr xrf 19798 -attr oid 1180 -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 19799 -attr oid 1181 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(0)} -port {vin:rsc.z(0)} -attr vt d
load net {vin:rsc.z(1)} -port {vin:rsc.z(1)} -attr vt d
load net {vin:rsc.z(2)} -port {vin:rsc.z(2)} -attr vt d
load net {vin:rsc.z(3)} -port {vin:rsc.z(3)} -attr vt d
load net {vin:rsc.z(4)} -port {vin:rsc.z(4)} -attr vt d
load net {vin:rsc.z(5)} -port {vin:rsc.z(5)} -attr vt d
load net {vin:rsc.z(6)} -port {vin:rsc.z(6)} -attr vt d
load net {vin:rsc.z(7)} -port {vin:rsc.z(7)} -attr vt d
load net {vin:rsc.z(8)} -port {vin:rsc.z(8)} -attr vt d
load net {vin:rsc.z(9)} -port {vin:rsc.z(9)} -attr vt d
load net {vin:rsc.z(10)} -port {vin:rsc.z(10)} -attr vt d
load net {vin:rsc.z(11)} -port {vin:rsc.z(11)} -attr vt d
load net {vin:rsc.z(12)} -port {vin:rsc.z(12)} -attr vt d
load net {vin:rsc.z(13)} -port {vin:rsc.z(13)} -attr vt d
load net {vin:rsc.z(14)} -port {vin:rsc.z(14)} -attr vt d
load net {vin:rsc.z(15)} -port {vin:rsc.z(15)} -attr vt d
load net {vin:rsc.z(16)} -port {vin:rsc.z(16)} -attr vt d
load net {vin:rsc.z(17)} -port {vin:rsc.z(17)} -attr vt d
load net {vin:rsc.z(18)} -port {vin:rsc.z(18)} -attr vt d
load net {vin:rsc.z(19)} -port {vin:rsc.z(19)} -attr vt d
load net {vin:rsc.z(20)} -port {vin:rsc.z(20)} -attr vt d
load net {vin:rsc.z(21)} -port {vin:rsc.z(21)} -attr vt d
load net {vin:rsc.z(22)} -port {vin:rsc.z(22)} -attr vt d
load net {vin:rsc.z(23)} -port {vin:rsc.z(23)} -attr vt d
load net {vin:rsc.z(24)} -port {vin:rsc.z(24)} -attr vt d
load net {vin:rsc.z(25)} -port {vin:rsc.z(25)} -attr vt d
load net {vin:rsc.z(26)} -port {vin:rsc.z(26)} -attr vt d
load net {vin:rsc.z(27)} -port {vin:rsc.z(27)} -attr vt d
load net {vin:rsc.z(28)} -port {vin:rsc.z(28)} -attr vt d
load net {vin:rsc.z(29)} -port {vin:rsc.z(29)} -attr vt d
load net {vin:rsc.z(30)} -port {vin:rsc.z(30)} -attr vt d
load net {vin:rsc.z(31)} -port {vin:rsc.z(31)} -attr vt d
load net {vin:rsc.z(32)} -port {vin:rsc.z(32)} -attr vt d
load net {vin:rsc.z(33)} -port {vin:rsc.z(33)} -attr vt d
load net {vin:rsc.z(34)} -port {vin:rsc.z(34)} -attr vt d
load net {vin:rsc.z(35)} -port {vin:rsc.z(35)} -attr vt d
load net {vin:rsc.z(36)} -port {vin:rsc.z(36)} -attr vt d
load net {vin:rsc.z(37)} -port {vin:rsc.z(37)} -attr vt d
load net {vin:rsc.z(38)} -port {vin:rsc.z(38)} -attr vt d
load net {vin:rsc.z(39)} -port {vin:rsc.z(39)} -attr vt d
load net {vin:rsc.z(40)} -port {vin:rsc.z(40)} -attr vt d
load net {vin:rsc.z(41)} -port {vin:rsc.z(41)} -attr vt d
load net {vin:rsc.z(42)} -port {vin:rsc.z(42)} -attr vt d
load net {vin:rsc.z(43)} -port {vin:rsc.z(43)} -attr vt d
load net {vin:rsc.z(44)} -port {vin:rsc.z(44)} -attr vt d
load net {vin:rsc.z(45)} -port {vin:rsc.z(45)} -attr vt d
load net {vin:rsc.z(46)} -port {vin:rsc.z(46)} -attr vt d
load net {vin:rsc.z(47)} -port {vin:rsc.z(47)} -attr vt d
load net {vin:rsc.z(48)} -port {vin:rsc.z(48)} -attr vt d
load net {vin:rsc.z(49)} -port {vin:rsc.z(49)} -attr vt d
load net {vin:rsc.z(50)} -port {vin:rsc.z(50)} -attr vt d
load net {vin:rsc.z(51)} -port {vin:rsc.z(51)} -attr vt d
load net {vin:rsc.z(52)} -port {vin:rsc.z(52)} -attr vt d
load net {vin:rsc.z(53)} -port {vin:rsc.z(53)} -attr vt d
load net {vin:rsc.z(54)} -port {vin:rsc.z(54)} -attr vt d
load net {vin:rsc.z(55)} -port {vin:rsc.z(55)} -attr vt d
load net {vin:rsc.z(56)} -port {vin:rsc.z(56)} -attr vt d
load net {vin:rsc.z(57)} -port {vin:rsc.z(57)} -attr vt d
load net {vin:rsc.z(58)} -port {vin:rsc.z(58)} -attr vt d
load net {vin:rsc.z(59)} -port {vin:rsc.z(59)} -attr vt d
load net {vin:rsc.z(60)} -port {vin:rsc.z(60)} -attr vt d
load net {vin:rsc.z(61)} -port {vin:rsc.z(61)} -attr vt d
load net {vin:rsc.z(62)} -port {vin:rsc.z(62)} -attr vt d
load net {vin:rsc.z(63)} -port {vin:rsc.z(63)} -attr vt d
load net {vin:rsc.z(64)} -port {vin:rsc.z(64)} -attr vt d
load net {vin:rsc.z(65)} -port {vin:rsc.z(65)} -attr vt d
load net {vin:rsc.z(66)} -port {vin:rsc.z(66)} -attr vt d
load net {vin:rsc.z(67)} -port {vin:rsc.z(67)} -attr vt d
load net {vin:rsc.z(68)} -port {vin:rsc.z(68)} -attr vt d
load net {vin:rsc.z(69)} -port {vin:rsc.z(69)} -attr vt d
load net {vin:rsc.z(70)} -port {vin:rsc.z(70)} -attr vt d
load net {vin:rsc.z(71)} -port {vin:rsc.z(71)} -attr vt d
load net {vin:rsc.z(72)} -port {vin:rsc.z(72)} -attr vt d
load net {vin:rsc.z(73)} -port {vin:rsc.z(73)} -attr vt d
load net {vin:rsc.z(74)} -port {vin:rsc.z(74)} -attr vt d
load net {vin:rsc.z(75)} -port {vin:rsc.z(75)} -attr vt d
load net {vin:rsc.z(76)} -port {vin:rsc.z(76)} -attr vt d
load net {vin:rsc.z(77)} -port {vin:rsc.z(77)} -attr vt d
load net {vin:rsc.z(78)} -port {vin:rsc.z(78)} -attr vt d
load net {vin:rsc.z(79)} -port {vin:rsc.z(79)} -attr vt d
load net {vin:rsc.z(80)} -port {vin:rsc.z(80)} -attr vt d
load net {vin:rsc.z(81)} -port {vin:rsc.z(81)} -attr vt d
load net {vin:rsc.z(82)} -port {vin:rsc.z(82)} -attr vt d
load net {vin:rsc.z(83)} -port {vin:rsc.z(83)} -attr vt d
load net {vin:rsc.z(84)} -port {vin:rsc.z(84)} -attr vt d
load net {vin:rsc.z(85)} -port {vin:rsc.z(85)} -attr vt d
load net {vin:rsc.z(86)} -port {vin:rsc.z(86)} -attr vt d
load net {vin:rsc.z(87)} -port {vin:rsc.z(87)} -attr vt d
load net {vin:rsc.z(88)} -port {vin:rsc.z(88)} -attr vt d
load net {vin:rsc.z(89)} -port {vin:rsc.z(89)} -attr vt d
load netBundle {vin:rsc.z} 90 {vin:rsc.z(0)} {vin:rsc.z(1)} {vin:rsc.z(2)} {vin:rsc.z(3)} {vin:rsc.z(4)} {vin:rsc.z(5)} {vin:rsc.z(6)} {vin:rsc.z(7)} {vin:rsc.z(8)} {vin:rsc.z(9)} {vin:rsc.z(10)} {vin:rsc.z(11)} {vin:rsc.z(12)} {vin:rsc.z(13)} {vin:rsc.z(14)} {vin:rsc.z(15)} {vin:rsc.z(16)} {vin:rsc.z(17)} {vin:rsc.z(18)} {vin:rsc.z(19)} {vin:rsc.z(20)} {vin:rsc.z(21)} {vin:rsc.z(22)} {vin:rsc.z(23)} {vin:rsc.z(24)} {vin:rsc.z(25)} {vin:rsc.z(26)} {vin:rsc.z(27)} {vin:rsc.z(28)} {vin:rsc.z(29)} {vin:rsc.z(30)} {vin:rsc.z(31)} {vin:rsc.z(32)} {vin:rsc.z(33)} {vin:rsc.z(34)} {vin:rsc.z(35)} {vin:rsc.z(36)} {vin:rsc.z(37)} {vin:rsc.z(38)} {vin:rsc.z(39)} {vin:rsc.z(40)} {vin:rsc.z(41)} {vin:rsc.z(42)} {vin:rsc.z(43)} {vin:rsc.z(44)} {vin:rsc.z(45)} {vin:rsc.z(46)} {vin:rsc.z(47)} {vin:rsc.z(48)} {vin:rsc.z(49)} {vin:rsc.z(50)} {vin:rsc.z(51)} {vin:rsc.z(52)} {vin:rsc.z(53)} {vin:rsc.z(54)} {vin:rsc.z(55)} {vin:rsc.z(56)} {vin:rsc.z(57)} {vin:rsc.z(58)} {vin:rsc.z(59)} {vin:rsc.z(60)} {vin:rsc.z(61)} {vin:rsc.z(62)} {vin:rsc.z(63)} {vin:rsc.z(64)} {vin:rsc.z(65)} {vin:rsc.z(66)} {vin:rsc.z(67)} {vin:rsc.z(68)} {vin:rsc.z(69)} {vin:rsc.z(70)} {vin:rsc.z(71)} {vin:rsc.z(72)} {vin:rsc.z(73)} {vin:rsc.z(74)} {vin:rsc.z(75)} {vin:rsc.z(76)} {vin:rsc.z(77)} {vin:rsc.z(78)} {vin:rsc.z(79)} {vin:rsc.z(80)} {vin:rsc.z(81)} {vin:rsc.z(82)} {vin:rsc.z(83)} {vin:rsc.z(84)} {vin:rsc.z(85)} {vin:rsc.z(86)} {vin:rsc.z(87)} {vin:rsc.z(88)} {vin:rsc.z(89)} -attr xrf 19800 -attr oid 1182 -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vout:rsc.z(0)} -attr vt d
load net {vout:rsc.z(1)} -attr vt d
load net {vout:rsc.z(2)} -attr vt d
load net {vout:rsc.z(3)} -attr vt d
load net {vout:rsc.z(4)} -attr vt d
load net {vout:rsc.z(5)} -attr vt d
load net {vout:rsc.z(6)} -attr vt d
load net {vout:rsc.z(7)} -attr vt d
load net {vout:rsc.z(8)} -attr vt d
load net {vout:rsc.z(9)} -attr vt d
load net {vout:rsc.z(10)} -attr vt d
load net {vout:rsc.z(11)} -attr vt d
load net {vout:rsc.z(12)} -attr vt d
load net {vout:rsc.z(13)} -attr vt d
load net {vout:rsc.z(14)} -attr vt d
load net {vout:rsc.z(15)} -attr vt d
load net {vout:rsc.z(16)} -attr vt d
load net {vout:rsc.z(17)} -attr vt d
load net {vout:rsc.z(18)} -attr vt d
load net {vout:rsc.z(19)} -attr vt d
load net {vout:rsc.z(20)} -attr vt d
load net {vout:rsc.z(21)} -attr vt d
load net {vout:rsc.z(22)} -attr vt d
load net {vout:rsc.z(23)} -attr vt d
load net {vout:rsc.z(24)} -attr vt d
load net {vout:rsc.z(25)} -attr vt d
load net {vout:rsc.z(26)} -attr vt d
load net {vout:rsc.z(27)} -attr vt d
load net {vout:rsc.z(28)} -attr vt d
load net {vout:rsc.z(29)} -attr vt d
load netBundle {vout:rsc.z} 30 {vout:rsc.z(0)} {vout:rsc.z(1)} {vout:rsc.z(2)} {vout:rsc.z(3)} {vout:rsc.z(4)} {vout:rsc.z(5)} {vout:rsc.z(6)} {vout:rsc.z(7)} {vout:rsc.z(8)} {vout:rsc.z(9)} {vout:rsc.z(10)} {vout:rsc.z(11)} {vout:rsc.z(12)} {vout:rsc.z(13)} {vout:rsc.z(14)} {vout:rsc.z(15)} {vout:rsc.z(16)} {vout:rsc.z(17)} {vout:rsc.z(18)} {vout:rsc.z(19)} {vout:rsc.z(20)} {vout:rsc.z(21)} {vout:rsc.z(22)} {vout:rsc.z(23)} {vout:rsc.z(24)} {vout:rsc.z(25)} {vout:rsc.z(26)} {vout:rsc.z(27)} {vout:rsc.z(28)} {vout:rsc.z(29)} -attr xrf 19801 -attr oid 1183 -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(0)} -port {vout:rsc.z(0)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -port {vout:rsc.z(1)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -port {vout:rsc.z(2)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -port {vout:rsc.z(3)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -port {vout:rsc.z(4)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -port {vout:rsc.z(5)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -port {vout:rsc.z(6)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -port {vout:rsc.z(7)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -port {vout:rsc.z(8)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -port {vout:rsc.z(9)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(10)} -port {vout:rsc.z(10)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(11)} -port {vout:rsc.z(11)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(12)} -port {vout:rsc.z(12)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(13)} -port {vout:rsc.z(13)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(14)} -port {vout:rsc.z(14)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(15)} -port {vout:rsc.z(15)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(16)} -port {vout:rsc.z(16)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(17)} -port {vout:rsc.z(17)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(18)} -port {vout:rsc.z(18)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(19)} -port {vout:rsc.z(19)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(20)} -port {vout:rsc.z(20)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(21)} -port {vout:rsc.z(21)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(22)} -port {vout:rsc.z(22)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(23)} -port {vout:rsc.z(23)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(24)} -port {vout:rsc.z(24)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(25)} -port {vout:rsc.z(25)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(26)} -port {vout:rsc.z(26)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(27)} -port {vout:rsc.z(27)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(28)} -port {vout:rsc.z(28)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(29)} -port {vout:rsc.z(29)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {clk} -attr xrf 19802 -attr oid 1184
load net {clk} -port {clk} -attr xrf 19803 -attr oid 1185
load net {en} -attr xrf 19804 -attr oid 1186
load net {en} -port {en} -attr xrf 19805 -attr oid 1187
load net {arst_n} -attr xrf 19806 -attr oid 1188
load net {arst_n} -port {arst_n} -attr xrf 19807 -attr oid 1189
load inst "edge_detect:core:inst" "edge_detect:core" "orig" -attr xrf 19808 -attr oid 1190 -attr vt dc -attr @path {/edge_detect/edge_detect:core:inst} -attr area 6220.626874 -attr delay 15.596595 -attr hier "/edge_detect/edge_detect:core" -pg 1 -lvl 3
load net {clk} -pin  "edge_detect:core:inst" {clk#1} -attr xrf 19809 -attr oid 1191 -attr @path {/edge_detect/clk}
load net {en} -pin  "edge_detect:core:inst" {en#1} -attr xrf 19810 -attr oid 1192 -attr @path {/edge_detect/en}
load net {arst_n} -pin  "edge_detect:core:inst" {arst_n#1} -attr xrf 19811 -attr oid 1193 -attr @path {/edge_detect/arst_n}
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(20)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(21)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(22)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(23)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(24)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(25)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(26)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(27)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(28)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(29)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(30)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(31)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(32)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(33)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(34)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(35)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(36)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(37)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(38)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(39)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(40)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(41)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(42)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(43)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(44)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(45)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(46)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(47)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(48)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(49)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(50)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(51)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(52)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(53)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(54)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(55)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(56)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(57)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(58)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(59)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(60)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(61)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(62)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(63)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(64)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(65)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(66)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(67)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(68)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(69)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(70)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(71)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(72)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(73)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(74)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(75)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(76)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(77)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(78)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(79)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(80)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(81)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(82)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(83)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(84)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(85)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(86)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(87)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(88)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "edge_detect:core:inst" {vin:rsc:mgc_in_wire.d(89)} -attr vt dc -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(12)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(13)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(14)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(15)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(16)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(17)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(18)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(19)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(20)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(21)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(22)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(23)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(24)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(25)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(26)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(27)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(28)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "edge_detect:core:inst" {vout:rsc:mgc_out_stdreg.d(29)} -attr vt dc -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load inst "vin:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,90)" "INTERFACE" -attr xrf 19812 -attr oid 1194 -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,90)" -pg 1 -lvl 1
load net {vin:rsc:mgc_in_wire.d#1(0)} -pin  "vin:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(1)} -pin  "vin:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(2)} -pin  "vin:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(3)} -pin  "vin:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(4)} -pin  "vin:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(5)} -pin  "vin:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(6)} -pin  "vin:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(7)} -pin  "vin:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(8)} -pin  "vin:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(9)} -pin  "vin:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(10)} -pin  "vin:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(11)} -pin  "vin:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(12)} -pin  "vin:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(13)} -pin  "vin:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(14)} -pin  "vin:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(15)} -pin  "vin:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(16)} -pin  "vin:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(17)} -pin  "vin:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(18)} -pin  "vin:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(19)} -pin  "vin:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(20)} -pin  "vin:rsc:mgc_in_wire" {d(20)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(21)} -pin  "vin:rsc:mgc_in_wire" {d(21)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(22)} -pin  "vin:rsc:mgc_in_wire" {d(22)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(23)} -pin  "vin:rsc:mgc_in_wire" {d(23)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(24)} -pin  "vin:rsc:mgc_in_wire" {d(24)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(25)} -pin  "vin:rsc:mgc_in_wire" {d(25)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(26)} -pin  "vin:rsc:mgc_in_wire" {d(26)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(27)} -pin  "vin:rsc:mgc_in_wire" {d(27)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(28)} -pin  "vin:rsc:mgc_in_wire" {d(28)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(29)} -pin  "vin:rsc:mgc_in_wire" {d(29)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(30)} -pin  "vin:rsc:mgc_in_wire" {d(30)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(31)} -pin  "vin:rsc:mgc_in_wire" {d(31)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(32)} -pin  "vin:rsc:mgc_in_wire" {d(32)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(33)} -pin  "vin:rsc:mgc_in_wire" {d(33)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(34)} -pin  "vin:rsc:mgc_in_wire" {d(34)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(35)} -pin  "vin:rsc:mgc_in_wire" {d(35)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(36)} -pin  "vin:rsc:mgc_in_wire" {d(36)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(37)} -pin  "vin:rsc:mgc_in_wire" {d(37)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(38)} -pin  "vin:rsc:mgc_in_wire" {d(38)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(39)} -pin  "vin:rsc:mgc_in_wire" {d(39)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(40)} -pin  "vin:rsc:mgc_in_wire" {d(40)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(41)} -pin  "vin:rsc:mgc_in_wire" {d(41)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(42)} -pin  "vin:rsc:mgc_in_wire" {d(42)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(43)} -pin  "vin:rsc:mgc_in_wire" {d(43)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(44)} -pin  "vin:rsc:mgc_in_wire" {d(44)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(45)} -pin  "vin:rsc:mgc_in_wire" {d(45)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(46)} -pin  "vin:rsc:mgc_in_wire" {d(46)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(47)} -pin  "vin:rsc:mgc_in_wire" {d(47)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(48)} -pin  "vin:rsc:mgc_in_wire" {d(48)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(49)} -pin  "vin:rsc:mgc_in_wire" {d(49)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(50)} -pin  "vin:rsc:mgc_in_wire" {d(50)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(51)} -pin  "vin:rsc:mgc_in_wire" {d(51)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(52)} -pin  "vin:rsc:mgc_in_wire" {d(52)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(53)} -pin  "vin:rsc:mgc_in_wire" {d(53)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(54)} -pin  "vin:rsc:mgc_in_wire" {d(54)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(55)} -pin  "vin:rsc:mgc_in_wire" {d(55)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(56)} -pin  "vin:rsc:mgc_in_wire" {d(56)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(57)} -pin  "vin:rsc:mgc_in_wire" {d(57)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(58)} -pin  "vin:rsc:mgc_in_wire" {d(58)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(59)} -pin  "vin:rsc:mgc_in_wire" {d(59)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(60)} -pin  "vin:rsc:mgc_in_wire" {d(60)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(61)} -pin  "vin:rsc:mgc_in_wire" {d(61)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(62)} -pin  "vin:rsc:mgc_in_wire" {d(62)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(63)} -pin  "vin:rsc:mgc_in_wire" {d(63)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(64)} -pin  "vin:rsc:mgc_in_wire" {d(64)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(65)} -pin  "vin:rsc:mgc_in_wire" {d(65)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(66)} -pin  "vin:rsc:mgc_in_wire" {d(66)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(67)} -pin  "vin:rsc:mgc_in_wire" {d(67)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(68)} -pin  "vin:rsc:mgc_in_wire" {d(68)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(69)} -pin  "vin:rsc:mgc_in_wire" {d(69)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(70)} -pin  "vin:rsc:mgc_in_wire" {d(70)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(71)} -pin  "vin:rsc:mgc_in_wire" {d(71)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(72)} -pin  "vin:rsc:mgc_in_wire" {d(72)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(73)} -pin  "vin:rsc:mgc_in_wire" {d(73)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(74)} -pin  "vin:rsc:mgc_in_wire" {d(74)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(75)} -pin  "vin:rsc:mgc_in_wire" {d(75)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(76)} -pin  "vin:rsc:mgc_in_wire" {d(76)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(77)} -pin  "vin:rsc:mgc_in_wire" {d(77)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(78)} -pin  "vin:rsc:mgc_in_wire" {d(78)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(79)} -pin  "vin:rsc:mgc_in_wire" {d(79)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(80)} -pin  "vin:rsc:mgc_in_wire" {d(80)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(81)} -pin  "vin:rsc:mgc_in_wire" {d(81)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(82)} -pin  "vin:rsc:mgc_in_wire" {d(82)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(83)} -pin  "vin:rsc:mgc_in_wire" {d(83)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(84)} -pin  "vin:rsc:mgc_in_wire" {d(84)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(85)} -pin  "vin:rsc:mgc_in_wire" {d(85)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(86)} -pin  "vin:rsc:mgc_in_wire" {d(86)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(87)} -pin  "vin:rsc:mgc_in_wire" {d(87)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(88)} -pin  "vin:rsc:mgc_in_wire" {d(88)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc:mgc_in_wire.d#1(89)} -pin  "vin:rsc:mgc_in_wire" {d(89)} -attr vt d -attr @path {/edge_detect/vin:rsc:mgc_in_wire.d}
load net {vin:rsc.z(0)} -pin  "vin:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(1)} -pin  "vin:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(2)} -pin  "vin:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(3)} -pin  "vin:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(4)} -pin  "vin:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(5)} -pin  "vin:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(6)} -pin  "vin:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(7)} -pin  "vin:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(8)} -pin  "vin:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(9)} -pin  "vin:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(10)} -pin  "vin:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(11)} -pin  "vin:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(12)} -pin  "vin:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(13)} -pin  "vin:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(14)} -pin  "vin:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(15)} -pin  "vin:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(16)} -pin  "vin:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(17)} -pin  "vin:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(18)} -pin  "vin:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(19)} -pin  "vin:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(20)} -pin  "vin:rsc:mgc_in_wire" {z(20)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(21)} -pin  "vin:rsc:mgc_in_wire" {z(21)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(22)} -pin  "vin:rsc:mgc_in_wire" {z(22)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(23)} -pin  "vin:rsc:mgc_in_wire" {z(23)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(24)} -pin  "vin:rsc:mgc_in_wire" {z(24)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(25)} -pin  "vin:rsc:mgc_in_wire" {z(25)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(26)} -pin  "vin:rsc:mgc_in_wire" {z(26)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(27)} -pin  "vin:rsc:mgc_in_wire" {z(27)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(28)} -pin  "vin:rsc:mgc_in_wire" {z(28)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(29)} -pin  "vin:rsc:mgc_in_wire" {z(29)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(30)} -pin  "vin:rsc:mgc_in_wire" {z(30)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(31)} -pin  "vin:rsc:mgc_in_wire" {z(31)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(32)} -pin  "vin:rsc:mgc_in_wire" {z(32)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(33)} -pin  "vin:rsc:mgc_in_wire" {z(33)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(34)} -pin  "vin:rsc:mgc_in_wire" {z(34)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(35)} -pin  "vin:rsc:mgc_in_wire" {z(35)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(36)} -pin  "vin:rsc:mgc_in_wire" {z(36)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(37)} -pin  "vin:rsc:mgc_in_wire" {z(37)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(38)} -pin  "vin:rsc:mgc_in_wire" {z(38)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(39)} -pin  "vin:rsc:mgc_in_wire" {z(39)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(40)} -pin  "vin:rsc:mgc_in_wire" {z(40)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(41)} -pin  "vin:rsc:mgc_in_wire" {z(41)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(42)} -pin  "vin:rsc:mgc_in_wire" {z(42)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(43)} -pin  "vin:rsc:mgc_in_wire" {z(43)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(44)} -pin  "vin:rsc:mgc_in_wire" {z(44)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(45)} -pin  "vin:rsc:mgc_in_wire" {z(45)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(46)} -pin  "vin:rsc:mgc_in_wire" {z(46)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(47)} -pin  "vin:rsc:mgc_in_wire" {z(47)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(48)} -pin  "vin:rsc:mgc_in_wire" {z(48)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(49)} -pin  "vin:rsc:mgc_in_wire" {z(49)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(50)} -pin  "vin:rsc:mgc_in_wire" {z(50)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(51)} -pin  "vin:rsc:mgc_in_wire" {z(51)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(52)} -pin  "vin:rsc:mgc_in_wire" {z(52)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(53)} -pin  "vin:rsc:mgc_in_wire" {z(53)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(54)} -pin  "vin:rsc:mgc_in_wire" {z(54)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(55)} -pin  "vin:rsc:mgc_in_wire" {z(55)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(56)} -pin  "vin:rsc:mgc_in_wire" {z(56)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(57)} -pin  "vin:rsc:mgc_in_wire" {z(57)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(58)} -pin  "vin:rsc:mgc_in_wire" {z(58)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(59)} -pin  "vin:rsc:mgc_in_wire" {z(59)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(60)} -pin  "vin:rsc:mgc_in_wire" {z(60)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(61)} -pin  "vin:rsc:mgc_in_wire" {z(61)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(62)} -pin  "vin:rsc:mgc_in_wire" {z(62)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(63)} -pin  "vin:rsc:mgc_in_wire" {z(63)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(64)} -pin  "vin:rsc:mgc_in_wire" {z(64)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(65)} -pin  "vin:rsc:mgc_in_wire" {z(65)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(66)} -pin  "vin:rsc:mgc_in_wire" {z(66)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(67)} -pin  "vin:rsc:mgc_in_wire" {z(67)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(68)} -pin  "vin:rsc:mgc_in_wire" {z(68)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(69)} -pin  "vin:rsc:mgc_in_wire" {z(69)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(70)} -pin  "vin:rsc:mgc_in_wire" {z(70)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(71)} -pin  "vin:rsc:mgc_in_wire" {z(71)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(72)} -pin  "vin:rsc:mgc_in_wire" {z(72)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(73)} -pin  "vin:rsc:mgc_in_wire" {z(73)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(74)} -pin  "vin:rsc:mgc_in_wire" {z(74)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(75)} -pin  "vin:rsc:mgc_in_wire" {z(75)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(76)} -pin  "vin:rsc:mgc_in_wire" {z(76)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(77)} -pin  "vin:rsc:mgc_in_wire" {z(77)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(78)} -pin  "vin:rsc:mgc_in_wire" {z(78)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(79)} -pin  "vin:rsc:mgc_in_wire" {z(79)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(80)} -pin  "vin:rsc:mgc_in_wire" {z(80)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(81)} -pin  "vin:rsc:mgc_in_wire" {z(81)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(82)} -pin  "vin:rsc:mgc_in_wire" {z(82)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(83)} -pin  "vin:rsc:mgc_in_wire" {z(83)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(84)} -pin  "vin:rsc:mgc_in_wire" {z(84)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(85)} -pin  "vin:rsc:mgc_in_wire" {z(85)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(86)} -pin  "vin:rsc:mgc_in_wire" {z(86)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(87)} -pin  "vin:rsc:mgc_in_wire" {z(87)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(88)} -pin  "vin:rsc:mgc_in_wire" {z(88)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load net {vin:rsc.z(89)} -pin  "vin:rsc:mgc_in_wire" {z(89)} -attr vt d -attr @path {/edge_detect/vin:rsc.z}
load inst "vout:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(2,30)" "INTERFACE" -attr xrf 19813 -attr oid 1195 -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(2,30)" -pg 1 -lvl 1002
load net {vout:rsc:mgc_out_stdreg.d#1(0)} -pin  "vout:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(1)} -pin  "vout:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(2)} -pin  "vout:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(3)} -pin  "vout:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(4)} -pin  "vout:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(5)} -pin  "vout:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(6)} -pin  "vout:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(7)} -pin  "vout:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(8)} -pin  "vout:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(9)} -pin  "vout:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(10)} -pin  "vout:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(11)} -pin  "vout:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(12)} -pin  "vout:rsc:mgc_out_stdreg" {d(12)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(13)} -pin  "vout:rsc:mgc_out_stdreg" {d(13)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(14)} -pin  "vout:rsc:mgc_out_stdreg" {d(14)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(15)} -pin  "vout:rsc:mgc_out_stdreg" {d(15)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(16)} -pin  "vout:rsc:mgc_out_stdreg" {d(16)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(17)} -pin  "vout:rsc:mgc_out_stdreg" {d(17)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(18)} -pin  "vout:rsc:mgc_out_stdreg" {d(18)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(19)} -pin  "vout:rsc:mgc_out_stdreg" {d(19)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(20)} -pin  "vout:rsc:mgc_out_stdreg" {d(20)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(21)} -pin  "vout:rsc:mgc_out_stdreg" {d(21)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(22)} -pin  "vout:rsc:mgc_out_stdreg" {d(22)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(23)} -pin  "vout:rsc:mgc_out_stdreg" {d(23)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(24)} -pin  "vout:rsc:mgc_out_stdreg" {d(24)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(25)} -pin  "vout:rsc:mgc_out_stdreg" {d(25)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(26)} -pin  "vout:rsc:mgc_out_stdreg" {d(26)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(27)} -pin  "vout:rsc:mgc_out_stdreg" {d(27)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(28)} -pin  "vout:rsc:mgc_out_stdreg" {d(28)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc:mgc_out_stdreg.d#1(29)} -pin  "vout:rsc:mgc_out_stdreg" {d(29)} -attr vt d -attr @path {/edge_detect/vout:rsc:mgc_out_stdreg.d}
load net {vout:rsc.z(0)} -pin  "vout:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(1)} -pin  "vout:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(2)} -pin  "vout:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(3)} -pin  "vout:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(4)} -pin  "vout:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(5)} -pin  "vout:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(6)} -pin  "vout:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(7)} -pin  "vout:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(8)} -pin  "vout:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(9)} -pin  "vout:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(10)} -pin  "vout:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(11)} -pin  "vout:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(12)} -pin  "vout:rsc:mgc_out_stdreg" {z(12)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(13)} -pin  "vout:rsc:mgc_out_stdreg" {z(13)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(14)} -pin  "vout:rsc:mgc_out_stdreg" {z(14)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(15)} -pin  "vout:rsc:mgc_out_stdreg" {z(15)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(16)} -pin  "vout:rsc:mgc_out_stdreg" {z(16)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(17)} -pin  "vout:rsc:mgc_out_stdreg" {z(17)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(18)} -pin  "vout:rsc:mgc_out_stdreg" {z(18)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(19)} -pin  "vout:rsc:mgc_out_stdreg" {z(19)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(20)} -pin  "vout:rsc:mgc_out_stdreg" {z(20)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(21)} -pin  "vout:rsc:mgc_out_stdreg" {z(21)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(22)} -pin  "vout:rsc:mgc_out_stdreg" {z(22)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(23)} -pin  "vout:rsc:mgc_out_stdreg" {z(23)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(24)} -pin  "vout:rsc:mgc_out_stdreg" {z(24)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(25)} -pin  "vout:rsc:mgc_out_stdreg" {z(25)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(26)} -pin  "vout:rsc:mgc_out_stdreg" {z(26)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(27)} -pin  "vout:rsc:mgc_out_stdreg" {z(27)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(28)} -pin  "vout:rsc:mgc_out_stdreg" {z(28)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
load net {vout:rsc.z(29)} -pin  "vout:rsc:mgc_out_stdreg" {z(29)} -attr vt d -attr @path {/edge_detect/vout:rsc.z}
### END MODULE 

