m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Flori/Documents/Project/Tech/Electronics/digital-system-design/BCHDecoderVHDL/ip/BCH_DECODER
Ebch
Z0 w1749217978
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/Flori/Documents/Project/Tech/Electronics/digital-system-design/BCHDecoderVHDL/ip/BCH/simulation
Z5 8C:/Users/Flori/Documents/Project/Tech/Electronics/digital-system-design/BCHDecoderVHDL/ip/BCH/bch.vhd
Z6 FC:/Users/Flori/Documents/Project/Tech/Electronics/digital-system-design/BCHDecoderVHDL/ip/BCH/bch.vhd
l0
L7
VLEmcVN:h_;b:MjAf<;SEK0
!s100 dG@Y6cLB]lDh9zUmGZYFj1
Z7 OV;C;10.5b;63
32
Z8 !s110 1749217989
!i10b 1
Z9 !s108 1749217989.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Flori/Documents/Project/Tech/Electronics/digital-system-design/BCHDecoderVHDL/ip/BCH/bch.vhd|
Z11 !s107 C:/Users/Flori/Documents/Project/Tech/Electronics/digital-system-design/BCHDecoderVHDL/ip/BCH/bch.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abch_arch
Z14 DEx4 work 16 fifo_nmots_mbits 0 22 mGL][]H:kI^j6lX9MAKP33
R1
R2
R3
DEx4 work 3 bch 0 22 LEmcVN:h_;b:MjAf<;SEK0
l97
L23
Vgm=F0`0A:h64U>8CT:cFU3
!s100 iPE_[NbTgSSQQPbjbMo3W3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Efifo_nmots_mbits
Z15 w1383837117
R1
R2
R3
R4
Z16 8C:/Users/Flori/Documents/Project/Tech/Electronics/digital-system-design/BCHDecoderVHDL/ip/BCH/FIFO_nMots_mBits.vhd
Z17 FC:/Users/Flori/Documents/Project/Tech/Electronics/digital-system-design/BCHDecoderVHDL/ip/BCH/FIFO_nMots_mBits.vhd
l0
L5
VmGL][]H:kI^j6lX9MAKP33
!s100 b2<8LJNbUzaPnLn<jP1?J2
R7
32
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Flori/Documents/Project/Tech/Electronics/digital-system-design/BCHDecoderVHDL/ip/BCH/FIFO_nMots_mBits.vhd|
Z19 !s107 C:/Users/Flori/Documents/Project/Tech/Electronics/digital-system-design/BCHDecoderVHDL/ip/BCH/FIFO_nMots_mBits.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R14
l19
L15
Z20 VN=Z:DLj4Y[`m8T0[BN04[1
Z21 !s100 YNaW:ei_CNi4a745m4`SF3
R7
32
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
