User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/iso_area/ReadLatency/SRAM/32KB/32KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 32KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 7146 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Read Latency
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 64 x 32 x 16
 - Row Activation   : 1 / 64 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 1 Rows x 2 Columns
Mux Level:
 - Senseamp Mux      : 1
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 2
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 260.899um x 36.608um = 43409um^2
 |--- Mat Area      = 4.07655um x 1.144um = 4.66358um^2   (193.95%)
 |--- Subarray Area = 1.91279um x 572nm = 1.09412um^2   (206.674%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 42.6735%
Timing:
 -  Read Latency = 36.1176ps
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 8.38363ps
 |--- Mat Latency    = 27.5628ps
    |--- Predecoder Latency = 3.59416ps
    |--- Subarray Latency   = 23.9687ps
       |--- Row Decoder Latency = 11.2105ps
       |--- Bitline Latency     = 4.83255ps,2.63277e+10s,2.2019e+10s
       |--- Senseamp Latency    = 3.75908ps
       |--- Mux Latency         = 4.16654ps
       |--- Precharge Latency   = 8.78854ps
       |--- Read Pulse   = 0ps
 - Write Latency = 31.8402ps
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 4.19181ps
 |--- Mat Latency    = 27.5628ps
    |--- Predecoder Latency = 3.59416ps
    |--- Subarray Latency   = 23.9687ps
       |--- Row Decoder Latency = 11.2105ps
       |--- Charge Latency      = 1.47114ps
 - Read Bandwidth  = 742.573GB/s
 - Write Bandwidth = 667.538GB/s
Power:
 -  Read Dynamic Energy = 232.589pJ
 |--- TSV Dynamic Energy    = 228.093pJ
 |--- H-Tree Dynamic Energy = 4.19143pJ
 |--- Mat Dynamic Energy    = 0.00952421pJ per mat
    |--- Predecoder Dynamic Energy = 0.000171435pJ
    |--- Subarray Dynamic Energy   = 0.00233819pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000217419pJ
       |--- Mux Decoder Dynamic Energy = 0.000537471pJ
       |--- Senseamp Dynamic Energy    = 0.000685279pJ
       |--- Mux Dynamic Energy         = 4.44263e-05pJ
       |--- Precharge Dynamic Energy   = 0.000810203pJ
 - Write Dynamic Energy = 232.395pJ
 |--- TSV Dynamic Energy    = 228.093pJ
 |--- H-Tree Dynamic Energy = 4.19143pJ
 |--- Mat Dynamic Energy    = 0.00345549pJ per mat
    |--- Predecoder Dynamic Energy = 0.000171435pJ
    |--- Subarray Dynamic Energy   = 0.000821013pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000217419pJ
       |--- Mux Decoder Dynamic Energy = 0.000537471pJ
       |--- Mux Dynamic Energy         = 4.44263e-05pJ
 - Leakage Power = 14.9299uW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 455.623pW per mat

Finished!
