#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55d47e5a2cf0 .scope module, "ASyncFifoController_tb" "ASyncFifoController_tb" 2 8;
 .timescale -9 -12;
P_0x55d47e5a2e80 .param/l "lpBCLKCycle" 1 2 14, +C4<00000000000000000000000000000111>;
P_0x55d47e5a2ec0 .param/l "lpFifoBitWidth" 1 2 53, +C4<00000000000000000000000000000100>;
P_0x55d47e5a2f00 .param/l "lpFifoDepth" 1 2 52, +C4<00000000000000000000010000000000>;
P_0x55d47e5a2f40 .param/l "lpSCLKCycle" 1 2 13, +C4<00000000000000000000000000000010>;
P_0x55d47e5a2f80 .param/l "lpSimlationTime" 1 2 15, +C4<00000000000000000000011111010000>;
v0x55d47e64fe00_0 .var "qRe", 0 0;
v0x55d47e64fed0_0 .var "qWe", 0 0;
v0x55d47e64ffa0_0 .var "rBCLK", 0 0;
v0x55d47e6500c0_0 .var "rRd", 3 0;
v0x55d47e650160_0 .var "rSCLK", 0 0;
v0x55d47e650250_0 .var "rSRST", 0 0;
v0x55d47e6502f0_0 .var "rWd", 3 0;
v0x55d47e6503e0_0 .var "rnSRST", 0 0;
v0x55d47e650480_0 .net "wEmp", 0 0, L_0x55d47e620320;  1 drivers
v0x55d47e650520_0 .net "wFull", 0 0, L_0x55d47e61fbf0;  1 drivers
v0x55d47e6505f0_0 .net "wRd", 3 0, L_0x55d47e61dec0;  1 drivers
v0x55d47e650690_0 .net "wRvd", 0 0, L_0x55d47e61cfa0;  1 drivers
v0x55d47e650730_0 .net "wTimingGen", 0 0, L_0x55d47e61eac0;  1 drivers
E_0x55d47e5f1f90 .event edge, v0x55d47e64d920_0, v0x55d47e64f6b0_0, v0x55d47e64d880_0;
S_0x55d47e610a00 .scope module, "ASyncFifoController" "ASyncFifoController" 2 64, 3 8 0, S_0x55d47e5a2cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 4 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iWCLK";
    .port_info 9 /INPUT 1 "iRCLK";
P_0x55d47e61f430 .param/l "pAddrWidth" 1 3 30, C4<00001010>;
P_0x55d47e61f470 .param/l "pFifoBitWidth" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x55d47e61f4b0 .param/str "pFifoBlockRam" 0 3 11, "yes";
P_0x55d47e61f4f0 .param/l "pFifoDepth" 0 3 9, +C4<00000000000000000000010000000000>;
L_0x55d47e61fbf0 .functor BUFZ 1, v0x55d47e64dc30_0, C4<0>, C4<0>, C4<0>;
L_0x55d47e620320 .functor BUFZ 1, v0x55d47e64db70_0, C4<0>, C4<0>, C4<0>;
L_0x55d47e61cfa0 .functor BUFZ 1, v0x55d47e64e360_0, C4<0>, C4<0>, C4<0>;
L_0x7fa395ed0018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55d47e64d350_0 .net/2u *"_ivl_0", 9 0, L_0x7fa395ed0018;  1 drivers
v0x55d47e64d450_0 .net "iRCLK", 0 0, v0x55d47e64ffa0_0;  1 drivers
v0x55d47e64d510_0 .net "iRe", 0 0, v0x55d47e64fe00_0;  1 drivers
v0x55d47e64d5b0_0 .net "iWCLK", 0 0, v0x55d47e650160_0;  1 drivers
v0x55d47e64d650_0 .net "iWd", 3 0, v0x55d47e6502f0_0;  1 drivers
v0x55d47e64d740_0 .net "iWe", 0 0, v0x55d47e64fed0_0;  1 drivers
v0x55d47e64d7e0_0 .net "inARST", 0 0, v0x55d47e6503e0_0;  1 drivers
v0x55d47e64d880_0 .net "oEmp", 0 0, L_0x55d47e620320;  alias, 1 drivers
v0x55d47e64d920_0 .net "oFull", 0 0, L_0x55d47e61fbf0;  alias, 1 drivers
v0x55d47e64d9e0_0 .net "oRd", 3 0, L_0x55d47e61dec0;  alias, 1 drivers
v0x55d47e64dad0_0 .net "oRvd", 0 0, L_0x55d47e61cfa0;  alias, 1 drivers
v0x55d47e64db70_0 .var "qEmp", 0 0;
v0x55d47e64dc30_0 .var "qFull", 0 0;
v0x55d47e64dcf0_0 .var "qRbin", 9 0;
v0x55d47e64ddd0_0 .var "qRe", 0 0;
v0x55d47e64de90_0 .var "qWbin", 9 0;
v0x55d47e64df70_0 .var "qWe", 0 0;
v0x55d47e64e150 .array "rRGa", 0 2, 9 0;
v0x55d47e64e270_0 .var "rRa", 9 0;
v0x55d47e64e360_0 .var "rRe", 0 0;
v0x55d47e64e400 .array "rWGa", 0 2, 9 0;
v0x55d47e64e540_0 .var "rWa", 9 0;
v0x55d47e64e630_0 .net "wWa", 9 0, L_0x55d47e660840;  1 drivers
v0x55d47e64e6f0_0 .var/i "x", 31 0;
E_0x55d47e5f1480/0 .event edge, v0x55d47e64e630_0, v0x55d47e64dcf0_0, v0x55d47e64de90_0, v0x55d47e61ebe0_0;
E_0x55d47e5f1480/1 .event edge, v0x55d47e64d740_0, v0x55d47e64dc30_0, v0x55d47e64d510_0, v0x55d47e64db70_0;
E_0x55d47e5f1480 .event/or E_0x55d47e5f1480/0, E_0x55d47e5f1480/1;
v0x55d47e64e150_0 .array/port v0x55d47e64e150, 0;
v0x55d47e64e150_1 .array/port v0x55d47e64e150, 1;
v0x55d47e64e150_2 .array/port v0x55d47e64e150, 2;
E_0x55d47e5c6b10 .event edge, v0x55d47e64e150_0, v0x55d47e64e150_1, v0x55d47e64e150_2, v0x55d47e64dcf0_0;
E_0x55d47e6213c0/0 .event negedge, v0x55d47e64d7e0_0;
E_0x55d47e6213c0/1 .event posedge, v0x55d47e5d7210_0;
E_0x55d47e6213c0 .event/or E_0x55d47e6213c0/0, E_0x55d47e6213c0/1;
E_0x55d47e6214e0/0 .event negedge, v0x55d47e64d7e0_0;
E_0x55d47e6214e0/1 .event posedge, v0x55d47e61dfe0_0;
E_0x55d47e6214e0 .event/or E_0x55d47e6214e0/0, E_0x55d47e6214e0/1;
v0x55d47e64e400_0 .array/port v0x55d47e64e400, 0;
v0x55d47e64e400_1 .array/port v0x55d47e64e400, 1;
v0x55d47e64e400_2 .array/port v0x55d47e64e400, 2;
E_0x55d47e621520 .event edge, v0x55d47e64e400_0, v0x55d47e64e400_1, v0x55d47e64e400_2, v0x55d47e64de90_0;
L_0x55d47e660840 .arith/sum 10, v0x55d47e64e540_0, L_0x7fa395ed0018;
S_0x55d47e5f36d0 .scope module, "ASyncDualPortBramTrion" "ASyncDualPortBramTrion" 3 124, 4 8 0, S_0x55d47e610a00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "iWd";
    .port_info 1 /INPUT 10 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 4 "oRd";
    .port_info 4 /INPUT 10 "iRa";
    .port_info 5 /INPUT 1 "iWCLK";
    .port_info 6 /INPUT 1 "iRCLK";
P_0x55d47e5d38e0 .param/l "pAddrWidth" 0 4 11, C4<00001010>;
P_0x55d47e5d3920 .param/l "pBitWidth" 0 4 10, +C4<00000000000000000000000000000100>;
P_0x55d47e5d3960 .param/l "pBuffDepth" 0 4 9, +C4<00000000000000000000010000000000>;
P_0x55d47e5d39a0 .param/str "pFifoBlockRam" 0 4 12, "yes";
L_0x55d47e61dec0 .functor BUFZ 4, v0x55d47e64cd60_0, C4<0000>, C4<0000>, C4<0000>;
v0x55d47e61d140 .array "bram", 1023 0, 3 0;
v0x55d47e61dfe0_0 .net "iRCLK", 0 0, v0x55d47e64ffa0_0;  alias, 1 drivers
v0x55d47e61ebe0_0 .net "iRa", 9 0, v0x55d47e64e270_0;  1 drivers
v0x55d47e5d7210_0 .net "iWCLK", 0 0, v0x55d47e650160_0;  alias, 1 drivers
v0x55d47e5d72b0_0 .net "iWa", 9 0, v0x55d47e64e540_0;  1 drivers
v0x55d47e5d7f30_0 .net "iWd", 3 0, v0x55d47e6502f0_0;  alias, 1 drivers
v0x55d47e5d7fd0_0 .net "iWe", 0 0, v0x55d47e64df70_0;  1 drivers
v0x55d47e64cc80_0 .net "oRd", 3 0, L_0x55d47e61dec0;  alias, 1 drivers
v0x55d47e64cd60_0 .var "rRd", 3 0;
E_0x55d47e609d30 .event posedge, v0x55d47e61dfe0_0;
E_0x55d47e606730 .event posedge, v0x55d47e5d7210_0;
S_0x55d47e64cf20 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 3 138, 3 138 0, S_0x55d47e610a00;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55d47e64cf20
v0x55d47e64d1b0_0 .var/i "i", 31 0;
v0x55d47e64d290_0 .var "iVAL", 31 0;
TD_ASyncFifoController_tb.ASyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d47e64d1b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55d47e64d1b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55d47e64d290_0;
    %load/vec4 v0x55d47e64d1b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55d47e64d1b0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v0x55d47e64d1b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d47e64d1b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_0.4 ;
    %end;
S_0x55d47e64e970 .scope module, "PulseGenerator" "PulseGenerator" 2 93, 5 7 0, S_0x55d47e5a2cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oPulse";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCLK";
P_0x55d47e64eb20 .param/l "lpCtuCNTBits" 1 5 21, C4<00000001>;
P_0x55d47e64eb60 .param/l "lpRstCnt" 1 5 23, C4<0>;
P_0x55d47e64eba0 .param/l "lpSysCnt" 1 5 22, C4<0>;
P_0x55d47e64ebe0 .param/l "pStartPulse" 0 5 10, C4<0>;
P_0x55d47e64ec20 .param/l "pSysClk" 0 5 8, +C4<00000000000000000000000000000001>;
P_0x55d47e64ec60 .param/l "pTimeCke" 0 5 9, C4<00000001>;
L_0x55d47e61eac0 .functor BUFZ 1, v0x55d47e64f920_0, C4<0>, C4<0>, C4<0>;
v0x55d47e64f4e0_0 .net "iCLK", 0 0, v0x55d47e650160_0;  alias, 1 drivers
v0x55d47e64f5f0_0 .net "iRST", 0 0, v0x55d47e650250_0;  1 drivers
v0x55d47e64f6b0_0 .net "oPulse", 0 0, L_0x55d47e61eac0;  alias, 1 drivers
v0x55d47e64f750_0 .var "qCke", 0 0;
v0x55d47e64f810_0 .var "qTimeCke", 0 0;
v0x55d47e64f920_0 .var "rPulse", 0 0;
v0x55d47e64f9e0_0 .var "rTimeCkeCnt", 7 0;
v0x55d47e64fac0_0 .var "rTmpCount", 0 0;
E_0x55d47e5d5180 .event edge, v0x55d47e64f9e0_0;
E_0x55d47e61c170 .event edge, v0x55d47e64fac0_0;
S_0x55d47e64f040 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 5 79, 5 79 0, S_0x55d47e64e970;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x55d47e64f040
v0x55d47e64f340_0 .var/i "i", 31 0;
v0x55d47e64f420_0 .var "iVAL", 31 0;
TD_ASyncFifoController_tb.PulseGenerator.fBitWidth ;
    %pushi/vec4 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d47e64f340_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x55d47e64f340_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x55d47e64f420_0;
    %load/vec4 v0x55d47e64f340_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x55d47e64f340_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_1.8 ;
    %load/vec4 v0x55d47e64f340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d47e64f340_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %end;
S_0x55d47e64fc20 .scope task, "reset_init" "reset_init" 2 40, 2 40 0, S_0x55d47e5a2cf0;
 .timescale -9 -12;
TD_ASyncFifoController_tb.reset_init ;
    %delay 10000, 0;
    %load/vec4 v0x55d47e6503e0_0;
    %inv;
    %store/vec4 v0x55d47e6503e0_0, 0, 1;
    %load/vec4 v0x55d47e650250_0;
    %inv;
    %store/vec4 v0x55d47e650250_0, 0, 1;
    %delay 10000, 0;
    %end;
    .scope S_0x55d47e5f36d0;
T_3 ;
    %wait E_0x55d47e606730;
    %load/vec4 v0x55d47e5d7fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55d47e5d7f30_0;
    %load/vec4 v0x55d47e5d72b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e61d140, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d47e5f36d0;
T_4 ;
    %wait E_0x55d47e609d30;
    %load/vec4 v0x55d47e61ebe0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55d47e61d140, 4;
    %assign/vec4 v0x55d47e64cd60_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d47e610a00;
T_5 ;
    %wait E_0x55d47e6213c0;
    %load/vec4 v0x55d47e64d7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55d47e64e540_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d47e64df70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55d47e64e630_0;
    %assign/vec4 v0x55d47e64e540_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55d47e64e540_0;
    %assign/vec4 v0x55d47e64e540_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x55d47e64d7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e64e400, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55d47e64e540_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55d47e64e540_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x55d47e64e540_0;
    %parti/s 9, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e64e400, 0, 4;
T_5.5 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d47e610a00;
T_6 ;
    %wait E_0x55d47e6214e0;
    %load/vec4 v0x55d47e64d7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 20;
    %split/vec4 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e64e400, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e64e400, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55d47e64e400, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55d47e64e400, 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e64e400, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e64e400, 0, 4;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d47e610a00;
T_7 ;
    %wait E_0x55d47e621520;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x55d47e64e6f0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x55d47e64e6f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x55d47e64e6f0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55d47e64e400, 4;
    %load/vec4 v0x55d47e64e6f0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55d47e64e6f0_0;
    %assign/vec4/off/d v0x55d47e64de90_0, 4, 5;
    %jmp T_7.3;
T_7.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55d47e64e400, 4;
    %load/vec4 v0x55d47e64e6f0_0;
    %part/s 1;
    %load/vec4 v0x55d47e64de90_0;
    %load/vec4 v0x55d47e64e6f0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55d47e64e6f0_0;
    %assign/vec4/off/d v0x55d47e64de90_0, 4, 5;
T_7.3 ;
    %load/vec4 v0x55d47e64e6f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55d47e64e6f0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d47e610a00;
T_8 ;
    %wait E_0x55d47e6214e0;
    %load/vec4 v0x55d47e64d7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55d47e64e270_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d47e64ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55d47e64e270_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55d47e64e270_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55d47e64e270_0;
    %assign/vec4 v0x55d47e64e270_0, 0;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x55d47e64d7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e64e150, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55d47e64e270_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x55d47e64e270_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x55d47e64e270_0;
    %parti/s 9, 1, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e64e150, 0, 4;
T_8.5 ;
    %load/vec4 v0x55d47e64d7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d47e64e360_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x55d47e64ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d47e64e360_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d47e64e360_0, 0;
T_8.9 ;
T_8.7 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d47e610a00;
T_9 ;
    %wait E_0x55d47e6213c0;
    %load/vec4 v0x55d47e64d7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 20;
    %split/vec4 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e64e150, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e64e150, 0, 4;
    %jmp T_9.1;
T_9.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55d47e64e150, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55d47e64e150, 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e64e150, 0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d47e64e150, 0, 4;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d47e610a00;
T_10 ;
    %wait E_0x55d47e5c6b10;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x55d47e64e6f0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x55d47e64e6f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x55d47e64e6f0_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55d47e64e150, 4;
    %load/vec4 v0x55d47e64e6f0_0;
    %part/s 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55d47e64e6f0_0;
    %assign/vec4/off/d v0x55d47e64dcf0_0, 4, 5;
    %jmp T_10.3;
T_10.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55d47e64e150, 4;
    %load/vec4 v0x55d47e64e6f0_0;
    %part/s 1;
    %load/vec4 v0x55d47e64dcf0_0;
    %load/vec4 v0x55d47e64e6f0_0;
    %addi 1, 0, 32;
    %part/s 1;
    %xor;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x55d47e64e6f0_0;
    %assign/vec4/off/d v0x55d47e64dcf0_0, 4, 5;
T_10.3 ;
    %load/vec4 v0x55d47e64e6f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55d47e64e6f0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d47e610a00;
T_11 ;
    %wait E_0x55d47e5f1480;
    %load/vec4 v0x55d47e64e630_0;
    %load/vec4 v0x55d47e64dcf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55d47e64dc30_0, 0;
    %load/vec4 v0x55d47e64de90_0;
    %load/vec4 v0x55d47e64e270_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55d47e64db70_0, 0;
    %load/vec4 v0x55d47e64d740_0;
    %load/vec4 v0x55d47e64dc30_0;
    %inv;
    %and;
    %assign/vec4 v0x55d47e64df70_0, 0;
    %load/vec4 v0x55d47e64d510_0;
    %load/vec4 v0x55d47e64db70_0;
    %inv;
    %and;
    %assign/vec4 v0x55d47e64ddd0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55d47e64e970;
T_12 ;
    %wait E_0x55d47e606730;
    %load/vec4 v0x55d47e64f5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d47e64fac0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55d47e64f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d47e64fac0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55d47e64fac0_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x55d47e64fac0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d47e64e970;
T_13 ;
    %wait E_0x55d47e61c170;
    %load/vec4 v0x55d47e64fac0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d47e64f750_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55d47e64e970;
T_14 ;
    %wait E_0x55d47e606730;
    %load/vec4 v0x55d47e64f5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d47e64f9e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55d47e64f810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d47e64f9e0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55d47e64f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x55d47e64f9e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55d47e64f9e0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55d47e64f9e0_0;
    %assign/vec4 v0x55d47e64f9e0_0, 0;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55d47e64e970;
T_15 ;
    %wait E_0x55d47e5d5180;
    %pushi/vec4 1, 0, 8;
    %load/vec4 v0x55d47e64f9e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55d47e64f810_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55d47e64e970;
T_16 ;
    %wait E_0x55d47e606730;
    %load/vec4 v0x55d47e64f5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d47e64f920_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55d47e64f810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55d47e64f920_0;
    %inv;
    %assign/vec4 v0x55d47e64f920_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55d47e64f920_0;
    %assign/vec4 v0x55d47e64f920_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55d47e5a2cf0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d47e64ffa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d47e650160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d47e650250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d47e6503e0_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x55d47e5a2cf0;
T_18 ;
    %delay 2000, 0;
    %load/vec4 v0x55d47e650160_0;
    %inv;
    %store/vec4 v0x55d47e650160_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55d47e5a2cf0;
T_19 ;
    %delay 7000, 0;
    %load/vec4 v0x55d47e64ffa0_0;
    %inv;
    %store/vec4 v0x55d47e64ffa0_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55d47e5a2cf0;
T_20 ;
    %wait E_0x55d47e609d30;
    %load/vec4 v0x55d47e650690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55d47e6505f0_0;
    %assign/vec4 v0x55d47e6500c0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55d47e6500c0_0;
    %assign/vec4 v0x55d47e6500c0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55d47e5a2cf0;
T_21 ;
    %wait E_0x55d47e606730;
    %load/vec4 v0x55d47e650250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d47e6502f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55d47e64fed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x55d47e6502f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d47e6502f0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55d47e6502f0_0;
    %assign/vec4 v0x55d47e6502f0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55d47e5a2cf0;
T_22 ;
    %wait E_0x55d47e5f1f90;
    %load/vec4 v0x55d47e650520_0;
    %inv;
    %load/vec4 v0x55d47e650730_0;
    %and;
    %assign/vec4 v0x55d47e64fed0_0, 0;
    %load/vec4 v0x55d47e650480_0;
    %inv;
    %assign/vec4 v0x55d47e64fe00_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55d47e5a2cf0;
T_23 ;
    %vpi_call 2 117 "$dumpfile", "ASyncFifoController_tb.vcd" {0 0 0};
    %vpi_call 2 118 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d47e5a2cf0 {0 0 0};
    %fork TD_ASyncFifoController_tb.reset_init, S_0x55d47e64fc20;
    %join;
    %delay 2000000, 0;
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ASyncFifoController_tb.v";
    "../ASyncFifoController.v";
    "../ASyncDualPortBramTrion.v";
    "../../pulse/PulseGenerator.v";
