INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hard_projects/wave_producer/dds_1/dds_1.srcs/sources_1/ip/dds_addr_0/dds_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hard_projects/wave_producer/dds_1/dds_1.srcs/sources_1/ip/dds_addr_0/sim/dds_addr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_addr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hard_projects/wave_producer/dds_1/dds_1.srcs/sources_1/new/dds_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_main
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hard_projects/wave_producer/dds_1/dds_1.srcs/sim_1/new/dds_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/hard_projects/wave_producer/dds_1/dds_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
