Initializing gui preferences from file  /home/nitintyagi/.synopsys_dc_gui/preferences.tcl
Current time:       Mon Jan 27 16:48:45 2025
Hostname:           vlsi
CPU Model:          13th Gen Intel(R) Core(TM) i7-13700
CPU Details:        Cores = 24 : Sockets = 1 : Cache Size = 30720 KB : Freq = 2.10 GHz
OS:                 Linux 5.14.0-162.6.1.el9_1.x86_64
RAM:                 30 GB (Free   0 GB)
Swap:                23 GB (Free   1 GB)
Work Filesystem:    /home mounted to /dev/mapper/almalinux-home
Tmp Filesystem:     / mounted to /dev/mapper/almalinux-root
Work Disk:          866 GB (Free  20 GB)
Tmp Disk:            69 GB (Free   7 GB)

CPU Load: 6%, Ram Free: 0 GB, Swap Free: 1 GB, Work Disk Free: 20 GB, Tmp Disk Free: 7 GB
dc_shell> source scan_script.tcl
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading db file '/home/synopsys/tools/syn/W-2024.09-SP1/libraries/syn/gtech.db'
Loading db file '/home/synopsys/tools/syn/W-2024.09-SP1/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading sverilog file '/home/nitintyagi/pulpino/rtl/apb_mock_uart.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/apb_mock_uart.sv
$display output: ?
Inferred memory devices in process in routine 'apb_mock_uart' in file
         /home/nitintyagi/pulpino/rtl/apb_mock_uart.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     regs_q_reg      | Flip-flop |  64   |  Y  | N  | None  | Async | N  |  73  |
==================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| apb_mock_uart/68 |   8    |    8    |      3       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/apb_mock_uart.db:apb_mock_uart'
Loaded 1 design.
Current design is 'apb_mock_uart'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/axi_node_intf_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/axi_node_intf_wrap.sv
Opening include file axi_bus.sv
Error:  /home/nitintyagi/pulpino/rtl/axi_node_intf_wrap.sv:12: Unable to open file `axi_bus.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/axi_node_intf_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/axi_slice_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/axi_slice_wrap.sv
Error:  /home/nitintyagi/pulpino/rtl/axi_slice_wrap.sv:25: A design template for 'AXI_BUS' cannot be found. (ELAB-385)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/axi_slice_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/axi_spi_slave_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/axi_spi_slave_wrap.sv
Error:  /home/nitintyagi/pulpino/rtl/axi_spi_slave_wrap.sv:25: A design template for 'AXI_BUS' cannot be found. (ELAB-385)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/axi_spi_slave_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/boot_code.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/boot_code.sv

Inferred memory devices in process in routine 'boot_code' in file
         /home/nitintyagi/pulpino/rtl/boot_code.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       A_Q_reg       | Flip-flop |  10   |  Y  | N  | None  | Async | N  | 573  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/boot_code.db:boot_code'
Loaded 1 design.
Current design is 'boot_code'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/boot_rom_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/boot_rom_wrap.sv
Opening include file config.sv
Error:  /home/nitintyagi/pulpino/rtl/boot_rom_wrap.sv:12: Unable to open file `config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/boot_rom_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/clk_rst_gen.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/clk_rst_gen.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/clk_rst_gen.db:clk_rst_gen'
Loaded 1 design.
Current design is 'clk_rst_gen'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/components/cluster_clock_gating.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/components/cluster_clock_gating.sv

Inferred memory devices in process in routine 'cluster_clock_gating' in file
         /home/nitintyagi/pulpino/rtl/components/cluster_clock_gating.sv'.
==============================================================================
|    Register Name    | Type  | Width | Bus | MB |  Set  | Reset | ST | Line |
==============================================================================
|     clk_en_reg      | Latch |   1   |  N  | N  | None  | None  | -  |  25  |
==============================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/components/cluster_clock_gating.db:cluster_clock_gating'
Loaded 1 design.
Current design is 'cluster_clock_gating'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/components/cluster_clock_inverter.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/components/cluster_clock_inverter.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/components/cluster_clock_inverter.db:cluster_clock_inverter'
Loaded 1 design.
Current design is 'cluster_clock_inverter'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/components/cluster_clock_mux2.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/components/cluster_clock_mux2.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/components/cluster_clock_mux2.db:cluster_clock_mux2'
Loaded 1 design.
Current design is 'cluster_clock_mux2'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/components/dp_ram.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/components/dp_ram.sv

Inferred memory devices in process in routine 'dp_ram' in file
         /home/nitintyagi/pulpino/rtl/components/dp_ram.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       mem_reg       | Flip-flop | 8192  |  Y  | N  | None  | None  | N  |  37  |
|    rdata_a_o_reg    | Flip-flop |  32   |  Y  | N  | None  | None  | N  |  37  |
|    rdata_b_o_reg    | Flip-flop |  32   |  Y  | N  | None  | None  | N  |  37  |
==================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    dp_ram/51     |  256   |   32    |      8       |
|    dp_ram/65     |  256   |   32    |      8       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/components/dp_ram.db:dp_ram'
Loaded 1 design.
Current design is 'dp_ram'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/components/generic_fifo.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/components/generic_fifo.sv
Warning:  /home/nitintyagi/pulpino/rtl/components/generic_fifo.sv:140: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/components/generic_fifo.sv:147: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/components/generic_fifo.sv:165: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/components/generic_fifo.sv:170: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/components/generic_fifo.sv:178: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/components/generic_fifo.sv:183: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/components/generic_fifo.sv:207: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/components/generic_fifo.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|    103     |    auto/auto     | always block at line 99 |
|    110     |    auto/auto     | always block at line 99 |
|    134     |    auto/auto     | always block at line 99 |
|    200     |    auto/auto     | always block at line 99 |
===========================================================

Inferred memory devices in process in routine 'generic_fifo' in file
         /home/nitintyagi/pulpino/rtl/components/generic_fifo.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
| Push_Pointer_CS_reg | Flip-flop |   3   |  Y  | N  | None  | Async | N  |  81  |
|       CS_reg        | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  81  |
| Pop_Pointer_CS_reg  | Flip-flop |   3   |  Y  | N  | None  | Async | N  |  81  |
| FIFO_REGISTERS_reg  | Flip-flop |  256  |  Y  | N  | None  | Async | N  | 236  |
==================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| generic_fifo/250 |   8    |   32    |      3       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/components/generic_fifo.db:generic_fifo'
Loaded 1 design.
Current design is 'generic_fifo'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/components/pulp_clock_gating.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/components/pulp_clock_gating.sv

Inferred memory devices in process in routine 'pulp_clock_gating' in file
         /home/nitintyagi/pulpino/rtl/components/pulp_clock_gating.sv'.
==============================================================================
|    Register Name    | Type  | Width | Bus | MB |  Set  | Reset | ST | Line |
==============================================================================
|     clk_en_reg      | Latch |   1   |  N  | N  | None  | None  | -  |  25  |
==============================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/components/pulp_clock_gating.db:pulp_clock_gating'
Loaded 1 design.
Current design is 'pulp_clock_gating'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/components/pulp_clock_inverter.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/components/pulp_clock_inverter.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/components/pulp_clock_inverter.db:pulp_clock_inverter'
Loaded 1 design.
Current design is 'pulp_clock_inverter'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/components/pulp_clock_mux2.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/components/pulp_clock_mux2.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/components/pulp_clock_mux2.db:pulp_clock_mux2'
Loaded 1 design.
Current design is 'pulp_clock_mux2'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/components/rstgen.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/components/rstgen.sv

Inferred memory devices in process in routine 'rstgen' in file
         /home/nitintyagi/pulpino/rtl/components/rstgen.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     s_rst_n_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  31  |
|    s_rst_ff0_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  |  31  |
|    s_rst_ff1_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  |  31  |
|    s_rst_ff2_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  |  31  |
|    s_rst_ff3_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  |  31  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/components/rstgen.db:rstgen'
Loaded 1 design.
Current design is 'rstgen'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/components/sp_ram.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/components/sp_ram.sv

Inferred memory devices in process in routine 'sp_ram' in file
         /home/nitintyagi/pulpino/rtl/components/sp_ram.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       mem_reg       | Flip-flop | 2048  |  Y  | N  | None  | None  | N  |  40  |
|     rdata_o_reg     | Flip-flop |  32   |  Y  | N  | None  | None  | N  |  40  |
==================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    sp_ram/50     |   64   |   32    |      6       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/components/sp_ram.db:sp_ram'
Loaded 1 design.
Current design is 'sp_ram'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/core2axi_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/core2axi_wrap.sv
Opening include file axi_bus.sv
Error:  /home/nitintyagi/pulpino/rtl/core2axi_wrap.sv:12: Unable to open file `axi_bus.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/core2axi_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/core_region.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/core_region.sv
Opening include file axi_bus.sv
Error:  /home/nitintyagi/pulpino/rtl/core_region.sv:12: Unable to open file `axi_bus.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/core_region.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/dp_ram_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/dp_ram_wrap.sv
Opening include file config.sv
Error:  /home/nitintyagi/pulpino/rtl/dp_ram_wrap.sv:12: Unable to open file `config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/dp_ram_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/includes/apb_bus.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/includes/apb_bus.sv
Opening include file /home/nitintyagi/pulpino/rtl/includes/config.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/includes/apu_defines.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/includes/apu_defines.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/includes/axi_bus.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/includes/axi_bus.sv
Opening include file /home/nitintyagi/pulpino/rtl/includes/config.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/includes/config.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/includes/config.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/includes/debug_bus.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/includes/debug_bus.sv
Opening include file /home/nitintyagi/pulpino/rtl/includes/config.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/instr_ram_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/instr_ram_wrap.sv
Opening include file config.sv
Error:  /home/nitintyagi/pulpino/rtl/instr_ram_wrap.sv:12: Unable to open file `config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/instr_ram_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/periph_bus_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/periph_bus_wrap.sv
Opening include file apb_bus.sv
Error:  /home/nitintyagi/pulpino/rtl/periph_bus_wrap.sv:11: Unable to open file `apb_bus.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/periph_bus_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/peripherals.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/peripherals.sv
Opening include file axi_bus.sv
Error:  /home/nitintyagi/pulpino/rtl/peripherals.sv:11: Unable to open file `axi_bus.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/peripherals.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/pulpino_top.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/pulpino_top.sv
Opening include file axi_bus.sv
Error:  /home/nitintyagi/pulpino/rtl/pulpino_top.sv:11: Unable to open file `axi_bus.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/pulpino_top.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ram_mux.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ram_mux.sv

Inferred memory devices in process in routine 'ram_mux' in file
         /home/nitintyagi/pulpino/rtl/ram_mux.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
| port1_rvalid_o_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 151  |
| port0_rvalid_o_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 151  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ram_mux.db:ram_mux'
Loaded 1 design.
Current design is 'ram_mux'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/random_stalls.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/random_stalls.sv
Warning:  /home/nitintyagi/pulpino/rtl/random_stalls.sv:40: The construct 'class declaration in this context' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/nitintyagi/pulpino/rtl/random_stalls.sv:48: Syntax error at or near token '='. (VER-294)
Error:  /home/nitintyagi/pulpino/rtl/random_stalls.sv:49: Syntax error at or near token '='. (VER-294)
Error:  /home/nitintyagi/pulpino/rtl/random_stalls.sv:50: Syntax error at or near token '='. (VER-294)
Error:  /home/nitintyagi/pulpino/rtl/random_stalls.sv:51: Syntax error at or near token '='. (VER-294)
Error:  /home/nitintyagi/pulpino/rtl/random_stalls.sv:59: Syntax error at or near token 'new'. (VER-294)
Error:  /home/nitintyagi/pulpino/rtl/random_stalls.sv:102: Syntax error at or near token 'new'. (VER-294)
*** Presto compilation terminated with 6 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/random_stalls.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/sp_ram_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/sp_ram_wrap.sv
Opening include file config.sv
Error:  /home/nitintyagi/pulpino/rtl/sp_ram_wrap.sv:11: Unable to open file `config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/sp_ram_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/axi2apb_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/axi2apb_wrap.sv
Opening include file axi_bus.sv
Error:  /home/nitintyagi/pulpino/rtl/axi2apb_wrap.sv:11: Unable to open file `axi_bus.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/axi2apb_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/axi_mem_if_SP_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/axi_mem_if_SP_wrap.sv
Opening include file axi_bus.sv
Error:  /home/nitintyagi/pulpino/rtl/axi_mem_if_SP_wrap.sv:11: Unable to open file `axi_bus.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/axi_mem_if_SP_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_biu.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_biu.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_biu.sv:185: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_biu.sv:246: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_biu.sv:388: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_biu.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    187     |    auto/auto     | always block at line 183 |
|    248     |    auto/auto     | always block at line 244 |
|    287     |    auto/auto     | always block at line 285 |
|    424     |    auto/auto     | always block at line 422 |
|    519     |    auto/auto     | always block at line 507 |
============================================================

Inferred memory devices in process in routine 'adbg_axi_biu' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_biu.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     wr_reg_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 324  |
|     sel_reg_reg     | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 324  |
|    addr_reg_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 324  |
|   data_in_reg_reg   | Flip-flop |  64   |  Y  | N  | None  | Async | N  | 324  |
|    str_sync_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 343  |
| rdy_sync_tff2q_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 350  |
|  rdy_sync_tff1_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 350  |
|  rdy_sync_tff2_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 350  |
|      rdy_o_reg      | Flip-flop |   1   |  N  | N  | Async | None  | N  | 363  |
| str_sync_wbff2q_reg | Flip-flop |   1   |  N  | N  | None  | Async | N  | 457  |
| str_sync_wbff1_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 457  |
| str_sync_wbff2_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 457  |
|     err_reg_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 473  |
|  data_out_reg_reg   | Flip-flop |  64   |  Y  | N  | None  | Async | N  | 480  |
|    rdy_sync_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 487  |
|  axi_fsm_state_reg  | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 500  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_biu.db:adbg_axi_biu'
Loaded 1 design.
Current design is 'adbg_axi_biu'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_defines.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_defines.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_defines.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_defines.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_module.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_module.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_defines.v
Opening include file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_defines.v

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_module.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    252     |    auto/auto     | always block at line 250 |
|    339     |    auto/auto     | always block at line 337 |
|    581     |    auto/auto     | always block at line 579 |
|    730     |    auto/auto     | always block at line 705 |
============================================================

Inferred memory devices in process in routine 'adbg_axi_module' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_module.sv'.
=====================================================================================
|     Register Name      |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
=====================================================================================
| internal_reg_error_reg | Flip-flop |  33   |  Y  | N  | None  | Async | N  | 359  |
|  address_counter_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 387  |
|     operation_reg      | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 398  |
|     bit_count_reg      | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 409  |
|     word_count_reg     | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 427  |
| data_out_shift_reg_reg | Flip-flop |  65   |  Y  | N  | None  | Async | N  | 442  |
|    module_state_reg    | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 569  |
=====================================================================================
Warning:  /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_module.sv:325: Netlist for always_ff block does not contain a flip-flop. (ELAB-976)
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axi_module.db:adbg_axi_module'
Loaded 1 design.
Current design is 'adbg_axi_module'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axionly_top.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axionly_top.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_defines.v

Inferred memory devices in process in routine 'adbg_axionly_top' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axionly_top.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  module_id_reg_reg  | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 156  |
| input_shift_reg_reg | Flip-flop |  64   |  Y  | N  | None  | Async | N  | 178  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_axionly_top.db:adbg_axionly_top'
Loaded 1 design.
Current design is 'adbg_axionly_top'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_crc32.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_crc32.v

Inferred memory devices in process in routine 'adbg_crc32' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_crc32.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       crc_reg       | Flip-flop |  32   |  Y  | N  | Async | None  | N  | 104  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_crc32.db:adbg_crc32'
Loaded 1 design.
Current design is 'adbg_crc32'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_biu.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_biu.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_biu.sv:299: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_biu.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|     91     |    auto/auto     | always block at line 89  |
|    157     |    auto/auto     | always block at line 155 |
|    200     |    auto/auto     | always block at line 198 |
|    372     |     no/auto      | always block at line 363 |
============================================================

Inferred memory devices in process in routine 'adbg_lint_biu' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_biu.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     wr_reg_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 237  |
|     sel_reg_reg     | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 237  |
|    addr_reg_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 237  |
|   data_in_reg_reg   | Flip-flop |  64   |  Y  | N  | None  | Async | N  | 237  |
|    str_sync_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 256  |
| rdy_sync_tff2q_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 263  |
|  rdy_sync_tff1_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 263  |
|  rdy_sync_tff2_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 263  |
|      rdy_o_reg      | Flip-flop |   1   |  N  | N  | Async | None  | N  | 276  |
| str_sync_wbff2q_reg | Flip-flop |   1   |  N  | N  | None  | Async | N  | 313  |
| str_sync_wbff1_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 313  |
| str_sync_wbff2_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 313  |
|     err_reg_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 329  |
|  data_out_reg_reg   | Flip-flop |  64   |  Y  | N  | None  | Async | N  | 336  |
|    rdy_sync_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 343  |
| lint_fsm_state_reg  | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 356  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_biu.db:adbg_lint_biu'
Loaded 1 design.
Current design is 'adbg_lint_biu'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_defines.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_defines.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_module.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_module.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_defines.v
Opening include file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_defines.v

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_module.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    156     |    auto/auto     | always block at line 154 |
|    231     |    auto/auto     | always block at line 229 |
|    435     |    auto/auto     | always block at line 432 |
|    553     |    auto/auto     | always block at line 526 |
============================================================

Inferred memory devices in process in routine 'adbg_lint_module' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_module.sv'.
=====================================================================================
|     Register Name      |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
=====================================================================================
| internal_reg_error_reg | Flip-flop |  33   |  Y  | N  | None  | Async | N  | 253  |
|  address_counter_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 279  |
|     operation_reg      | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 290  |
|     bit_count_reg      | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 301  |
|     word_count_reg     | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 321  |
| data_out_shift_reg_reg | Flip-flop |  65   |  Y  | N  | None  | Async | N  | 336  |
|    module_state_reg    | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 422  |
=====================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lint_module.db:adbg_lint_module'
Loaded 1 design.
Current design is 'adbg_lint_module'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_defines.v

Inferred memory devices in process in routine 'adbg_lintonly_top' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lintonly_top.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  module_id_reg_reg  | Flip-flop |   5   |  Y  | N  | None  | Async | N  |  81  |
| input_shift_reg_reg | Flip-flop |  64   |  Y  | N  | None  | Async | N  | 103  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_lintonly_top.db:adbg_lintonly_top'
Loaded 1 design.
Current design is 'adbg_lintonly_top'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:183: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv:206: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    279     |    auto/auto     | always block at line 277 |
|    304     |    auto/auto     | always block at line 298 |
============================================================

Inferred memory devices in process in routine 'adbg_or1k_biu' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_biu.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     wr_reg_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 126  |
|    addr_reg_reg     | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 126  |
|   data_in_reg_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 126  |
|    str_sync_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 143  |
|      rdy_o_reg      | Flip-flop |   1   |  N  | N  | Async | None  | N  | 152  |
|  rdy_sync_tff1_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 152  |
|  rdy_sync_tff2_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 152  |
| rdy_sync_tff2q_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 152  |
| str_sync_wbff2q_reg | Flip-flop |   1   |  N  | N  | None  | Async | N  | 219  |
| str_sync_wbff1_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 219  |
| str_sync_wbff2_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 219  |
|  data_out_reg_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 238  |
|    rdy_sync_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 247  |
|  cpu_fsm_state_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 268  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_biu.db:adbg_or1k_biu'
Loaded 1 design.
Current design is 'adbg_or1k_biu'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_defines.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_defines.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_module.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_module.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_defines.v
Opening include file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_defines.v

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_module.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    236     |    auto/auto     | always block at line 234 |
|    438     |    auto/auto     | always block at line 434 |
|    556     |    auto/auto     | always block at line 530 |
============================================================

Inferred memory devices in process in routine 'adbg_or1k_module' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_module.sv'.
=====================================================================================
|     Register Name      |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
=====================================================================================
|     cpu_select_reg     | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 224  |
|  address_counter_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 279  |
|     operation_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 291  |
|     bit_count_reg      | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 303  |
|     word_count_reg     | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 325  |
| data_out_shift_reg_reg | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 341  |
|    module_state_reg    | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 424  |
=====================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_module.db:adbg_or1k_module'
Loaded 1 design.
Current design is 'adbg_or1k_module'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_defines.v

Inferred memory devices in process in routine 'adbg_or1k_status_reg' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    stall_bp_reg     | Flip-flop |   4   |  Y  | N  | None  | Async | N  |  90  |
|  stall_bp_tck_reg   | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 108  |
|  stall_bp_csff_reg  | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 108  |
|  stall_reg_cpu_reg  | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 123  |
| stall_reg_csff_reg  | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 123  |
|    stall_reg_reg    | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 146  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_or1k_status_reg.db:adbg_or1k_status_reg'
Loaded 1 design.
Current design is 'adbg_or1k_status_reg'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_tap_defines.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_tap_defines.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_tap_top.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_tap_defines.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_tap_top.v
Opening include file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_tap_defines.v
Warning:  /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_tap_top.v:317: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_tap_top.v:360: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_tap_top.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    236     |    auto/auto     | always block at line 234 |
|    343     |    auto/auto     | always block at line 323 |
|    488     |    auto/auto     | always block at line 479 |
|    515     |    auto/auto     | always block at line 507 |
============================================================

Inferred memory devices in process in routine 'adbg_tap_top' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_tap_top.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    TAP_state_reg    | Flip-flop |   4   |  Y  | N  | Async | None  | N  | 224  |
|     jtag_ir_reg     | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 381  |
| latched_jtag_ir_reg | Flip-flop |   2   |  Y  | N  | Async | Async | N  | 397  |
|   idcode_reg_reg    | Flip-flop |  32   |  Y  | N  | Async | Async | N  | 423  |
|   bypass_reg_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 453  |
|    tdo_pad_o_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 528  |
|   tdo_padoe_o_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 538  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_tap_top.db:adbg_tap_top'
Loaded 1 design.
Current design is 'adbg_tap_top'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_top.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_top.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_defines.v

Inferred memory devices in process in routine 'adbg_top' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_top.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  module_id_reg_reg  | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 165  |
| input_shift_reg_reg | Flip-flop |  64   |  Y  | N  | None  | Async | N  | 187  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adbg_top.db:adbg_top'
Loaded 1 design.
Current design is 'adbg_top'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adv_dbg_if.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adv_dbg_if.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/adv_dbg_if.db:adv_dbg_if'
Loaded 1 design.
Current design is 'adv_dbg_if'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/bytefifo.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/bytefifo.v

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/bytefifo.v'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    211     |    auto/auto     | always block at line 208 |
============================================================

Inferred memory devices in process in routine 'bytefifo' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/bytefifo.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      reg0_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 115  |
|      reg1_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 125  |
|      reg2_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 135  |
|      reg3_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 145  |
|      reg4_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 155  |
|      reg5_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 165  |
|      reg6_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 175  |
|      reg7_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 185  |
|     counter_reg     | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 198  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/bytefifo.db:bytefifo'
Loaded 1 design.
Current design is 'bytefifo'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/syncflop.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/syncflop.v

Inferred memory devices in process in routine 'syncflop' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/syncflop.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      sync1_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  |  94  |
|      sync2_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 102  |
|    syncprev_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 110  |
|     srflop_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 118  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/syncflop.db:syncflop'
Loaded 1 design.
Current design is 'syncflop'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/syncreg.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/syncreg.v

Inferred memory devices in process in routine 'syncreg' in file
         /home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/syncreg.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      regA_reg       | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 100  |
|      regB_reg       | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 110  |
|  strobe_toggle_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 120  |
|   ack_toggle_reg    | Flip-flop |   1   |  N  | N  | Async | None  | N  | 131  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/adv_dbg_if/rtl/syncreg.db:syncreg'
Loaded 1 design.
Current design is 'syncreg'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb2per/apb2per.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb2per/apb2per.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb2per/apb2per.sv:145: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb2per/apb2per.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     86     |    auto/auto     | always block at line 79 |
===========================================================

Inferred memory devices in process in routine 'apb2per' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb2per/apb2per.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       CS_reg        | Flip-flop |   1   |  N  | N  | None  | Async | N  |  66  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb2per/apb2per.db:apb2per'
Loaded 1 design.
Current design is 'apb2per'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_fll_if/apb_fll_if.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_fll_if/apb_fll_if.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_fll_if/apb_fll_if.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    105     |     no/auto      | always block at line 96  |
|    181     |    user/user     | always block at line 173 |
|    218     |    user/user     | always block at line 209 |
============================================================

Inferred memory devices in process in routine 'apb_fll_if' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_fll_if/apb_fll_if.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | None  | Async | N  |  68  |
| fll1_ack_sync0_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  |  68  |
|  fll1_ack_sync_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  |  68  |
| fll2_ack_sync0_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  |  68  |
|  fll2_ack_sync_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  |  68  |
| fll1_lock_sync0_reg | Flip-flop |   1   |  N  | N  | None  | Async | N  |  68  |
| fll1_lock_sync_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  |  68  |
| fll2_lock_sync0_reg | Flip-flop |   1   |  N  | N  | None  | Async | N  |  68  |
| fll2_lock_sync_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  |  68  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_fll_if/apb_fll_if.db:apb_fll_if'
Loaded 1 design.
Current design is 'apb_fll_if'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_gpio/apb_gpio.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_gpio/apb_gpio.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_gpio/apb_gpio.sv:257: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_gpio/apb_gpio.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    147     |     no/auto      | always block at line 130 |
|    223     |    auto/auto     | always block at line 221 |
============================================================

Inferred memory devices in process in routine 'apb_gpio' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_gpio/apb_gpio.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    r_status_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  94  |
|    interrupt_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  |  94  |
|    r_gpio_in_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 114  |
|  r_gpio_sync0_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 114  |
|  r_gpio_sync1_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 114  |
|   gpio_padcfg_reg   | Flip-flop |  192  |  Y  | N  | Async | Async | N  | 130  |
|  r_gpio_inten_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 130  |
| r_gpio_inttype0_reg | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 130  |
| r_gpio_inttype1_reg | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 130  |
|   r_gpio_out_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 130  |
|   r_gpio_dir_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 130  |
|  r_powerevent_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 130  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_gpio/apb_gpio.db:apb_gpio'
Loaded 1 design.
Current design is 'apb_gpio'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/apb_i2c.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/apb_i2c.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_defines.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/apb_i2c.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|     96     |    auto/auto     | always block at line 80  |
|    122     |    auto/auto     | always block at line 120 |
============================================================

Inferred memory devices in process in routine 'apb_i2c' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/apb_i2c.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      r_cmd_reg      | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  80  |
|      r_pre_reg      | Flip-flop |  16   |  Y  | N  | None  | Async | N  |  80  |
|     r_ctrl_reg      | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  80  |
|      r_tx_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  80  |
|    irq_flag_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 179  |
|       al_reg        | Flip-flop |   1   |  N  | N  | None  | Async | N  | 179  |
|      rxack_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 179  |
|       tip_reg       | Flip-flop |   1   |  N  | N  | None  | Async | N  | 179  |
|   interrupt_o_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 198  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/apb_i2c.db:apb_i2c'
Loaded 1 design.
Current design is 'apb_i2c'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_defines.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv:374: Case statement is not a full case. (ELAB-909)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    374     |    user/user     | always block at line 352 |
|    378     |    user/user     | always block at line 352 |
============================================================

Inferred memory devices in process in routine 'i2c_master_bit_ctrl' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_bit_ctrl.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    dscl_oen_reg     | Flip-flop |   1   |  N  | N  | None  | None  | N  | 189  |
|   slave_wait_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 194  |
|     clk_en_reg      | Flip-flop |   1   |  N  | N  | Async | None  | N  | 204  |
|       cnt_reg       | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 204  |
|      cSDA_reg       | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 231  |
|      cSCL_reg       | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 231  |
|   filter_cnt_reg    | Flip-flop |  14   |  Y  | N  | None  | Async | N  | 245  |
|      fSDA_reg       | Flip-flop |   3   |  Y  | N  | Async | None  | N  | 252  |
|      fSCL_reg       | Flip-flop |   3   |  Y  | N  | Async | None  | N  | 252  |
|      dSDA_reg       | Flip-flop |   1   |  N  | N  | Async | None  | N  | 266  |
|      sSCL_reg       | Flip-flop |   1   |  N  | N  | Async | None  | N  | 266  |
|      sSDA_reg       | Flip-flop |   1   |  N  | N  | Async | None  | N  | 266  |
|      dSCL_reg       | Flip-flop |   1   |  N  | N  | Async | None  | N  | 266  |
|  sto_condition_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 288  |
|  sta_condition_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 288  |
|      busy_reg       | Flip-flop |   1   |  N  | N  | None  | Async | N  | 302  |
|    cmd_stop_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 312  |
|       al_reg        | Flip-flop |   1   |  N  | N  | None  | Async | N  | 318  |
|      dout_reg       | Flip-flop |   1   |  N  | N  | None  | None  | N  | 326  |
|     sda_chk_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 352  |
|     c_state_reg     | Flip-flop |  18   |  Y  | N  | None  | Async | N  | 352  |
|     cmd_ack_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 352  |
|     scl_oen_reg     | Flip-flop |   1   |  N  | N  | Async | None  | N  | 352  |
|     sda_oen_reg     | Flip-flop |   1   |  N  | N  | Async | None  | N  | 352  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_bit_ctrl.db:i2c_master_bit_ctrl'
Loaded 1 design.
Current design is 'i2c_master_bit_ctrl'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_defines.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:169: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:171: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:173: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:178: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:180: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:182: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:194: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:195: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:196: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:197: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:198: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:199: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:200: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:204: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:205: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:206: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:207: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:208: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:209: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:210: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:215: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:216: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:217: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:218: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:226: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:227: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:231: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:232: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:236: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:237: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:241: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:242: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:245: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:253: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:254: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:258: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:259: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:262: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:269: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:270: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:274: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:275: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:276: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:284: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:285: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:289: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:290: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:293: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:294: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:302: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:303: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:307: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:308: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:311: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:315: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:317: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:320: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:325: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:326: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:329: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv:220: Case statement is not a full case. (ELAB-909)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    220     |    user/user     | always block at line 191 |
============================================================

Inferred memory devices in process in routine 'i2c_master_byte_ctrl' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       sr_reg        | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 167  |
|      dcnt_reg       | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 176  |
|     ack_out_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 191  |
|    core_cmd_reg     | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 191  |
|    core_txd_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 191  |
|      shift_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 191  |
|       ld_reg        | Flip-flop |   1   |  N  | N  | None  | Async | N  | 191  |
|     cmd_ack_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 191  |
|     c_state_reg     | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 191  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_byte_ctrl.db:i2c_master_byte_ctrl'
Loaded 1 design.
Current design is 'i2c_master_byte_ctrl'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_defines.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_i2c/i2c_master_defines.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/apb_spi_master.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/apb_spi_master.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/apb_spi_master.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    173     |    auto/auto     | always block at line 168 |
|    214     |     no/auto      | always block at line 209 |
============================================================

Inferred memory devices in process in routine 'apb_spi_master' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/apb_spi_master.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   r_state_rx_reg    | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 120  |
|   r_state_tx_reg    | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 120  |
|  r_counter_rx_reg   | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 134  |
|  r_counter_tx_reg   | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 134  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/apb_spi_master.db:apb_spi_master'
Loaded 1 design.
Current design is 'apb_spi_master'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_apb_if.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_apb_if.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_apb_if.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    119     |     no/auto      | always block at line 84  |
|    185     |    auto/auto     | always block at line 183 |
============================================================

Inferred memory devices in process in routine 'spi_master_apb_if' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_apb_if.sv'.
====================================================================================
|     Register Name     |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
====================================================================================
|    spi_int_en_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  84  |
|     spi_swrst_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  84  |
|      spi_rd_reg       | Flip-flop |   1   |  N  | N  | None  | Async | N  |  84  |
|      spi_wr_reg       | Flip-flop |   1   |  N  | N  | None  | Async | N  |  84  |
|      spi_qrd_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  |  84  |
|      spi_qwr_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  |  84  |
| spi_clk_div_valid_reg | Flip-flop |   1   |  N  | N  | None  | Async | N  |  84  |
|    spi_clk_div_reg    | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  84  |
|      spi_cmd_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  84  |
|     spi_addr_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  84  |
|    spi_cmd_len_reg    | Flip-flop |   6   |  Y  | N  | None  | Async | N  |  84  |
|   spi_addr_len_reg    | Flip-flop |   6   |  Y  | N  | None  | Async | N  |  84  |
|   spi_data_len_reg    | Flip-flop |  16   |  Y  | N  | None  | Async | N  |  84  |
|   spi_dummy_rd_reg    | Flip-flop |  16   |  Y  | N  | None  | Async | N  |  84  |
|   spi_dummy_wr_reg    | Flip-flop |  16   |  Y  | N  | None  | Async | N  |  84  |
|     spi_csreg_reg     | Flip-flop |   4   |  Y  | N  | None  | Async | N  |  84  |
|   spi_int_th_tx_reg   | Flip-flop |   5   |  Y  | N  | None  | Async | N  |  84  |
|   spi_int_th_rx_reg   | Flip-flop |   5   |  Y  | N  | None  | Async | N  |  84  |
|  spi_int_cnt_tx_reg   | Flip-flop |   5   |  Y  | N  | None  | Async | N  |  84  |
|  spi_int_cnt_rx_reg   | Flip-flop |   5   |  Y  | N  | None  | Async | N  |  84  |
|  spi_int_cnt_en_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  |  84  |
====================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_apb_if.db:spi_master_apb_if'
Loaded 1 design.
Current design is 'spi_master_apb_if'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_clkgen.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_clkgen.sv

Inferred memory devices in process in routine 'spi_master_clkgen' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_clkgen.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     running_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  56  |
|  counter_trgt_reg   | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  56  |
|     counter_reg     | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  56  |
|     spi_clk_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  56  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_clkgen.db:spi_master_clkgen'
Loaded 1 design.
Current design is 'spi_master_clkgen'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_controller.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_controller.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_controller.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    156     |     no/auto      | always block at line 150 |
|    209     |    auto/auto     | always block at line 193 |
============================================================

Inferred memory devices in process in routine 'spi_master_controller' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_controller.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    spi_mode_reg     | Flip-flop |   2   |  N  | N  | Async | Async | N  | 518  |
|      state_reg      | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 518  |
|   en_quad_int_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 518  |
|      do_rx_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 518  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_controller.db:spi_master_controller'
Loaded 1 design.
Current design is 'spi_master_controller'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_fifo.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_fifo.sv

Inferred memory devices in process in routine 'spi_master_fifo' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_fifo.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    elements_reg     | Flip-flop |   3   |  Y  | N  | None  | Async | N  |  49  |
|     buffer_reg      | Flip-flop |  64   |  Y  | N  | None  | Async | N  |  73  |
|   pointer_out_reg   | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  88  |
|   pointer_in_reg    | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  88  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_fifo.db:spi_master_fifo'
Loaded 1 design.
Current design is 'spi_master_fifo'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_rx.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_rx.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_rx.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     65     |    auto/auto     | always block at line 57 |
===========================================================

Inferred memory devices in process in routine 'spi_master_rx' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_rx.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      rx_CS_reg      | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 121  |
|     counter_reg     | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 121  |
|  counter_trgt_reg   | Flip-flop |  14   |  Y  | N  | Async | Async | N  | 121  |
|    data_int_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 121  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_rx.db:spi_master_rx'
Loaded 1 design.
Current design is 'spi_master_rx'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_tx.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_tx.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_tx.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     69     |    auto/auto     | always block at line 61 |
===========================================================

Inferred memory devices in process in routine 'spi_master_tx' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_tx.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      tx_CS_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 112  |
|     counter_reg     | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 112  |
|  counter_trgt_reg   | Flip-flop |  14   |  Y  | N  | Async | Async | N  | 112  |
|    data_int_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 112  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_spi_master/spi_master_tx.db:spi_master_tx'
Loaded 1 design.
Current design is 'spi_master_tx'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/include/defines_event_unit.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/include/defines_event_unit.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/apb_event_unit.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/apb_event_unit.sv
Opening include file defines_event_unit.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/apb_event_unit.sv:11: Unable to open file `defines_event_unit.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/apb_event_unit.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/generic_service_unit.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/generic_service_unit.sv
Opening include file defines_event_unit.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/generic_service_unit.sv:11: Unable to open file `defines_event_unit.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/generic_service_unit.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/sleep_unit.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/sleep_unit.sv
Opening include file defines_event_unit.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/sleep_unit.sv:11: Unable to open file `defines_event_unit.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_event_unit/sleep_unit.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_node/apb_node.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_node/apb_node.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_node/apb_node.db:apb_node'
Loaded 1 design.
Current design is 'apb_node'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_node/apb_node_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_node/apb_node_wrap.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_node/apb_node_wrap.sv:34: A design template for 'APB_BUS' cannot be found. (ELAB-385)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_node/apb_node_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/apb_uart_sv.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/apb_uart_sv.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/apb_uart_sv.sv:35: Parameter keyword used in local parameter declaration. (VER-329)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/apb_uart_sv.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    216     |    auto/auto     | always block at line 195 |
|    266     |    auto/auto     | always block at line 257 |
============================================================

Inferred memory devices in process in routine 'apb_uart_sv' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/apb_uart_sv.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  fifo_tx_data_reg   |   Latch   |   8   |  Y  | N  | None  | None  | -  | 195  |
|  rx_fifo_clr_q_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 311  |
|     regs_q_reg      | Flip-flop |  40   |  Y  | N  | Async | Async | N  | 311  |
| trigger_level_q_reg | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 311  |
|  tx_fifo_clr_q_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 311  |
==================================================================================
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/apb_uart_sv.sv:195: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/apb_uart_sv.db:apb_uart_sv'
Loaded 1 design.
Current design is 'apb_uart_sv'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/io_generic_fifo.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/io_generic_fifo.sv

Inferred memory devices in process in routine 'io_generic_fifo' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/io_generic_fifo.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    elements_reg     | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  49  |
|     buffer_reg      | Flip-flop |  64   |  Y  | N  | None  | Async | N  |  73  |
|   pointer_out_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  |  88  |
|   pointer_in_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  |  88  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/io_generic_fifo.db:io_generic_fifo'
Loaded 1 design.
Current design is 'io_generic_fifo'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_interrupt.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_interrupt.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_interrupt.sv:56: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_interrupt.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     43     |    auto/auto     | always block at line 40 |
===========================================================

Inferred memory devices in process in routine 'uart_interrupt' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_interrupt.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      iir_q_reg      | Flip-flop |   2   |  Y  | N  | Async | Async | N  |  83  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_interrupt.db:uart_interrupt'
Loaded 1 design.
Current design is 'uart_interrupt'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_rx.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_rx.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_rx.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     59     |    auto/auto     | always block at line 57 |
|     83     |    auto/auto     | always block at line 71 |
|    107     |    auto/auto     | always block at line 71 |
===========================================================

Inferred memory devices in process in routine 'uart_rx' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_rx.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   parity_bit_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 165  |
|       CS_reg        | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 165  |
|    reg_data_reg     | Flip-flop |   8   |  Y  | N  | Async | None  | N  | 165  |
|  reg_bit_count_reg  | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 165  |
|   reg_rx_sync_reg   | Flip-flop |   3   |  Y  | N  | Async | None  | N  | 190  |
|    bit_done_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 203  |
|    baud_cnt_reg     | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 203  |
|      err_o_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 238  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_rx.db:uart_rx'
Loaded 1 design.
Current design is 'uart_rx'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_tx.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_tx.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_tx.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     50     |    auto/auto     | always block at line 48 |
|     72     |    auto/auto     | always block at line 62 |
===========================================================

Inferred memory devices in process in routine 'uart_tx' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_tx.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   parity_bit_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 154  |
|       CS_reg        | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 154  |
|    reg_data_reg     | Flip-flop |   8   |  Y  | N  | Async | None  | N  | 154  |
|  reg_bit_count_reg  | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 154  |
|    bit_done_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 183  |
|    baud_cnt_reg     | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 183  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_uart_sv/uart_tx.db:uart_tx'
Loaded 1 design.
Current design is 'uart_tx'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_pulpino/apb_pulpino.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_pulpino/apb_pulpino.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_pulpino/apb_pulpino.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|     89     |     no/auto      | always block at line 78  |
|    174     |    user/user     | always block at line 167 |
============================================================

Inferred memory devices in process in routine 'apb_pulpino' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_pulpino/apb_pulpino.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    status_q_reg     | Flip-flop |   2   |  Y  | N  | Async | None  | N  | 222  |
|    pad_mux_q_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 222  |
|   clk_gate_q_reg    | Flip-flop |  32   |  Y  | N  | Async | None  | N  | 222  |
|    pad_cfg_q_reg    | Flip-flop |  192  |  Y  | N  | None  | Async | N  | 222  |
|   boot_adr_q_reg    | Flip-flop |  30   |  Y  | N  | Async | Async | N  | 222  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_pulpino/apb_pulpino.db:apb_pulpino'
Loaded 1 design.
Current design is 'apb_pulpino'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_timer/apb_timer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_timer/apb_timer.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/apb/apb_timer/apb_timer.sv:37: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_timer/apb_timer.db:apb_timer'
Loaded 1 design.
Current design is 'apb_timer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/apb/apb_timer/timer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/apb/apb_timer/timer.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/apb/apb_timer/timer.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|     93     |     no/auto      | always block at line 70  |
|    117     |     no/auto      | always block at line 110 |
============================================================

Inferred memory devices in process in routine 'timer' in file
         /home/nitintyagi/pulpino/rtl/ips/apb/apb_timer/timer.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
| cycle_counter_q_reg | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 131  |
|     regs_q_reg      | Flip-flop |  96   |  Y  | N  | None  | Async | N  | 131  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/apb/apb_timer/timer.db:timer'
Loaded 1 design.
Current design is 'timer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/include/apu_core_package.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/include/apu_core_package.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/include/apu_core_package.sv:22: The package apu_core_package has already been analyzed. It is being replaced. (VER-26)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/include/apu_core_package.sv:31: Parameter keyword used in local parameter declaration. (VER-329)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/include/apu_macros.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/include/apu_macros.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/include/riscv_config.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/include/riscv_config.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/include/riscv_defines.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/include/riscv_defines.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/include/riscv_defines.sv:26: The package riscv_defines has already been analyzed. It is being replaced. (VER-26)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/include/riscv_defines.sv:37: Parameter keyword used in local parameter declaration. (VER-329)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/include/riscv_tracer_defines.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/include/riscv_tracer_defines.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/include/riscv_tracer_defines.sv:12: The package riscv_tracer_defines has already been analyzed. It is being replaced. (VER-26)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/include/riscv_tracer_defines.sv:18: Parameter keyword used in local parameter declaration. (VER-329)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_L0_buffer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_L0_buffer.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_L0_buffer.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     68     |    auto/auto     | always block at line 58 |
===========================================================

Inferred memory devices in process in routine 'riscv_L0_buffer' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_L0_buffer.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     addr_q_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 241  |
|       CS_reg        | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 241  |
|    L0_buffer_reg    | Flip-flop |  128  |  Y  | N  | None  | Async | N  | 241  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_L0_buffer.db:riscv_L0_buffer'
Loaded 1 design.
Current design is 'riscv_L0_buffer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.sv:168: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.sv:262: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.sv:269: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.sv:270: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.sv:275: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.sv:276: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.sv:277: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.sv:278: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.sv:642: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    139     |    auto/auto     | always block at line 115 |
|    153     |    auto/auto     | always block at line 115 |
|    213     |    auto/auto     | always block at line 211 |
|    266     |    auto/auto     | always block at line 264 |
|    323     |    user/user     | always block at line 319 |
|    339     |    auto/auto     | always block at line 319 |
|    373     |    auto/auto     | always block at line 365 |
|    406     |    user/user     | always block at line 402 |
|    574     |    user/user     | always block at line 567 |
|    607     |    user/user     | always block at line 567 |
|    626     |    user/user     | always block at line 567 |
|    629     |    user/user     | always block at line 567 |
|    665     |    user/user     | always block at line 660 |
|    668     |    user/user     | always block at line 660 |
|    689     |    user/user     | always block at line 660 |
|    710     |    user/user     | always block at line 660 |
|    811     |     no/auto      | always block at line 807 |
|    844     |    auto/auto     | always block at line 841 |
|    969     |    user/user     | always block at line 965 |
============================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  riscv_alu/888   |   32   |    1    |      5       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu.db:riscv_alu'
Loaded 3 designs.
Current design is 'riscv_alu'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu_basic.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu_basic.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu_basic.sv:147: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu_basic.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    182     |    user/user     | always block at line 178 |
|    194     |    auto/auto     | always block at line 178 |
|    228     |    auto/auto     | always block at line 220 |
|    254     |    user/user     | always block at line 250 |
|    284     |    user/user     | always block at line 280 |
============================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu_basic.db:riscv_alu_basic'
Loaded 1 design.
Current design is 'riscv_alu_basic'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu_div.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu_div.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu_div.sv:100: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu_div.sv:107: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu_div.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    135     |    auto/auto     | always block at line 122 |
============================================================

Inferred memory devices in process in routine 'riscv_alu_div' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu_div.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   CompInv_SP_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 190  |
|    ResInv_SP_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 190  |
|    State_SP_reg     | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 190  |
|     AReg_DP_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 190  |
|     BReg_DP_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 190  |
|    ResReg_DP_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 190  |
|     Cnt_DP_reg      | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 190  |
|    RemSel_SP_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 190  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_alu_div.db:riscv_alu_div'
Loaded 1 design.
Current design is 'riscv_alu_div'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_apu_disp.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_apu_disp.sv
Opening include file apu_macros.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_apu_disp.sv:25: Unable to open file `apu_macros.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_apu_disp.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_compressed_decoder.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_compressed_decoder.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_compressed_decoder.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     57     |    user/user     | always block at line 52 |
|     60     |    user/user     | always block at line 52 |
|    117     |    user/user     | always block at line 52 |
|    151     |    user/user     | always block at line 52 |
|    167     |    user/user     | always block at line 52 |
|    211     |    user/user     | always block at line 52 |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_compressed_decoder.db:riscv_compressed_decoder'
Loaded 1 design.
Current design is 'riscv_compressed_decoder'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_controller.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_controller.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_controller.sv:863: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_controller.sv:865: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_controller.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    252     |    user/user     | always block at line 203 |
|    369     |    user/user     | always block at line 203 |
|    388     |    user/user     | always block at line 203 |
|    431     |    user/user     | always block at line 203 |
|    664     |    user/user     | always block at line 203 |
============================================================

Inferred memory devices in process in routine 'riscv_controller' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_controller.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   jump_done_q_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 834  |
|   boot_done_q_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 834  |
|   ctrl_fsm_cs_reg   | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 834  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_controller.db:riscv_controller'
Loaded 1 design.
Current design is 'riscv_controller'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_core.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_core.sv
Opening include file riscv_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_core.sv:33: Unable to open file `riscv_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_core.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_cs_registers.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_cs_registers.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_cs_registers.sv:510: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_cs_registers.sv:631: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_cs_registers.sv:636: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_cs_registers.sv:656: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_cs_registers.sv:661: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_cs_registers.sv:599: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_cs_registers.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    275     |    auto/auto     | always block at line 272 |
|    512     |     no/auto      | always block at line 495 |
|    549     |    user/user     | always block at line 495 |
|    553     |    user/user     | always block at line 495 |
|    589     |    user/user     | always block at line 584 |
|    734     |    user/user     | always block at line 723 |
|    778     |    user/user     | always block at line 770 |
|    817     |    user/user     | always block at line 811 |
|    826     |    user/user     | always block at line 811 |
============================================================

Inferred memory devices in process in routine 'riscv_cs_registers' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_cs_registers.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    mcause_q_reg     | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 627  |
|   priv_lvl_q_reg    | Flip-flop |   2   |  Y  | N  | Async | None  | N  | 627  |
|    mstatus_q_reg    | Flip-flop |   6   |  Y  | N  | Async | Async | N  | 627  |
|     mepc_q_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 627  |
|   PCCR_inc_q_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 836  |
|   id_valid_q_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 836  |
|     PCER_q_reg      | Flip-flop |  12   |  Y  | N  | None  | Async | N  | 836  |
|     PCMR_q_reg      | Flip-flop |   2   |  Y  | N  | Async | None  | N  | 836  |
|     PCCR_q_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 836  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_cs_registers.db:riscv_cs_registers'
Loaded 1 design.
Current design is 'riscv_cs_registers'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_debug_unit.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_debug_unit.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_debug_unit.sv:551: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_debug_unit.sv:559: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_debug_unit.sv:329: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_debug_unit.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    166     |    user/user     | always block at line 121 |
|    170     |    user/user     | always block at line 121 |
|    204     |    user/user     | always block at line 121 |
|    246     |    user/user     | always block at line 121 |
|    294     |    auto/auto     | always block at line 290 |
|    296     |    user/user     | always block at line 290 |
|    326     |    user/user     | always block at line 290 |
|    344     |     no/auto      | always block at line 340 |
|    376     |     no/auto      | always block at line 367 |
|    444     |    user/user     | always block at line 436 |
============================================================

Inferred memory devices in process in routine 'riscv_debug_unit' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_debug_unit.sv'.
=====================================================================================
|     Register Name      |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
=====================================================================================
|   debug_rvalid_o_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 355  |
|     dbg_ssth_q_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 420  |
|      stall_cs_reg      | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 420  |
|    dbg_cause_q_reg     | Flip-flop |   4   |  Y  | N  | Async | Async | N  | 420  |
|     settings_q_reg     | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 488  |
| pc_tracking_fsm_cs_reg | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 488  |
|       addr_q_reg       | Flip-flop |  12   |  Y  | N  | None  | Async | N  | 488  |
|      wdata_q_reg       | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 488  |
|      state_q_reg       | Flip-flop |   1   |  N  | N  | None  | Async | N  | 488  |
|    rdata_sel_q_reg     | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 488  |
|   regfile_rreq_q_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 488  |
|  regfile_fp_sel_q_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 488  |
|     csr_req_q_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 488  |
|     jump_req_q_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 488  |
=====================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_debug_unit.db:riscv_debug_unit'
Loaded 1 design.
Current design is 'riscv_debug_unit'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_decoder.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_decoder.sv
Opening include file apu_macros.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_decoder.sv:28: Unable to open file `apu_macros.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_decoder.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_ex_stage.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_ex_stage.sv
Opening include file apu_macros.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_ex_stage.sv:35: Unable to open file `apu_macros.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_ex_stage.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_fetch_fifo.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_fetch_fifo.sv

Inferred memory devices in process in routine 'riscv_fetch_fifo' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_fetch_fifo.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    is_hwlp_Q_reg    | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 241  |
|     addr_Q_reg      | Flip-flop |  64   |  Y  | N  | None  | Async | N  | 241  |
|     rdata_Q_reg     | Flip-flop |  128  |  Y  | N  | None  | Async | N  | 241  |
|     valid_Q_reg     | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 241  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_fetch_fifo.db:riscv_fetch_fifo'
Loaded 1 design.
Current design is 'riscv_fetch_fifo'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_hwloop_controller.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_hwloop_controller.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_hwloop_controller.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     69     |    auto/auto     | always block at line 60 |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_hwloop_controller.db:riscv_hwloop_controller'
Loaded 1 design.
Current design is 'riscv_hwloop_controller'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_hwloop_regs.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_hwloop_regs.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_hwloop_regs.sv:131: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)

Inferred memory devices in process in routine 'riscv_hwloop_regs' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_hwloop_regs.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  hwlp_start_q_reg   | Flip-flop |  64   |  Y  | N  | None  | Async | N  |  69  |
|   hwlp_end_q_reg    | Flip-flop |  64   |  Y  | N  | None  | Async | N  |  85  |
| hwlp_counter_q_reg  | Flip-flop |  64   |  Y  | N  | None  | Async | N  | 106  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_hwloop_regs.db:riscv_hwloop_regs'
Loaded 1 design.
Current design is 'riscv_hwloop_regs'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv:1527: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv:1531: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv:484: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv:619: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv:752: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv:762: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv:771: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv:779: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv:791: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    479     |    user/user     | always block at line 477 |
|    535     |    auto/auto     | always block at line 533 |
|    544     |    auto/auto     | always block at line 542 |
|    554     |    auto/auto     | always block at line 552 |
|    579     |    user/user     | always block at line 577 |
|    604     |    auto/auto     | always block at line 602 |
|    616     |    user/user     | always block at line 614 |
|    626     |    auto/auto     | always block at line 624 |
|    648     |    user/user     | always block at line 646 |
|    667     |    auto/auto     | always block at line 665 |
|    697     |    auto/auto     | always block at line 695 |
|    718     |    auto/auto     | always block at line 716 |
|    729     |    auto/auto     | always block at line 727 |
|    749     |    user/user     | always block at line 747 |
|    757     |    user/user     | always block at line 755 |
|    768     |    user/user     | always block at line 766 |
|    776     |    user/user     | always block at line 774 |
|    788     |    user/user     | always block at line 786 |
============================================================

Inferred memory devices in process in routine 'riscv_id_stage' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.sv'.
=========================================================================================
|       Register Name        |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
=========================================================================================
|        pc_ex_o_reg         | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 1313 |
|     branch_in_ex_o_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
|      alu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
|   alu_operator_ex_o_reg    | Flip-flop |   7   |  Y  | N  | Async | Async | N  | 1313 |
|   alu_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 1313 |
|   alu_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 1313 |
|   alu_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 1313 |
|      bmask_a_ex_o_reg      | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 1313 |
|      bmask_b_ex_o_reg      | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 1313 |
|    imm_vec_ext_ex_o_reg    | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 1313 |
|   alu_vec_mode_ex_o_reg    | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 1313 |
|   mult_operator_ex_o_reg   | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 1313 |
|  mult_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 1313 |
|  mult_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 1313 |
|  mult_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 1313 |
|      mult_en_ex_o_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
| mult_sel_subword_ex_o_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
| mult_signed_mode_ex_o_reg  | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 1313 |
|     mult_imm_ex_o_reg      | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 1313 |
|   mult_dot_op_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 1313 |
|   mult_dot_op_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 1313 |
|   mult_dot_op_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 1313 |
|  mult_dot_signed_ex_o_reg  | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 1313 |
|      fpu_op_ex_o_reg       | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 1313 |
|      apu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
|     apu_type_ex_o_reg      | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 1313 |
|      apu_op_ex_o_reg       | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 1313 |
|      apu_lat_ex_o_reg      | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 1313 |
|   apu_operands_ex_o_reg    | Flip-flop |  96   |  Y  | N  | None  | Async | N  | 1313 |
|     apu_flags_ex_o_reg     | Flip-flop |  15   |  Y  | N  | None  | Async | N  | 1313 |
|     apu_waddr_ex_o_reg     | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 1313 |
|   regfile_waddr_ex_o_reg   | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 1313 |
|    regfile_we_ex_o_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
| regfile_alu_waddr_ex_o_reg | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 1313 |
|  regfile_alu_we_ex_o_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
|  prepost_useincr_ex_o_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
|    csr_access_ex_o_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
|      csr_op_ex_o_reg       | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 1313 |
|      data_we_ex_o_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
|     data_type_ex_o_reg     | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 1313 |
|   data_sign_ext_ex_o_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
|  data_reg_offset_ex_o_reg  | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 1313 |
|     data_req_ex_o_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
|  data_load_event_ex_o_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
|  data_misaligned_ex_o_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 1313 |
=========================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_id_stage.db:riscv_id_stage'
Loaded 1 design.
Current design is 'riscv_id_stage'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_if_stage.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_if_stage.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_if_stage.sv:400: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_if_stage.sv:133: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_if_stage.sv:271: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_if_stage.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    130     |    user/user     | always block at line 126 |
|    136     |    user/user     | always block at line 126 |
|    149     |    user/user     | always block at line 145 |
|    248     |    user/user     | always block at line 240 |
============================================================

Inferred memory devices in process in routine 'riscv_if_stage' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_if_stage.sv'.
======================================================================================
|      Register Name      |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
======================================================================================
|    offset_fsm_cs_reg    | Flip-flop |   1   |  N  | N  | Async | None  | N  | 230  |
|   hwlp_dec_cnt_if_reg   | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 342  |
|    is_hwlp_id_q_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 356  |
|  hwlp_dec_cnt_id_o_reg  | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 356  |
|  instr_valid_id_o_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 356  |
|  instr_rdata_id_o_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 356  |
| illegal_c_insn_id_o_reg | Flip-flop |   1   |  N  | N  | None  | Async | N  | 356  |
| is_compressed_id_o_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 356  |
|       pc_id_o_reg       | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 356  |
======================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_if_stage.db:riscv_if_stage'
Loaded 1 design.
Current design is 'riscv_if_stage'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_int_controller.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_int_controller.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_int_controller.sv:79: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_int_controller.sv:79: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_int_controller.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     79     |    user/user     | always block at line 69 |
|     92     |    user/user     | always block at line 69 |
===========================================================

Inferred memory devices in process in routine 'riscv_int_controller' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_int_controller.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   exc_ctrl_cs_reg   | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  69  |
|    irq_id_q_reg     | Flip-flop |   5   |  Y  | N  | None  | Async | N  |  69  |
|    irq_sec_q_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  |  69  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_int_controller.db:riscv_int_controller'
Loaded 1 design.
Current design is 'riscv_int_controller'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_load_store_unit.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_load_store_unit.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_load_store_unit.sv:474: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_load_store_unit.sv:477: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_load_store_unit.sv:481: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_load_store_unit.sv:433: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_load_store_unit.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|     95     |    auto/auto     | always block at line 93  |
|    100     |    auto/auto     | always block at line 93  |
|    109     |    auto/auto     | always block at line 93  |
|    122     |    auto/auto     | always block at line 93  |
|    137     |    auto/auto     | always block at line 93  |
|    153     |    auto/auto     | always block at line 151 |
|    200     |    auto/auto     | always block at line 198 |
|    211     |    auto/auto     | always block at line 209 |
|    249     |    auto/auto     | always block at line 247 |
|    286     |    auto/auto     | always block at line 284 |
|    345     |    auto/auto     | always block at line 336 |
|    447     |    auto/auto     | always block at line 441 |
============================================================

Inferred memory devices in process in routine 'riscv_load_store_unit' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_load_store_unit.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    data_we_q_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 163  |
|   data_type_q_reg   | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 163  |
| rdata_offset_q_reg  | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 163  |
| data_sign_ext_q_reg | Flip-flop |   1   |  N  | N  | None  | Async | N  | 163  |
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 295  |
|       CS_reg        | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 295  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_load_store_unit.db:riscv_load_store_unit'
Loaded 1 design.
Current design is 'riscv_load_store_unit'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.sv:324: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.sv:330: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.sv:336: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.sv:111: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.sv:113: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.sv:114: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.sv:117: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.sv:230: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    142     |     no/auto      | always block at line 129 |
|    304     |    user/user     | always block at line 300 |
============================================================

Inferred memory devices in process in routine 'riscv_mult' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  mulh_carry_q_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 202  |
|     mulh_CS_reg     | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 202  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_mult.db:riscv_mult'
Loaded 1 design.
Current design is 'riscv_mult'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_L0_buffer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_L0_buffer.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_L0_buffer.sv:569: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_L0_buffer.sv:573: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_L0_buffer.sv:575: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_L0_buffer.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    145     |    auto/auto     | always block at line 141 |
|    221     |     no/auto      | always block at line 204 |
============================================================

Inferred memory devices in process in routine 'riscv_prefetch_L0_buffer' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_L0_buffer.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  rdata_last_q_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 517  |
|     addr_q_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 517  |
|    is_hwlp_q_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 517  |
|       CS_reg        | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 517  |
==================================================================================
Statistics for MUX_OPs
==================================================================
|       block name/line        | Inputs | Outputs | # sel inputs |
==================================================================
| riscv_prefetch_L0_buffer/136 |   4    |   32    |      2       |
==================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_L0_buffer.db:riscv_prefetch_L0_buffer'
Loaded 1 design.
Current design is 'riscv_prefetch_L0_buffer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_buffer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_buffer.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_buffer.sv:352: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_buffer.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    128     |    user/user     | always block at line 119 |
|    230     |    user/user     | always block at line 221 |
============================================================

Inferred memory devices in process in routine 'riscv_prefetch_buffer' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_buffer.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  instr_addr_q_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 362  |
|       CS_reg        | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 362  |
|     hwlp_CS_reg     | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 362  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_prefetch_buffer.db:riscv_prefetch_buffer'
Loaded 1 design.
Current design is 'riscv_prefetch_buffer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_register_file.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_register_file.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_register_file.sv:98: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_register_file.sv:108: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process in routine 'riscv_register_file' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_register_file.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       mem_reg       | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 121  |
|       mem_reg       | Flip-flop |  480  |  Y  | N  | None  | Async | N  | 136  |
==================================================================================
Statistics for MUX_OPs
============================================================
|    block name/line     | Inputs | Outputs | # sel inputs |
============================================================
| riscv_register_file/87 |   16   |   32    |      4       |
| riscv_register_file/88 |   16   |   32    |      4       |
| riscv_register_file/89 |   16   |   32    |      4       |
============================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_register_file.db:riscv_register_file'
Loaded 1 design.
Current design is 'riscv_register_file'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_register_file_latch.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_register_file_latch.sv

Inferred memory devices in process in routine 'riscv_register_file_latch' in file
         /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_register_file_latch.sv'.
===================================================================================
|    Register Name     |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
===================================================================================
|    wdata_b_q_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 118  |
| waddr_onehot_b_q_reg | Flip-flop |  15   |  Y  | N  | None  | Async | N  | 118  |
|    wdata_a_q_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 118  |
|       mem_reg        |   Latch   |  480  |  Y  | N  | None  | None  | -  | 186  |
===================================================================================
Statistics for MUX_OPs
===================================================================
|       block name/line         | Inputs | Outputs | # sel inputs |
===================================================================
| riscv_register_file_latch/100 |   16   |   32    |      4       |
| riscv_register_file_latch/101 |   16   |   32    |      4       |
| riscv_register_file_latch/102 |   16   |   32    |      4       |
===================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_register_file_latch.db:riscv_register_file_latch'
Loaded 1 design.
Current design is 'riscv_register_file_latch'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_tracer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_tracer.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_tracer.sv:103: The construct 'string' is not supported in synthesis. (VER-700)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_tracer.sv:641: The construct 'class declaration in this context' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_tracer.sv:641: Syntax error at or near token '='. (VER-294)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_tracer.sv:642: Syntax error at or near token '='. (VER-294)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_tracer.sv:666: The construct 'final' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/riscv_tracer.sv:742: Syntax error at or near token 'new'. (VER-294)
*** Presto compilation terminated with 4 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/riscv/riscv_tracer.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:22: The construct 'timeunit' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:23: The construct 'timeprecision' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:28: time declarations are not supported by synthesis. (VER-191)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:28: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:29: time declarations are not supported by synthesis. (VER-191)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:29: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:30: time declarations are not supported by synthesis. (VER-191)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:30: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:31: time declarations are not supported by synthesis. (VER-191)
Warning:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:31: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:62: The construct 'string' is not supported in synthesis. (VER-700)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:68: The construct 'ref' is not supported in synthesis. (VER-700)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:76: The construct 'ref' is not supported in synthesis. (VER-700)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:84: The construct 'ref' is not supported in synthesis. (VER-700)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:84: The construct 'ref' is not supported in synthesis. (VER-700)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:91: The construct 'ref' is not supported in synthesis. (VER-700)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:91: The construct 'ref' is not supported in synthesis. (VER-700)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:98: The construct 'ref' is not supported in synthesis. (VER-700)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:98: The construct 'ref' is not supported in synthesis. (VER-700)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv:98: The construct 'ref' is not supported in synthesis. (VER-700)
Opening include file /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb_udiv.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb_udiv.sv:109: Syntax error at or near token 'with'
        called from file "/home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv" (line 172). (VER-294)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb_udiv.sv:109: Syntax error at or near token '}'
        called from file "/home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv" (line 172). (VER-294)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb_udiv.sv:110: Syntax error at or near token 'with'
        called from file "/home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv" (line 172). (VER-294)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb_udiv.sv:110: Syntax error at or near token '}'
        called from file "/home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv" (line 172). (VER-294)
Opening include file /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb_urem.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb_urem.sv:109: Syntax error at or near token 'with'
        called from file "/home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv" (line 177). (VER-294)
Error:  /home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb_urem.sv:109: Syntax error at or near token '}'
        called from file "/home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv" (line 177). (VER-294)
Error:  Too many errors; can't continue. (VER-40)
Error:  Too many errors; can't continue. (VER-40)
*** Presto compilation terminated with 21 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/riscv/tb/serDiv/tb.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/include/zeroriscy_config.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/include/zeroriscy_config.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/include/zeroriscy_defines.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/include/zeroriscy_defines.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/include/zeroriscy_defines.sv:26: The package zeroriscy_defines has already been analyzed. It is being replaced. (VER-26)
Warning:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/include/zeroriscy_defines.sv:37: Parameter keyword used in local parameter declaration. (VER-329)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/include/zeroriscy_tracer_defines.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/include/zeroriscy_tracer_defines.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/include/zeroriscy_tracer_defines.sv:11: The package zeroriscy_tracer_defines has already been analyzed. It is being replaced. (VER-26)
Warning:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/include/zeroriscy_tracer_defines.sv:17: Parameter keyword used in local parameter declaration. (VER-329)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_alu.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_alu.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_alu.sv:26: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_alu.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_compressed_decoder.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_compressed_decoder.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_compressed_decoder.sv:168: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_compressed_decoder.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     49     |    user/user     | always block at line 44 |
|     52     |    user/user     | always block at line 44 |
|     77     |    user/user     | always block at line 44 |
|    111     |    user/user     | always block at line 44 |
|    127     |    user/user     | always block at line 44 |
|    175     |    user/user     | always block at line 44 |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_compressed_decoder.db:zeroriscy_compressed_decoder'
Loaded 1 design.
Current design is 'zeroriscy_compressed_decoder'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_controller.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_controller.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_controller.sv:28: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_controller.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_core.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_core.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_core.sv:29: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_core.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_cs_registers.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_cs_registers.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_cs_registers.sv:27: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_cs_registers.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_debug_unit.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_debug_unit.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_debug_unit.sv:25: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_debug_unit.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_decoder.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_decoder.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_decoder.sv:29: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_decoder.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_ex_block.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_ex_block.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_ex_block.sv:29: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_ex_block.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_fetch_fifo.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_fetch_fifo.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_fetch_fifo.sv:21: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_fetch_fifo.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_id_stage.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_id_stage.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_id_stage.sv:29: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_id_stage.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_if_stage.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_if_stage.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_if_stage.sv:28: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_if_stage.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_int_controller.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_int_controller.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_int_controller.sv:64: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_int_controller.sv:64: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_int_controller.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     64     |    user/user     | always block at line 55 |
|     76     |    user/user     | always block at line 55 |
===========================================================

Inferred memory devices in process in routine 'zeroriscy_int_controller' in file
         /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_int_controller.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   exc_ctrl_cs_reg   | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  55  |
|    irq_id_q_reg     | Flip-flop |   5   |  Y  | N  | None  | Async | N  |  55  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_int_controller.db:zeroriscy_int_controller'
Loaded 1 design.
Current design is 'zeroriscy_int_controller'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_load_store_unit.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_load_store_unit.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_load_store_unit.sv:28: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_load_store_unit.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_multdiv_fast.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_multdiv_fast.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_multdiv_fast.sv:113: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_multdiv_fast.sv:334: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_multdiv_fast.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|     97     |    user/user     | always block at line 74  |
|    154     |    user/user     | always block at line 143 |
|    156     |    user/user     | always block at line 143 |
|    215     |    user/user     | always block at line 143 |
|    232     |    user/user     | always block at line 143 |
|    263     |    user/user     | always block at line 252 |
|    284     |    user/user     | always block at line 252 |
|    303     |    user/user     | always block at line 252 |
============================================================

Inferred memory devices in process in routine 'zeroriscy_multdiv_fast' in file
         /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_multdiv_fast.sv'.
===================================================================================
|    Register Name     |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
===================================================================================
|  op_numerator_q_reg  | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  74  |
|  op_quotient_q_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  74  |
|   mult_state_q_reg   | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  74  |
|    mac_res_q_reg     | Flip-flop |  34   |  Y  | N  | None  | Async | N  |  74  |
|  div_counter_q_reg   | Flip-flop |   5   |  Y  | N  | None  | Async | N  |  74  |
| divcurr_state_q_reg  | Flip-flop |   3   |  Y  | N  | None  | Async | N  |  74  |
| op_denominator_q_reg | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  74  |
===================================================================================
Statistics for MUX_OPs
================================================================
|      block name/line       | Inputs | Outputs | # sel inputs |
================================================================
| zeroriscy_multdiv_fast/202 |   32   |    1    |      5       |
================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_multdiv_fast.db:zeroriscy_multdiv_fast'
Loaded 1 design.
Current design is 'zeroriscy_multdiv_fast'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_multdiv_slow.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_multdiv_slow.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_multdiv_slow.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|     80     |    user/user     | always block at line 74  |
|     93     |    user/user     | always block at line 74  |
|    177     |    user/user     | always block at line 167 |
|    180     |    user/user     | always block at line 167 |
|    229     |    user/user     | always block at line 167 |
|    254     |    user/user     | always block at line 167 |
|    278     |    user/user     | always block at line 167 |
============================================================

Inferred memory devices in process in routine 'zeroriscy_multdiv_slow' in file
         /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_multdiv_slow.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  curr_state_q_reg   | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 167  |
| op_numerator_q_reg  | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 167  |
| multdiv_state_q_reg | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 167  |
| accum_window_q_reg  | Flip-flop |  33   |  Y  | N  | None  | Async | N  | 167  |
|  op_b_shift_q_reg   | Flip-flop |  33   |  Y  | N  | None  | Async | N  | 167  |
|  op_a_shift_q_reg   | Flip-flop |  33   |  Y  | N  | None  | Async | N  | 167  |
==================================================================================
Statistics for MUX_OPs
================================================================
|      block name/line       | Inputs | Outputs | # sel inputs |
================================================================
| zeroriscy_multdiv_slow/241 |   32   |    1    |      5       |
================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_multdiv_slow.db:zeroriscy_multdiv_slow'
Loaded 1 design.
Current design is 'zeroriscy_multdiv_slow'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_prefetch_buffer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_prefetch_buffer.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_prefetch_buffer.sv:225: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_prefetch_buffer.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    120     |    user/user     | always block at line 112 |
============================================================

Inferred memory devices in process in routine 'zeroriscy_prefetch_buffer' in file
         /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_prefetch_buffer.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  instr_addr_q_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 235  |
|       CS_reg        | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 235  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_prefetch_buffer.db:zeroriscy_prefetch_buffer'
Loaded 1 design.
Current design is 'zeroriscy_prefetch_buffer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_register_file.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_register_file.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_register_file.sv:28: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_register_file.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_register_file_ff.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_register_file_ff.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_register_file_ff.sv:27: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_register_file_ff.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_tracer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_tracer.sv
Opening include file zeroriscy_config.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_tracer.sv:28: Unable to open file `zeroriscy_config.sv': No such file or directory. (VER-41)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/zero-riscy/zeroriscy_tracer.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_utils/fpu_ff.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_utils/fpu_ff.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_utils/fpu_ff.db:fpu_ff'
Loaded 1 design.
Current design is 'fpu_ff'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_defs.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_defs.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_defs.sv:20: The package fpu_defs has already been analyzed. It is being replaced. (VER-26)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_defs.sv:23: Parameter keyword used in local parameter declaration. (VER-329)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/defines_fpu.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/defines_fpu.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv:70: Parameter keyword used in local parameter declaration. (VER-329)

Inferred memory devices in process in routine 'fp_fma_wrapper' in file
         /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     OpC_DP_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 144  |
|     Rnd_DP_reg      | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 144  |
|      En_SP_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 144  |
|     OpA_DP_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 144  |
|     OpB_DP_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 144  |
|     Res_DP_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 173  |
|    Status_DP_reg    | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 173  |
|    EnPost_SP_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 173  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.db:fp_fma_wrapper'
Loaded 1 design.
Current design is 'fp_fma_wrapper'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpexc.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpexc.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpexc.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    113     |     no/auto      | always block at line 110 |
|    133     |     no/auto      | always block at line 130 |
============================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpexc.db:fpexc'
Loaded 1 design.
Current design is 'fpexc'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu.sv

Inferred memory devices in process in routine 'fpu' in file
         /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      OP_S_reg       | Flip-flop |   4   |  Y  | N  | None  | Async | N  |  72  |
|   Operand_a_D_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  72  |
|   Operand_b_D_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  72  |
|      RM_S_reg       | Flip-flop |   3   |  Y  | N  | None  | Async | N  |  72  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu.db:fpu'
Loaded 1 design.
Current design is 'fpu'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_add.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_add.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_add.sv:129: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_add.sv:132: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_add.db:fpu_add'
Loaded 1 design.
Current design is 'fpu_add'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_core.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_core.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_core.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    244     |     no/auto      | always block at line 239 |
============================================================

Inferred memory devices in process in routine 'fpu_core' in file
         /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_core.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    Enable_SP_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 100  |
|  Operand_a_DP_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 100  |
|  Operand_b_DP_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 100  |
|      OP_SP_reg      | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 100  |
|      RM_SP_reg      | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 100  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_core.db:fpu_core'
Loaded 1 design.
Current design is 'fpu_core'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_ftoi.db:fpu_ftoi'
Loaded 1 design.
Current design is 'fpu_ftoi'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_itof.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_itof.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_itof.sv:70: the undeclared symbol 'Twos_to_unsigned_zero_D' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_itof.db:fpu_itof'
Loaded 1 design.
Current design is 'fpu_itof'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_mult.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_mult.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_mult.db:fpu_mult'
Loaded 1 design.
Current design is 'fpu_mult'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv:160: The symbol 'C_RM_NEAREST' is not defined. (VER-956)
Error:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv:162: The symbol 'C_RM_TRUNC' is not defined. (VER-956)
Error:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv:164: The symbol 'C_RM_PLUSINF' is not defined. (VER-956)
Error:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv:166: The symbol 'C_RM_MINUSINF' is not defined. (VER-956)
*** Presto compilation terminated with 4 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_norm.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_private.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_private.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_private.sv:94: the undeclared symbol 'fpu_valid' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_private.sv:138: the undeclared symbol 'divsqrt_of' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_private.sv:139: the undeclared symbol 'divsqrt_uf' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_private.sv:140: the undeclared symbol 'divsqrt_zero' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_private.sv:142: the undeclared symbol 'divsqrt_valid' assumed to have the default net type, which is 'wire'. (VER-936)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_private.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    166     |    user/user     | always block at line 163 |
============================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_private.db:fpu_private'
Loaded 1 design.
Current design is 'fpu_private'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/includes/fp_defines.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/includes/fp_defines.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_shared.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_shared.sv
Error:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_shared.sv:42: A design template for 'marx_apu_if' cannot be found. (ELAB-385)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/fpu_shared.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv:70: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv:83: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process in routine 'riscv_fpu' in file
         /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|  valid_count_q_reg  | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  91  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_v0.1/riscv_fpu.db:riscv_fpu'
Loaded 1 design.
Current design is 'riscv_fpu'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv:18: The package fpu_defs_div_sqrt_tp has already been analyzed. It is being replaced. (VER-26)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv:20: Parameter keyword used in local parameter declaration. (VER-329)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    145     |    auto/auto     | always block at line 141 |
|    363     |    auto/auto     | always block at line 362 |
|    641     |    auto/auto     | always block at line 637 |
============================================================

Inferred memory devices in process in routine 'control_tp' in file
         /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv'.
========================================================================================
|       Register Name       |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
========================================================================================
|    Precision_ctl_S_reg    | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 116  |
|    Div_start_dly_S_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 180  |
|     Div_enable_SO_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 198  |
|   Sqrt_start_dly_S_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 221  |
|    Sqrt_enable_SO_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 238  |
|      Crtl_cnt_S_reg       | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 269  |
|        Done_SO_reg        | Flip-flop |   1   |  N  | N  | None  | Async | N  | 291  |
|       Ready_SO_reg        | Flip-flop |   1   |  N  | N  | Async | None  | N  | 314  |
| Partial_remainder_DP_reg  | Flip-flop |  25   |  Y  | N  | None  | Async | N  | 592  |
|      Quotient_DP_reg      | Flip-flop |  24   |  Y  | N  | None  | Async | N  | 614  |
| Exp_result_prenorm_DP_reg | Flip-flop |  10   |  Y  | N  | None  | Async | N  | 755  |
========================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.db:control_tp'
Loaded 1 design.
Current design is 'control_tp'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.db:div_sqrt_top_tp'
Loaded 1 design.
Current design is 'div_sqrt_top_tp'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv:84: the undeclared symbol 'Mant_sticky_D' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv:78: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv:80: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv:196: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv:220: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv:274: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv:266: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv:306: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv:317: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv:349: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    339     |    auto/auto     | always block at line 336 |
============================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.db:fpu_norm_div_sqrt'
Loaded 1 design.
Current design is 'fpu_norm_div_sqrt'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.db:iteration_div_sqrt'
Loaded 1 design.
Current design is 'iteration_div_sqrt'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.db:iteration_div_sqrt_first'
Loaded 1 design.
Current design is 'iteration_div_sqrt_first'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.db:nrbd_nrsc_tp'
Loaded 1 design.
Current design is 'nrbd_nrsc_tp'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv

Inferred memory devices in process in routine 'preprocess' in file
         /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    NaN_b_SP_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 127  |
|    Zero_a_SP_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 127  |
|    Zero_b_SP_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 127  |
|    Inf_a_SP_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 127  |
|    Inf_b_SP_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 127  |
|    NaN_a_SP_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 127  |
|    Sign_z_DP_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 170  |
|      RM_DP_reg      | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 197  |
| Mant_a_norm_DP_reg  | Flip-flop |  24   |  Y  | N  | None  | Async | N  | 228  |
|  Exp_a_norm_DP_reg  | Flip-flop |   9   |  Y  | N  | None  | Async | N  | 243  |
| Mant_b_norm_DP_reg  | Flip-flop |  24   |  Y  | N  | None  | Async | N  | 269  |
|  Exp_b_norm_DP_reg  | Flip-flop |   9   |  Y  | N  | None  | Async | N  | 284  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.db:preprocess'
Loaded 1 design.
Current design is 'preprocess'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv:20: The package fpu_defs_fmac has already been analyzed. It is being replaced. (VER-26)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv:22: Parameter keyword used in local parameter declaration. (VER-329)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/CSA.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/CSA.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/CSA.db:CSA'
Loaded 1 design.
Current design is 'CSA'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/LZA.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/LZA.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/LZA.db:LZA'
Loaded 1 design.
Current design is 'LZA'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/adders.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/adders.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/adders.sv:73: the undeclared symbol 'Carryout_uninv_HS' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/adders.sv:74: the undeclared symbol 'Carryout_inv_HS' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/adders.db:adders'
Loaded 1 design.
Current design is 'adders'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/aligner.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/aligner.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/aligner.db:aligner'
Loaded 1 design.
Current design is 'aligner'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/booth_encoder.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/booth_encoder.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/booth_encoder.db:booth_encoder'
Loaded 1 design.
Current design is 'booth_encoder'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/booth_selector.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/booth_selector.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/booth_selector.db:booth_selector'
Loaded 1 design.
Current design is 'booth_selector'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fmac.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fmac.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fmac.sv:92: the undeclared symbol 'Zero_a_S' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fmac.sv:93: the undeclared symbol 'Zero_b_S' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fmac.sv:94: the undeclared symbol 'Zero_c_S' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fmac.db:fmac'
Loaded 1 design.
Current design is 'fmac'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv:84: the undeclared symbol 'Exp_lg_S' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv:107: the undeclared symbol 'Stick_one_D' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv:84: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv:85: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv:87: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv:88: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv:94: signed to unsigned part selection occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv:96: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv:325: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    315     |    auto/auto     | always block at line 312 |
============================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.db:fpu_norm_fmac'
Loaded 1 design.
Current design is 'fpu_norm_fmac'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/pp_generation.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/pp_generation.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/pp_generation.db:pp_generation'
Loaded 1 design.
Current design is 'pp_generation'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/preprocess_fmac.db:preprocess_fmac'
Loaded 1 design.
Current design is 'preprocess_fmac'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/wallace.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/wallace.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/fpu/hdl/fpu_fmac/wallace.db:wallace'
Loaded 1 design.
Current design is 'wallace'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/AXI_2_APB.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/AXI_2_APB.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/AXI_2_APB.sv:761: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/AXI_2_APB.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    451     |    auto/auto     | always block at line 418 |
|    495     |    auto/auto     | always block at line 463 |
|    508     |    auto/auto     | always block at line 463 |
|    539     |    auto/auto     | always block at line 463 |
|    571     |    auto/auto     | always block at line 463 |
|    607     |    auto/auto     | always block at line 463 |
============================================================

Inferred memory devices in process in routine 'AXI_2_APB' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/AXI_2_APB.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    RDATA_Q_1_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 418  |
|       CS_reg        | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 418  |
|     ARLEN_Q_reg     | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 418  |
|     AWLEN_Q_reg     | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 418  |
|    RDATA_Q_0_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 418  |
==================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  AXI_2_APB/447   |   8    |   32    |      3       |
|  AXI_2_APB/504   |   8    |    1    |      3       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/AXI_2_APB.db:AXI_2_APB'
Loaded 1 design.
Current design is 'AXI_2_APB'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/AXI_2_APB_32.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/AXI_2_APB_32.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/AXI_2_APB_32.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    436     |    auto/auto     | always block at line 410 |
============================================================

Inferred memory devices in process in routine 'AXI_2_APB_32' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/AXI_2_APB_32.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     RDATA_Q_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 391  |
|       CS_reg        | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 391  |
==================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| AXI_2_APB_32/403 |   8    |   32    |      3       |
| AXI_2_APB_32/442 |   8    |    1    |      3       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/AXI_2_APB_32.db:AXI_2_APB_32'
Loaded 1 design.
Current design is 'AXI_2_APB_32'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/axi2apb.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/axi2apb.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/axi2apb.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    441     |    auto/auto     | always block at line 405 |
|    448     |    auto/auto     | always block at line 405 |
|    455     |    auto/auto     | always block at line 405 |
|    500     |    auto/auto     | always block at line 465 |
|    513     |    auto/auto     | always block at line 465 |
|    546     |    auto/auto     | always block at line 465 |
|    577     |    auto/auto     | always block at line 465 |
|    615     |    auto/auto     | always block at line 465 |
============================================================

Inferred memory devices in process in routine 'axi2apb' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/axi2apb.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    ARADDR_Q_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 405  |
|       CS_reg        | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 405  |
|     ARLEN_Q_reg     | Flip-flop |   9   |  Y  | N  | None  | Async | N  | 405  |
|    AWADDR_Q_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 405  |
|     AWLEN_Q_reg     | Flip-flop |   9   |  Y  | N  | None  | Async | N  | 405  |
|    RDATA_Q_0_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 405  |
|    RDATA_Q_1_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 405  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/axi2apb.db:axi2apb'
Loaded 1 design.
Current design is 'axi2apb'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/axi2apb32.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/axi2apb32.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/axi2apb32.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    416     |    auto/auto     | always block at line 390 |
============================================================

Inferred memory devices in process in routine 'axi2apb32' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/axi2apb32.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     RDATA_Q_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 374  |
|       CS_reg        | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 374  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi2apb/axi2apb32.db:axi2apb32'
Loaded 1 design.
Current design is 'axi2apb32'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_ar_buffer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_ar_buffer.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_ar_buffer.db:axi_ar_buffer'
Loaded 1 design.
Current design is 'axi_ar_buffer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_aw_buffer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_aw_buffer.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_aw_buffer.db:axi_aw_buffer'
Loaded 1 design.
Current design is 'axi_aw_buffer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_b_buffer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_b_buffer.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_b_buffer.db:axi_b_buffer'
Loaded 1 design.
Current design is 'axi_b_buffer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_buffer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_buffer.sv

Inferred memory devices in process in routine 'axi_buffer' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_buffer.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    elements_reg     | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  72  |
|     buffer_reg      | Flip-flop |  64   |  Y  | N  | None  | Async | N  |  91  |
|   pointer_out_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 106  |
|   pointer_in_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 106  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_buffer.db:axi_buffer'
Loaded 1 design.
Current design is 'axi_buffer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_r_buffer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_r_buffer.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_r_buffer.db:axi_r_buffer'
Loaded 1 design.
Current design is 'axi_r_buffer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_slice.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_slice.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_slice.db:axi_slice'
Loaded 1 design.
Current design is 'axi_slice'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_w_buffer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_w_buffer.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice/axi_w_buffer.db:axi_w_buffer'
Loaded 1 design.
Current design is 'axi_w_buffer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_dc_fifo.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_dc_fifo.db:spi_slave_dc_fifo'
Loaded 1 design.
Current design is 'spi_slave_dc_fifo'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/axi_spi_slave.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/axi_spi_slave.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/axi_spi_slave.db:axi_spi_slave'
Loaded 1 design.
Current design is 'axi_spi_slave'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    166     |     no/auto      | always block at line 157 |
|    219     |     no/auto      | always block at line 211 |
============================================================

Inferred memory devices in process in routine 'spi_slave_axi_plug' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_axi_plug.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    curr_addr_reg    | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 105  |
|      AW_CS_reg      | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 105  |
|      AR_CS_reg      | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 105  |
|  curr_data_rx_reg   | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 105  |
|  curr_data_tx_reg   | Flip-flop |  64   |  Y  | N  | None  | Async | N  | 105  |
|   tx_counter_reg    | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 132  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_axi_plug.db:spi_slave_axi_plug'
Loaded 1 design.
Current design is 'spi_slave_axi_plug'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_cmd_parser.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     36     |     no/auto      | always block at line 25 |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_cmd_parser.db:spi_slave_cmd_parser'
Loaded 1 design.
Current design is 'spi_slave_cmd_parser'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_controller.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_controller.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_controller.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    133     |     no/auto      | always block at line 116 |
============================================================

Inferred memory devices in process in routine 'spi_slave_controller' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_controller.sv'.
=====================================================================================
|     Register Name      |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
=====================================================================================
|       state_reg        | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 322  |
|      tx_data_reg       | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 334  |
|      addr_reg_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 334  |
|      cmd_reg_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 334  |
|    tx_done_reg_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 334  |
|  ctrl_addr_valid_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 334  |
|   tx_counter_upd_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 334  |
|   tx_data_valid_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 334  |
| ctrl_data_tx_ready_reg | Flip-flop |   1   |  N  | N  | None  | Async | N  | 334  |
|     tx_counter_reg     | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 334  |
=====================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_controller.db:spi_slave_controller'
Loaded 1 design.
Current design is 'spi_slave_controller'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_regs.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_regs.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_regs.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     37     |    auto/auto     | always block at line 35 |
|     62     |    auto/auto     | always block at line 49 |
===========================================================

Inferred memory devices in process in routine 'spi_slave_regs' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_regs.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      reg3_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  49  |
|      reg0_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  49  |
|      reg1_reg       | Flip-flop |   6   |  Y  | N  | Async | Async | N  |  49  |
|      reg2_reg       | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  49  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_regs.db:spi_slave_regs'
Loaded 1 design.
Current design is 'spi_slave_regs'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_rx.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_rx.sv

Inferred memory devices in process in routine 'spi_slave_rx' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_rx.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     running_reg     | Flip-flop |   1   |  N  | N  | Async | None  | N  |  80  |
|     counter_reg     | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  80  |
|  counter_trgt_reg   | Flip-flop |   6   |  Y  | N  | Async | Async | N  |  80  |
|    data_int_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  |  80  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_rx.db:spi_slave_rx'
Loaded 1 design.
Current design is 'spi_slave_rx'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_syncro.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_syncro.sv

Inferred memory devices in process in routine 'spi_slave_syncro' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_syncro.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    rdwr_reg_reg     | Flip-flop |   2   |  Y  | N  | None  | Async | N  |  37  |
|     cs_reg_reg      | Flip-flop |   2   |  Y  | N  | Async | None  | N  |  37  |
|    valid_reg_reg    | Flip-flop |   3   |  Y  | N  | None  | Async | N  |  37  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_syncro.db:spi_slave_syncro'
Loaded 1 design.
Current design is 'spi_slave_syncro'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_tx.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_tx.sv

Inferred memory devices in process in routine 'spi_slave_tx' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_tx.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     running_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 101  |
|     counter_reg     | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 101  |
|  counter_trgt_reg   | Flip-flop |   8   |  Y  | N  | Async | Async | N  | 101  |
|    data_int_reg     | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 101  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_slave/spi_slave_tx.db:spi_slave_tx'
Loaded 1 design.
Current design is 'spi_slave_tx'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/apb_regs_top.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/apb_regs_top.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/apb_regs_top.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    125     |    auto/auto     | always block at line 112 |
|    154     |    auto/auto     | always block at line 150 |
============================================================

Inferred memory devices in process in routine 'apb_regs_top' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/apb_regs_top.sv'.
=====================================================================================
|     Register Name      |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
=====================================================================================
| cfg_req_START_ADDR_reg | Flip-flop | 2048  |  Y  | N  | None  | None  | N  | 112  |
|  cfg_req_END_ADDR_reg  | Flip-flop | 2048  |  Y  | N  | None  | None  | N  | 112  |
| cfg_req_valid_rule_reg | Flip-flop |  64   |  Y  | N  | None  | None  | N  | 112  |
=====================================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| apb_regs_top/162 |   64   |   64    |      6       |
| apb_regs_top/167 |   4    |   16    |      2       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/apb_regs_top.db:apb_regs_top'
Loaded 1 design.
Current design is 'apb_regs_top'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_AR_allocator.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_AR_allocator.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_AR_allocator.sv:114: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_AR_allocator.db:axi_AR_allocator'
Loaded 1 design.
Current design is 'axi_AR_allocator'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_AW_allocator.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_AW_allocator.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_AW_allocator.sv:128: signed to unsigned assignment occurs. (VER-318)
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_AW_allocator.db:axi_AW_allocator'
Loaded 1 design.
Current design is 'axi_AW_allocator'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_ArbitrationTree.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_ArbitrationTree.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_ArbitrationTree.db:axi_ArbitrationTree'
Loaded 1 design.
Current design is 'axi_ArbitrationTree'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_BR_allocator.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_BR_allocator.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/defines.v
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_BR_allocator.sv:327: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_BR_allocator.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    146     |    auto/auto     | always block at line 140 |
|    208     |    auto/auto     | always block at line 193 |
============================================================

Inferred memory devices in process in routine 'axi_BR_allocator' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_BR_allocator.sv'.
======================================================================================
|      Register Name      |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
======================================================================================
| outstanding_counter_reg | Flip-flop |  10   |  Y  | N  | None  | Async | N  | 140  |
|     error_len_S_reg     | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 169  |
|         CS_reg          | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 169  |
|   CounterBurstCS_reg    | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 169  |
|    error_user_S_reg     | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 169  |
|     error_id_S_reg      | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 169  |
======================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_BR_allocator.db:axi_BR_allocator'
Loaded 1 design.
Current design is 'axi_BR_allocator'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_BW_allocator.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_BW_allocator.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/defines.v

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_BW_allocator.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    139     |    auto/auto     | always block at line 133 |
|    205     |    auto/auto     | always block at line 193 |
============================================================

Inferred memory devices in process in routine 'axi_BW_allocator' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_BW_allocator.sv'.
======================================================================================
|      Register Name      |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
======================================================================================
| outstanding_counter_reg | Flip-flop |  10   |  Y  | N  | None  | Async | N  | 133  |
|     error_id_S_reg      | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 161  |
|    error_user_S_reg     | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 161  |
|         CS_reg          | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 180  |
======================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_BW_allocator.db:axi_BW_allocator'
Loaded 1 design.
Current design is 'axi_BW_allocator'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_DW_allocator.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_DW_allocator.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_DW_allocator.sv:238: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_DW_allocator.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    168     |    auto/auto     | always block at line 159 |
============================================================

Inferred memory devices in process in routine 'axi_DW_allocator' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_DW_allocator.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       CS_reg        | Flip-flop |   1   |  N  | N  | None  | Async | N  | 145  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_DW_allocator.db:axi_DW_allocator'
Loaded 1 design.
Current design is 'axi_DW_allocator'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_FanInPrimitive_Req.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_FanInPrimitive_Req.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_FanInPrimitive_Req.sv'
===========================================================
|    Line    |  full/ parallel  |      block location     |
===========================================================
|     98     |    auto/auto     | always block at line 96 |
===========================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_FanInPrimitive_Req.db:axi_FanInPrimitive_Req'
Loaded 1 design.
Current design is 'axi_FanInPrimitive_Req'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_RR_Flag_Req.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_RR_Flag_Req.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_RR_Flag_Req.sv:67: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process in routine 'axi_RR_Flag_Req' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_RR_Flag_Req.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    RR_FLAG_o_reg    | Flip-flop |   3   |  Y  | N  | None  | Async | N  |  61  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_RR_Flag_Req.db:axi_RR_Flag_Req'
Loaded 1 design.
Current design is 'axi_RR_Flag_Req'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_AR.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_AR.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_AR.sv:217: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_AR.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    172     |    auto/auto     | always block at line 163 |
============================================================

Inferred memory devices in process in routine 'axi_address_decoder_AR' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_AR.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       CS_reg        | Flip-flop |   1   |  N  | N  | None  | Async | N  | 149  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_AR.db:axi_address_decoder_AR'
Loaded 1 design.
Current design is 'axi_address_decoder_AR'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_AW.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_AW.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_AW.sv:268: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_AW.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    202     |    auto/auto     | always block at line 193 |
============================================================

Inferred memory devices in process in routine 'axi_address_decoder_AW' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_AW.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       CS_reg        | Flip-flop |   2   |  Y  | N  | None  | Async | N  | 179  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_AW.db:axi_address_decoder_AW'
Loaded 1 design.
Current design is 'axi_address_decoder_AW'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_BR.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_BR.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_BR.db:axi_address_decoder_BR'
Loaded 1 design.
Current design is 'axi_address_decoder_BR'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_BW.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_BW.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_BW.db:axi_address_decoder_BW'
Loaded 1 design.
Current design is 'axi_address_decoder_BW'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_DW.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_DW.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_address_decoder_DW.db:axi_address_decoder_DW'
Loaded 1 design.
Current design is 'axi_address_decoder_DW'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_multiplexer.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_multiplexer.sv
Statistics for MUX_OPs
========================================================
|  block name/line   | Inputs | Outputs | # sel inputs |
========================================================
| axi_multiplexer/55 |   16   |   64    |      4       |
========================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_multiplexer.db:axi_multiplexer'
Loaded 1 design.
Current design is 'axi_multiplexer'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_node.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_node.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/defines.v
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_node.db:axi_node'
Loaded 1 design.
Current design is 'axi_node'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_node_wrap.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_node_wrap.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/defines.v
Error:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_node_wrap.sv:72: A design template for 'AXI_BUS' cannot be found. (ELAB-385)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_node_wrap.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/includes/axi_bus.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/includes/axi_bus.sv
Opening include file /home/nitintyagi/pulpino/rtl/includes/config.sv
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_node_wrap_with_slices.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_node_wrap_with_slices.sv
Opening include file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/defines.v
Error:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_node_wrap_with_slices.sv:75: A design template for 'AXI_BUS' cannot be found. (ELAB-385)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_node_wrap_with_slices.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_regs_top.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_regs_top.sv

Inferred memory devices in process in routine 'axi_regs_top' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_regs_top.sv'.
======================================================================================
|      Register Name      |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
======================================================================================
| awaddr_done_reg_dly_reg | Flip-flop |   1   |  N  | N  | None  | Async | N  | 192  |
| wdata_done_reg_dly_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 192  |
|       awready_reg       | Flip-flop |   1   |  N  | N  | Async | None  | N  | 207  |
|   awaddr_done_reg_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 207  |
|      waddr_reg_reg      | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 207  |
|      wstrb_reg_reg      | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 232  |
|   wdata_done_reg_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 232  |
|       wready_reg        | Flip-flop |   1   |  N  | N  | Async | None  | N  | 232  |
|      wdata_reg_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 232  |
|  wresp_running_reg_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 259  |
|       bvalid_reg        | Flip-flop |   1   |  N  | N  | None  | Async | N  | 259  |
|   wresp_done_reg_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 259  |
|      raddr_reg_reg      | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 293  |
|   araddr_done_reg_reg   | Flip-flop |   1   |  N  | N  | None  | Async | N  | 293  |
|       arready_reg       | Flip-flop |   1   |  N  | N  | Async | None  | N  | 293  |
|  rresp_running_reg_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 319  |
|   rresp_done_reg_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 319  |
|       rvalid_reg        | Flip-flop |   1   |  N  | N  | None  | Async | N  | 319  |
|       cfg_reg_reg       |   Latch   |  512  |  Y  | N  | None  | Async | -  | 383  |
|       cfg_reg_reg       | Flip-flop | 8192  |  Y  | N  | Async | Async | N  | 383  |
======================================================================================
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_regs_top.sv:383: Netlist for always_ff block contains a latch. (ELAB-978)
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_regs_top.db:axi_regs_top'
Loaded 1 design.
Current design is 'axi_regs_top'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_request_block.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_request_block.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_request_block.db:axi_request_block'
Loaded 1 design.
Current design is 'axi_request_block'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_response_block.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_response_block.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/axi_response_block.db:axi_response_block'
Loaded 1 design.
Current design is 'axi_response_block'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_node/defines.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_node/defines.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_master/axi_spi_master.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_master/axi_spi_master.sv

Inferred memory devices in process in routine 'axi_spi_master' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_master/axi_spi_master.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
| elements_tx_old_reg | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 125  |
| elements_rx_old_reg | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 125  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_master/axi_spi_master.db:axi_spi_master'
Loaded 1 design.
Current design is 'axi_spi_master'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_master/spi_master_axi_if.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_master/spi_master_axi_if.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_master/spi_master_axi_if.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    191     |    auto/auto     | always block at line 175 |
|    389     |     no/auto      | always block at line 374 |
|    655     |     no/auto      | always block at line 627 |
|    725     |     no/auto      | always block at line 722 |
============================================================

Inferred memory devices in process in routine 'spi_master_axi_if' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_master/spi_master_axi_if.sv'.
====================================================================================
|     Register Name     |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
====================================================================================
|      ARLEN_Q_reg      | Flip-flop |   8   |  Y  | N  | None  | None  | N  | 140  |
|       AR_CS_reg       | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 140  |
|     ARADDR_Q_reg      | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 140  |
|   CountBurstCS_reg    | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 140  |
|      ARID_Q_reg       | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 140  |
|     ARUSER_Q_reg      | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 140  |
| is_rx_fifo_sel_q_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  | 140  |
|      AWLEN_Q_reg      | Flip-flop |   8   |  Y  | N  | None  | None  | N  | 345  |
|       AW_CS_reg       | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 345  |
|     AWADDR_Q_reg      | Flip-flop |   5   |  Y  | N  | None  | Async | N  | 345  |
|      AWID_Q_reg       | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 345  |
|     AWUSER_Q_reg      | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 345  |
|     spi_swrst_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 627  |
|      spi_wr_reg       | Flip-flop |   1   |  N  | N  | None  | Async | N  | 627  |
|      spi_qrd_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 627  |
|   spi_dummy_wr_reg    | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 627  |
|   spi_dummy_rd_reg    | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 627  |
|   spi_addr_len_reg    | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 627  |
|     spi_addr_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 627  |
|   spi_data_len_reg    | Flip-flop |  16   |  Y  | N  | None  | Async | N  | 627  |
|    spi_cmd_len_reg    | Flip-flop |   6   |  Y  | N  | None  | Async | N  | 627  |
|      spi_cmd_reg      | Flip-flop |  32   |  Y  | N  | None  | Async | N  | 627  |
|    spi_clk_div_reg    | Flip-flop |   8   |  Y  | N  | None  | Async | N  | 627  |
| spi_clk_div_valid_reg | Flip-flop |   1   |  N  | N  | None  | Async | N  | 627  |
|      spi_qwr_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  | 627  |
|      spi_rd_reg       | Flip-flop |   1   |  N  | N  | None  | Async | N  | 627  |
|     spi_csreg_reg     | Flip-flop |   4   |  Y  | N  | None  | Async | N  | 627  |
====================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_spi_master/spi_master_axi_if.db:spi_master_axi_if'
Loaded 1 design.
Current design is 'spi_master_axi_if'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/core2axi/core2axi.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/core2axi/core2axi.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/core2axi/core2axi.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    122     |    auto/auto     | always block at line 110 |
============================================================

Inferred memory devices in process in routine 'core2axi' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/core2axi/core2axi.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|       CS_reg        | Flip-flop |   3   |  Y  | N  | None  | Async | N  | 221  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/core2axi/core2axi.db:core2axi'
Loaded 1 design.
Current design is 'core2axi'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    969     |    auto/auto     | always block at line 964 |
|    997     |    auto/auto     | always block at line 992 |
============================================================

Inferred memory devices in process in routine 'axi_mem_if_DP' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   RR_FLAG_HP_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 938  |
|   RR_FLAG_LP_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 950  |
==================================================================================
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP.sv:922: Netlist for always_ff block is empty. (ELAB-984)
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP.db:axi_mem_if_DP'
Loaded 1 design.
Current design is 'axi_mem_if_DP'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    559     |    auto/auto     | always block at line 554 |
============================================================

Inferred memory devices in process in routine 'axi_mem_if_DP_hybr' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   RR_FLAG_LP_reg    | Flip-flop |   1   |  N  | N  | None  | Async | N  | 539  |
==================================================================================
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.sv:583: Netlist for always_comb block is empty. (ELAB-982)
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP_hybr.db:axi_mem_if_DP_hybr'
Loaded 1 design.
Current design is 'axi_mem_if_DP_hybr'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_MP_Hybrid_multi_bank.db:axi_mem_if_MP_Hybrid_multi_bank'
Loaded 1 design.
Current design is 'axi_mem_if_MP_Hybrid_multi_bank'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    472     |    auto/auto     | always block at line 467 |
============================================================

Inferred memory devices in process in routine 'axi_mem_if_SP' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_SP.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|     RR_FLAG_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  | 494  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_SP.db:axi_mem_if_SP'
Loaded 1 design.
Current design is 'axi_mem_if_SP'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_multi_bank.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_mem_if_DP_multi_bank.db:axi_mem_if_DP_multi_bank'
Loaded 1 design.
Current design is 'axi_mem_if_DP_multi_bank'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv:512: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    140     |    auto/auto     | always block at line 117 |
============================================================

Inferred memory devices in process in routine 'axi_read_only_ctrl' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   ARADDR_REG_reg    | Flip-flop |  13   |  Y  | N  | None  | Async | N  |  84  |
|    ARLEN_REG_reg    | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  84  |
|       CS_reg        | Flip-flop |   3   |  Y  | N  | None  | Async | N  |  84  |
|  CountBurst_CS_reg  | Flip-flop |   9   |  Y  | N  | None  | Async | N  |  84  |
|    RDATA_REG_reg    | Flip-flop |  64   |  Y  | N  | None  | Async | N  |  84  |
|     RID_REG_reg     | Flip-flop |  16   |  Y  | N  | None  | Async | N  |  84  |
|    RUSER_REG_reg    | Flip-flop |  10   |  Y  | N  | None  | Async | N  |  84  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_read_only_ctrl.db:axi_read_only_ctrl'
Loaded 1 design.
Current design is 'axi_read_only_ctrl'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv

Statistics for case statements in always block in file
        '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv'
============================================================
|    Line    |  full/ parallel  |      block location      |
============================================================
|    150     |    auto/auto     | always block at line 128 |
============================================================

Inferred memory devices in process in routine 'axi_write_only_ctrl' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.sv'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|   AWADDR_REG_reg    | Flip-flop |  13   |  Y  | N  | None  | Async | N  |  91  |
|    AWLEN_REG_reg    | Flip-flop |   8   |  Y  | N  | None  | Async | N  |  91  |
|       CS_reg        | Flip-flop |   3   |  Y  | N  | None  | Async | N  |  91  |
|  CountBurst_CS_reg  | Flip-flop |   9   |  Y  | N  | None  | Async | N  |  91  |
|    AWID_REG_reg     | Flip-flop |  16   |  Y  | N  | None  | Async | N  |  91  |
|   AWUSER_REG_reg    | Flip-flop |  10   |  Y  | N  | None  | Async | N  |  91  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/axi_write_only_ctrl.db:axi_write_only_ctrl'
Loaded 1 design.
Current design is 'axi_write_only_ctrl'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_DP.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_DP.sv
Information:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_DP.sv:14: List () of one, unnamed, port is ignored. (VER-988)
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_DP.sv:94: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_DP.sv:110: The construct '$' is not supported in synthesis. (VER-700)
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_DP.sv:186: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  Cannot recover from previous errors. (VER-518)
*** Presto compilation terminated with 2 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_DP.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_read_only.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_read_only.sv
Information:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_read_only.sv:15: List () of one, unnamed, port is ignored. (VER-988)
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_read_only.sv:62: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_read_only.sv:63: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_read_only.sv:75: The construct '$' is not supported in synthesis. (VER-700)
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_read_only.sv:136: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  Cannot recover from previous errors. (VER-518)
*** Presto compilation terminated with 2 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_read_only.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_write_only.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_write_only.sv
Information:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_write_only.sv:14: List () of one, unnamed, port is ignored. (VER-988)
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_write_only.sv:70: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_write_only.sv:82: The construct '$' is not supported in synthesis. (VER-700)
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_write_only.sv:158: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Error:  Cannot recover from previous errors. (VER-518)
*** Presto compilation terminated with 2 errors. ***
Error: Can't read 'sverilog' file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_mem_if_DP/tb_axi_write_only.sv'. (UID-59)
No designs were read
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/axi_slice_dc_master.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/axi_slice_dc_master.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/axi_slice_dc_master.db:axi_slice_dc_master'
Loaded 1 design.
Current design is 'axi_slice_dc_master'.
Information: Inferring file format sverilog based on file name extension(s). (UID-1034)
Loading sverilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/axi_slice_dc_slave.sv
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/axi_slice_dc_slave.db:axi_slice_dc_slave'
Loaded 1 design.
Current design is 'axi_slice_dc_slave'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_data_buffer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_data_buffer.v
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_data_buffer.v:19: Port value of type input is being assigned.  (VER-1005)
Warning:  /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_data_buffer.v:21: Port value of type input is being assigned.  (VER-1005)

Inferred memory devices in process in routine 'dc_data_buffer' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_data_buffer.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      data_reg       | Flip-flop |  256  |  Y  | N  | None  | Async | N  |  41  |
==================================================================================
Statistics for MUX_OPs
=======================================================
| block name/line   | Inputs | Outputs | # sel inputs |
=======================================================
| dc_data_buffer/50 |   8    |   32    |      3       |
=======================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_data_buffer.db:dc_data_buffer'
Loaded 1 design.
Current design is 'dc_data_buffer'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_full_detector.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_full_detector.v

Inferred memory devices in process in routine 'dc_full_detector' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_full_detector.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
| latched_full_s_reg  | Flip-flop |   1   |  N  | N  | None  | Async | N  |  47  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_full_detector.db:dc_full_detector'
Loaded 1 design.
Current design is 'dc_full_detector'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_synchronizer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_synchronizer.v

Inferred memory devices in process in routine 'dc_synchronizer' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_synchronizer.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|    d_middle_reg     | Flip-flop |   1   |  N  | N  | None  | Async | N  |  24  |
|      d_out_reg      | Flip-flop |   1   |  N  | N  | None  | Async | N  |  24  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_synchronizer.db:dc_synchronizer'
Loaded 1 design.
Current design is 'dc_synchronizer'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_token_ring.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_token_ring.v

Inferred memory devices in process in routine 'dc_token_ring' in file
         /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_token_ring.v'.
==================================================================================
|    Register Name    |   Type    | Width | Bus | MB |  Set  | Reset | ST | Line |
==================================================================================
|      state_reg      | Flip-flop |   8   |  Y  | N  | Async | Async | N  |  24  |
==================================================================================
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_token_ring.db:dc_token_ring'
Loaded 1 design.
Current design is 'dc_token_ring'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.v
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_token_ring_fifo_din.db:dc_token_ring_fifo_din'
Loaded 1 design.
Current design is 'dc_token_ring_fifo_din'.
Information: Inferring file format verilog based on file name extension(s). (UID-1034)
Loading verilog file '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Warning: Can't read link_library file 'your_library.db'. (UID-3)
Compiling source file /home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.v
Presto compilation completed successfully.
Current design is now '/home/nitintyagi/pulpino/rtl/ips/axi/axi_slice_dc/dc_token_ring_fifo_dout.db:dc_token_ring_fifo_dout'
Loaded 1 design.
Current design is 'dc_token_ring_fifo_dout'.
Error: Can't find design 'pulpino_top'. (UID-109)
Current design is 'dc_token_ring_fifo_dout'.
Error: Cannot find the design 'pulpino_top' in the library 'WORK'. (LBR-0)
Warning: Can't read link_library file '*saed14hvt_ss0p72vm40c.db'. (UID-3)
Loading db file '/home/synopsys/tools/syn/W-2024.09-SP1/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Warning: Can't read link_library file '*saed14hvt_ss0p72vm40c.db'. (UID-3)
Information: Building the design 'dc_synchronizer' instantiated from design 'dc_token_ring_fifo_dout' with
        the parameters "WIDTH=8,RESET_VALUE=32'h0000000c". (HDL-193)
Warning: Cannot find the design 'dc_synchronizer' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'dc_synchronizer' in 'dc_token_ring_fifo_dout'. (LINK-5)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 6%, Ram Free: 0 GB, Swap Free: 1 GB, Work Disk Free: 20 GB, Tmp Disk Free: 7 GB
Loading db file '/home/synopsys/Library/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_nldm/saed14hvt_ss0p72vm40c.db'
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Warning: Can't read link_library file '*saed14hvt_ss0p72vm40c.db'. (UID-3)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | W-2024.09-DWBB_202409.1 |     *     |
| Licensed DW Building Blocks        | W-2024.09-DWBB_202409.1 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra -no_seq_output_inversion -scan                                      |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 53                                     |
| Number of User Hierarchies                              | 1                                      |
| Sequential Cell Count                                   | 8                                      |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 20 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'dc_token_ring_fifo_dout'

Warning: Can't read link_library file '*saed14hvt_ss0p72vm40c.db'. (UID-3)
Information: Building the design 'dc_synchronizer' instantiated from design 'dc_token_ring_fifo_dout' with
        the parameters "WIDTH=8,RESET_VALUE=32'h0000000c". (HDL-193)
Warning: Cannot find the design 'dc_synchronizer' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'dc_synchronizer' in 'dc_token_ring_fifo_dout'. (LINK-5)
Loaded alib file './alib-52/saed14hvt_ss0p72vm40c.db.alib'
Module: DW01_NAND2, Ports: 3, Input: 2, Output: 1, Inout: 0
Module: DW01_NAND2, Registers: 0, Async set/reset: 0, Sync set/reset: 0
Warning: Can't read link_library file '*saed14hvt_ss0p72vm40c.db'. (UID-3)
Warning: Can't read link_library file '*saed14hvt_ss0p72vm40c.db'. (UID-3)
Warning: Can't read link_library file '*saed14hvt_ss0p72vm40c.db'. (UID-3)
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 2 hierarchies before Pass 1 (OPT-775)
CPU Load: 8%, Ram Free: 0 GB, Swap Free: 1 GB, Work Disk Free: 20 GB, Tmp Disk Free: 7 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'dc_token_ring_fifo_dout'
  Processing 'dc_token_ring'
Warning: Can't read link_library file '*saed14hvt_ss0p72vm40c.db'. (UID-3)
Information: Building the design 'dc_synchronizer' instantiated from design 'dc_token_ring_fifo_dout' with
        the parameters "WIDTH=8,RESET_VALUE=32'h0000000c". (HDL-193)
Warning: Cannot find the design 'dc_synchronizer' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'dc_synchronizer' in 'dc_token_ring_fifo_dout'. (LINK-5)
CPU Load: 8%, Ram Free: 0 GB, Swap Free: 1 GB, Work Disk Free: 20 GB, Tmp Disk Free: 7 GB

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'SAEDHVT14_TIE1_PV1ECO_1' in the library 'saed14hvt_ss0p72vm40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDHVT14_TIE0_PV1ECO_1' in the library 'saed14hvt_ss0p72vm40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDHVT14_TIE1_V1ECO_1' in the library 'saed14hvt_ss0p72vm40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDHVT14_TIE1_V1_2' in the library 'saed14hvt_ss0p72vm40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDHVT14_TIE1_4' in the library 'saed14hvt_ss0p72vm40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDHVT14_TIE0_V1_2' in the library 'saed14hvt_ss0p72vm40c' is not characterized for internal power. (PWR-536)
Information: The library cell 'SAEDHVT14_TIE0_4' in the library 'saed14hvt_ss0p72vm40c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design dc_token_ring_fifo_dout. Delay-based auto_ungroup will not be performed. (OPT-780)
  Mapping Optimization (Phase 1)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03      21.3      0.00       0.0       0.0                            588.2471
    0:00:03      21.3      0.00       0.0       0.0                            588.2471

  Beginning Constant Register Removal
  -----------------------------------
    0:00:03      21.3      0.00       0.0       0.0                            588.2471
    0:00:03      21.3      0.00       0.0       0.0                            588.2471

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:03      21.0      0.00       0.0       0.0                            563.0190
    0:00:03      21.0      0.00       0.0       0.0                            563.0190
    0:00:03      21.0      0.00       0.0       0.0                            563.0190
    0:00:03      21.0      0.00       0.0       0.0                            563.0190
    0:00:03      20.8      0.00       0.0       0.0                            562.5302
    0:00:03      20.8      0.00       0.0       0.0                            562.5302

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            586.8701
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602
    0:00:03      21.3      0.00       0.0       0.0                            573.6602

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:03      21.3      0.00       0.0       0.0                            557.1772
    0:00:03      41.3      0.00       0.0       0.0                           1087.2299
    0:00:03      41.3      0.00       0.0       0.0                           1087.2299
    0:00:03      41.3      0.00       0.0       0.0                           1087.2299
    0:00:03      33.7      0.00       0.0       0.0                            790.1175
    0:00:03      31.2      0.00       0.0       0.0                            718.7965
    0:00:03      31.2      0.00       0.0       0.0                            718.7965
    0:00:03      31.2      0.00       0.0       0.0                            718.7965
    0:00:03      31.2      0.00       0.0       0.0                            718.7965
    0:00:03      31.5      0.00       0.0       0.0                            726.1647
    0:00:03      31.5      0.00       0.0       0.0                            726.1647
CPU Load: 8%, Ram Free: 0 GB, Swap Free: 1 GB, Work Disk Free: 20 GB, Tmp Disk Free: 7 GB
Loading db file '/home/synopsys/Library/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_nldm/saed14hvt_ss0p72vm40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Can't read link_library file '*saed14hvt_ss0p72vm40c.db'. (UID-3)
Information: Building the design 'dc_synchronizer' instantiated from design 'dc_token_ring_fifo_dout' with
        the parameters "WIDTH=8,RESET_VALUE=32'h0000000c". (HDL-193)
Warning: Cannot find the design 'dc_synchronizer' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'dc_synchronizer' in 'dc_token_ring_fifo_dout'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_ND2_16' in 'dc_token_ring_fifo_dout'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_ND2_MM_12' in 'dc_token_ring_fifo_dout'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_OAI22_4' in 'dc_token_ring_fifo_dout'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_ND2_CDC_0P5' in 'dc_token_ring_fifo_dout'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_OAI22_0P5' in 'dc_token_ring_fifo_dout'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_AN2_MM_0P5' in 'dc_token_ring_fifo_dout'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_NR4_0P75' in 'dc_token_ring_fifo_dout'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_FSDPSBQ_V2_0P5' in 'dc_token_ring'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_FSDPRBQ_V2_0P5' in 'dc_token_ring'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_FSDPRBQ_V2LP_1' in 'dc_token_ring'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_TIE0_V1_2' in 'dc_token_ring'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_OAI22_0P5' in 'dc_token_ring'. (LINK-5)
Warning: Unable to resolve reference 'SAEDHVT14_INV_S_0P75' in 'dc_token_ring'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated black box outputs. (PWR-428)
CPU Load: 8%, Ram Free: 0 GB, Swap Free: 1 GB, Work Disk Free: 20 GB, Tmp Disk Free: 7 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
Warning: Can't read link_library file '*saed14hvt_ss0p72vm40c.db'. (UID-3)
Information: Building the design 'dc_synchronizer' instantiated from design 'dc_token_ring_fifo_dout' with
        the parameters "WIDTH=8,RESET_VALUE=32'h0000000c". (HDL-193)
Warning: Cannot find the design 'dc_synchronizer' in the library 'WORK'. (LBR-1)
Warning: Unable to resolve reference 'dc_synchronizer' in 'dc_token_ring_fifo_dout'. (LINK-5)
Error: Unable to open DDC file 'output/mips.ddc' for writing. (DDC-1)
Error: Write command failed. (UID-25)
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Error: Can't open export file '/home/nitintyagi/pulpino/syn/output/mips_netlist.v'. (EXPT-4)
Error: Write command failed. (UID-25)
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : dc_token_ring_fifo_dout
Version: W-2024.09-SP1
Date   : Mon Jan 27 16:49:05 2025
****************************************

Operating Conditions: ss0p72vm40c   Library: saed14hvt_ss0p72vm40c
Wire Load Model Mode: top

  Startpoint: read_tr/state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: valid (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dc_token_ring_fifo_dout
                     ForQA                 saed14hvt_ss0p72vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  read_tr/state_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2_0P5)      0.00       0.00 r
  read_tr/state_reg[3]/Q (SAEDHVT14_FSDPRBQ_V2_0P5)       0.04       0.04 r
  read_tr/state[3] (dc_token_ring)                        0.00       0.04 r
  U32/X (SAEDHVT14_AN2_MM_0P5)                            0.06       0.10 r
  U16/X (SAEDHVT14_ND2_16)                                0.12       0.22 f
  U17/X (SAEDHVT14_OAI22_4)                               0.04       0.26 r
  U35/X (SAEDHVT14_NR4_0P75)                              0.04       0.30 f
  valid (out)                                             0.00       0.30 f
  data arrival time                                                  0.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


Warning: Can't find port 'scan_clock' in design 'dc_token_ring_fifo_dout'. (UID-95)
Error: Value for list '-port' must have 1 elements. (CMD-036)
Warning: Can't find port 'scan_reset' in design 'dc_token_ring_fifo_dout'. (UID-95)
Error: Value for list '-port' must have 1 elements. (CMD-036)
Warning: Can't find port 'TE' in design 'dc_token_ring_fifo_dout'. (UID-95)
Error: Value for list '-port' must have 1 elements. (CMD-036)
Warning: Can't find port 'se' in design 'dc_token_ring_fifo_dout'. (UID-95)
Error: Value for list '-port' must have 1 elements. (CMD-036)
Warning: Can't find port 'si' in design 'dc_token_ring_fifo_dout'. (UID-95)
Error: Value for list '-port' must have 1 elements. (CMD-036)
Warning: Can't find port 'so' in design 'dc_token_ring_fifo_dout'. (UID-95)
Error: Value for list '-port' must have 1 elements. (CMD-036)
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Accepted dft signal specification for modes: all_dft
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Accepted dft configuration specification.
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Accepted clock controller specification.
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Accepted scan configuration for modes: all_dft
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
  ...reading user specified asynchronous signals...
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
In mode: all_dft...
Warning: Can't read link_library file '*saed14hvt_ss0p72vm40c.db'. (UID-3)
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
        ...checking for scan equivalents...
  ...checking vector rules...
 Error: Line 445 (/tmp/__dft_drc.spf.dc_token_ring_fifo_dout.nitintyagi.1388470), missing definition (Waveformchar "P" must be defined for "clk"). (V4-1)
Error: Could not perform design rule checking. (TEST-1311)
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Can't read link_library file '*saed14hvt_ss0p72vm40c.db'. (UID-3)

Information: Starting test design rule checking. (TEST-222)
 Error: Line 445 (/tmp/__dft_drc.spf.dc_token_ring_fifo_dout.nitintyagi.1388470), missing definition (Waveformchar "P" must be defined for "clk"). (V4-1)
Error: Could not run pre-dft design rule checking. (TEST-1313)
Information: Scan routing is not complete. Signals 'serial or scan_enables' need to be routed. (TEST-899)
Information: DFT insertion was not successful. There were unrecoverable processing errors. (TEST-211)
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Error: Can't open export file '/home/nitintyagi/pulpino/syn/output/mips16_scan_inserted.v'. (EXPT-4)
Error: Write command failed. (UID-25)
Writing test protocol file '/home/nitintyagi/pulpino/syn/output/mips16_scan_inserted.spf' for mode 'all_dft'...
Error: could not open output redirect file "report/scan_chain.rpt" (CMD-015)
Error: could not open output redirect file "report/scan_cells.rpt" (CMD-015)
Warning: Design 'dc_token_ring_fifo_dout' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Information: No previous scan insertion, no SCANDEF file will be written out. (SCANDEF-110)
1
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> exit

Memory usage for this session 868 Mbytes.
Memory usage for this session including child processes 868 Mbytes.
CPU usage for this session 18 seconds ( 0.01 hours ).
Elapsed time for this session 30 seconds ( 0.01 hours ).

Thank you...

