// Seed: 3310890711
`define pp_3 0
`timescale 1ps / 1 ps
`define pp_4 0
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  assign id_3[1] = id_1;
  logic id_4 = 1 + 0;
  logic id_5;
endmodule
