
subaru_haltech_expander.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005640  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08005820  08005820  00006820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058b0  080058b0  000070b4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080058b0  080058b0  000070b4  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080058b0  080058b0  000070b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058b0  080058b0  000068b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080058b4  080058b4  000068b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20000000  080058b8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bb4  200000b4  0800596c  000070b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c68  0800596c  00007c68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000070b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001907b  00000000  00000000  000070e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037c1  00000000  00000000  0002015f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e8  00000000  00000000  00023920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010d2  00000000  00000000  00024f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000361b  00000000  00000000  00025fda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000160e0  00000000  00000000  000295f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000defaf  00000000  00000000  0003f6d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011e684  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ee0  00000000  00000000  0011e6c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  001245a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000b4 	.word	0x200000b4
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005808 	.word	0x08005808

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000b8 	.word	0x200000b8
 800021c:	08005808 	.word	0x08005808

08000220 <CCStalkInit>:
#define NUM_BUTTONS (sizeof(buttons) / sizeof(buttons[0]))

extern osMessageQueueId_t ccStalkButtonEventQueueHandle;

void CCStalkInit(void)
{
 8000220:	b480      	push	{r7}
 8000222:	af00      	add	r7, sp, #0
    // Initialize button states if needed
    // Currently all static initialization, but could add runtime init here
}
 8000224:	bf00      	nop
 8000226:	46bd      	mov	sp, r7
 8000228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800022c:	4770      	bx	lr
	...

08000230 <CCStalkProcessButtons>:

void CCStalkProcessButtons(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	b088      	sub	sp, #32
 8000234:	af00      	add	r7, sp, #0
    static uint32_t current_time = 0;
    current_time = osKernelGetTickCount();
 8000236:	f002 fa4b 	bl	80026d0 <osKernelGetTickCount>
 800023a:	4603      	mov	r3, r0
 800023c:	4a65      	ldr	r2, [pc, #404]	@ (80003d4 <CCStalkProcessButtons+0x1a4>)
 800023e:	6013      	str	r3, [r2, #0]

    ButtonMessage_t msg;

    // Process each button
    for(int i = 0; i < NUM_BUTTONS; i++)
 8000240:	2300      	movs	r3, #0
 8000242:	61fb      	str	r3, [r7, #28]
 8000244:	e08d      	b.n	8000362 <CCStalkProcessButtons+0x132>
    {
        ButtonState_t *btn = &buttons[i];
 8000246:	69fa      	ldr	r2, [r7, #28]
 8000248:	4613      	mov	r3, r2
 800024a:	00db      	lsls	r3, r3, #3
 800024c:	1a9b      	subs	r3, r3, r2
 800024e:	009b      	lsls	r3, r3, #2
 8000250:	4a61      	ldr	r2, [pc, #388]	@ (80003d8 <CCStalkProcessButtons+0x1a8>)
 8000252:	4413      	add	r3, r2
 8000254:	613b      	str	r3, [r7, #16]

        // Read current pin state
        GPIO_PinState current_reading = HAL_GPIO_ReadPin(btn->port, btn->pin);
 8000256:	693b      	ldr	r3, [r7, #16]
 8000258:	681a      	ldr	r2, [r3, #0]
 800025a:	693b      	ldr	r3, [r7, #16]
 800025c:	889b      	ldrh	r3, [r3, #4]
 800025e:	4619      	mov	r1, r3
 8000260:	4610      	mov	r0, r2
 8000262:	f001 f821 	bl	80012a8 <HAL_GPIO_ReadPin>
 8000266:	4603      	mov	r3, r0
 8000268:	73fb      	strb	r3, [r7, #15]
        uint8_t is_pressed = (current_reading == btn->active_state);
 800026a:	693b      	ldr	r3, [r7, #16]
 800026c:	799b      	ldrb	r3, [r3, #6]
 800026e:	7bfa      	ldrb	r2, [r7, #15]
 8000270:	429a      	cmp	r2, r3
 8000272:	bf0c      	ite	eq
 8000274:	2301      	moveq	r3, #1
 8000276:	2300      	movne	r3, #0
 8000278:	b2db      	uxtb	r3, r3
 800027a:	73bb      	strb	r3, [r7, #14]

        // Debouncing logic
        if(is_pressed != btn->debounced_state) {
 800027c:	693b      	ldr	r3, [r7, #16]
 800027e:	79db      	ldrb	r3, [r3, #7]
 8000280:	7bba      	ldrb	r2, [r7, #14]
 8000282:	429a      	cmp	r2, r3
 8000284:	d006      	beq.n	8000294 <CCStalkProcessButtons+0x64>
            btn->last_change_time = current_time;
 8000286:	4b53      	ldr	r3, [pc, #332]	@ (80003d4 <CCStalkProcessButtons+0x1a4>)
 8000288:	681a      	ldr	r2, [r3, #0]
 800028a:	693b      	ldr	r3, [r7, #16]
 800028c:	60da      	str	r2, [r3, #12]
            btn->debounced_state = is_pressed;
 800028e:	693b      	ldr	r3, [r7, #16]
 8000290:	7bba      	ldrb	r2, [r7, #14]
 8000292:	71da      	strb	r2, [r3, #7]
        }

        // Check if button state has stabilized
        if((current_time - btn->last_change_time) >= DEBOUNCE_TIME_MS)
 8000294:	4b4f      	ldr	r3, [pc, #316]	@ (80003d4 <CCStalkProcessButtons+0x1a4>)
 8000296:	681a      	ldr	r2, [r3, #0]
 8000298:	693b      	ldr	r3, [r7, #16]
 800029a:	68db      	ldr	r3, [r3, #12]
 800029c:	1ad3      	subs	r3, r2, r3
 800029e:	2b31      	cmp	r3, #49	@ 0x31
 80002a0:	d95c      	bls.n	800035c <CCStalkProcessButtons+0x12c>
        {
            // State has changed and is stable
            if(btn->debounced_state != btn->last_stable_state)
 80002a2:	693b      	ldr	r3, [r7, #16]
 80002a4:	79da      	ldrb	r2, [r3, #7]
 80002a6:	693b      	ldr	r3, [r7, #16]
 80002a8:	7a1b      	ldrb	r3, [r3, #8]
 80002aa:	429a      	cmp	r2, r3
 80002ac:	d056      	beq.n	800035c <CCStalkProcessButtons+0x12c>
            {
                btn->last_stable_state = btn->debounced_state;
 80002ae:	693b      	ldr	r3, [r7, #16]
 80002b0:	79da      	ldrb	r2, [r3, #7]
 80002b2:	693b      	ldr	r3, [r7, #16]
 80002b4:	721a      	strb	r2, [r3, #8]

                if(btn->debounced_state) // Button pressed
 80002b6:	693b      	ldr	r3, [r7, #16]
 80002b8:	79db      	ldrb	r3, [r3, #7]
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d013      	beq.n	80002e6 <CCStalkProcessButtons+0xb6>
                {
                    btn->press_start_time = current_time;
 80002be:	4b45      	ldr	r3, [pc, #276]	@ (80003d4 <CCStalkProcessButtons+0x1a4>)
 80002c0:	681a      	ldr	r2, [r3, #0]
 80002c2:	693b      	ldr	r3, [r7, #16]
 80002c4:	611a      	str	r2, [r3, #16]

                    // Send press event
                    msg.button = (ButtonID_t)i;
 80002c6:	69fb      	ldr	r3, [r7, #28]
 80002c8:	b2db      	uxtb	r3, r3
 80002ca:	713b      	strb	r3, [r7, #4]
                    msg.event = BTN_EVENT_PRESS;
 80002cc:	2300      	movs	r3, #0
 80002ce:	717b      	strb	r3, [r7, #5]
                    msg.timestamp = current_time;
 80002d0:	4b40      	ldr	r3, [pc, #256]	@ (80003d4 <CCStalkProcessButtons+0x1a4>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	60bb      	str	r3, [r7, #8]
                    osMessageQueuePut(ccStalkButtonEventQueueHandle, &msg, 0, 0);
 80002d6:	4b41      	ldr	r3, [pc, #260]	@ (80003dc <CCStalkProcessButtons+0x1ac>)
 80002d8:	6818      	ldr	r0, [r3, #0]
 80002da:	1d39      	adds	r1, r7, #4
 80002dc:	2300      	movs	r3, #0
 80002de:	2200      	movs	r2, #0
 80002e0:	f002 fb10 	bl	8002904 <osMessageQueuePut>
 80002e4:	e03a      	b.n	800035c <CCStalkProcessButtons+0x12c>
                }
                else // Button released
                {
                    // Send release event
                    msg.button = (ButtonID_t)i;
 80002e6:	69fb      	ldr	r3, [r7, #28]
 80002e8:	b2db      	uxtb	r3, r3
 80002ea:	713b      	strb	r3, [r7, #4]
                    msg.event = BTN_EVENT_RELEASE;
 80002ec:	2301      	movs	r3, #1
 80002ee:	717b      	strb	r3, [r7, #5]
                    msg.timestamp = current_time;
 80002f0:	4b38      	ldr	r3, [pc, #224]	@ (80003d4 <CCStalkProcessButtons+0x1a4>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	60bb      	str	r3, [r7, #8]
                    osMessageQueuePut(ccStalkButtonEventQueueHandle, &msg, 0, 0);
 80002f6:	4b39      	ldr	r3, [pc, #228]	@ (80003dc <CCStalkProcessButtons+0x1ac>)
 80002f8:	6818      	ldr	r0, [r3, #0]
 80002fa:	1d39      	adds	r1, r7, #4
 80002fc:	2300      	movs	r3, #0
 80002fe:	2200      	movs	r2, #0
 8000300:	f002 fb00 	bl	8002904 <osMessageQueuePut>

                    // Handle click/double-click detection
                    if((current_time - btn->last_click_time) <= DOUBLE_CLICK_TIME_MS) {
 8000304:	4b33      	ldr	r3, [pc, #204]	@ (80003d4 <CCStalkProcessButtons+0x1a4>)
 8000306:	681a      	ldr	r2, [r3, #0]
 8000308:	693b      	ldr	r3, [r7, #16]
 800030a:	699b      	ldr	r3, [r3, #24]
 800030c:	1ad3      	subs	r3, r2, r3
 800030e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000312:	d81c      	bhi.n	800034e <CCStalkProcessButtons+0x11e>
                        btn->click_count++;
 8000314:	693b      	ldr	r3, [r7, #16]
 8000316:	7d1b      	ldrb	r3, [r3, #20]
 8000318:	3301      	adds	r3, #1
 800031a:	b2da      	uxtb	r2, r3
 800031c:	693b      	ldr	r3, [r7, #16]
 800031e:	751a      	strb	r2, [r3, #20]

                        if(btn->click_count == 2) {
 8000320:	693b      	ldr	r3, [r7, #16]
 8000322:	7d1b      	ldrb	r3, [r3, #20]
 8000324:	2b02      	cmp	r3, #2
 8000326:	d115      	bne.n	8000354 <CCStalkProcessButtons+0x124>
                            // Double click detected
                            msg.button = (ButtonID_t)i;
 8000328:	69fb      	ldr	r3, [r7, #28]
 800032a:	b2db      	uxtb	r3, r3
 800032c:	713b      	strb	r3, [r7, #4]
                            msg.event = BTN_EVENT_DOUBLE_CLICK;
 800032e:	2303      	movs	r3, #3
 8000330:	717b      	strb	r3, [r7, #5]
                            msg.timestamp = current_time;
 8000332:	4b28      	ldr	r3, [pc, #160]	@ (80003d4 <CCStalkProcessButtons+0x1a4>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	60bb      	str	r3, [r7, #8]
                            osMessageQueuePut(ccStalkButtonEventQueueHandle, &msg, 0, 0);
 8000338:	4b28      	ldr	r3, [pc, #160]	@ (80003dc <CCStalkProcessButtons+0x1ac>)
 800033a:	6818      	ldr	r0, [r3, #0]
 800033c:	1d39      	adds	r1, r7, #4
 800033e:	2300      	movs	r3, #0
 8000340:	2200      	movs	r2, #0
 8000342:	f002 fadf 	bl	8002904 <osMessageQueuePut>
                            btn->click_count = 0;
 8000346:	693b      	ldr	r3, [r7, #16]
 8000348:	2200      	movs	r2, #0
 800034a:	751a      	strb	r2, [r3, #20]
 800034c:	e002      	b.n	8000354 <CCStalkProcessButtons+0x124>
                        }
                    }
                    else {
                        btn->click_count = 1;
 800034e:	693b      	ldr	r3, [r7, #16]
 8000350:	2201      	movs	r2, #1
 8000352:	751a      	strb	r2, [r3, #20]
                    }

                    btn->last_click_time = current_time;
 8000354:	4b1f      	ldr	r3, [pc, #124]	@ (80003d4 <CCStalkProcessButtons+0x1a4>)
 8000356:	681a      	ldr	r2, [r3, #0]
 8000358:	693b      	ldr	r3, [r7, #16]
 800035a:	619a      	str	r2, [r3, #24]
    for(int i = 0; i < NUM_BUTTONS; i++)
 800035c:	69fb      	ldr	r3, [r7, #28]
 800035e:	3301      	adds	r3, #1
 8000360:	61fb      	str	r3, [r7, #28]
 8000362:	69fb      	ldr	r3, [r7, #28]
 8000364:	2b02      	cmp	r3, #2
 8000366:	f67f af6e 	bls.w	8000246 <CCStalkProcessButtons+0x16>
            }
        }
    }

    // Handle delayed single-click detection
    for(int i = 0; i < NUM_BUTTONS; i++)
 800036a:	2300      	movs	r3, #0
 800036c:	61bb      	str	r3, [r7, #24]
 800036e:	e028      	b.n	80003c2 <CCStalkProcessButtons+0x192>
    {
        ButtonState_t *btn = &buttons[i];
 8000370:	69ba      	ldr	r2, [r7, #24]
 8000372:	4613      	mov	r3, r2
 8000374:	00db      	lsls	r3, r3, #3
 8000376:	1a9b      	subs	r3, r3, r2
 8000378:	009b      	lsls	r3, r3, #2
 800037a:	4a17      	ldr	r2, [pc, #92]	@ (80003d8 <CCStalkProcessButtons+0x1a8>)
 800037c:	4413      	add	r3, r2
 800037e:	617b      	str	r3, [r7, #20]

        if(btn->click_count == 1 &&
 8000380:	697b      	ldr	r3, [r7, #20]
 8000382:	7d1b      	ldrb	r3, [r3, #20]
 8000384:	2b01      	cmp	r3, #1
 8000386:	d119      	bne.n	80003bc <CCStalkProcessButtons+0x18c>
           (current_time - btn->last_click_time) > DOUBLE_CLICK_TIME_MS)
 8000388:	4b12      	ldr	r3, [pc, #72]	@ (80003d4 <CCStalkProcessButtons+0x1a4>)
 800038a:	681a      	ldr	r2, [r3, #0]
 800038c:	697b      	ldr	r3, [r7, #20]
 800038e:	699b      	ldr	r3, [r3, #24]
 8000390:	1ad3      	subs	r3, r2, r3
        if(btn->click_count == 1 &&
 8000392:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000396:	d911      	bls.n	80003bc <CCStalkProcessButtons+0x18c>
        {
            // Single click confirmed
            msg.button = (ButtonID_t)i;
 8000398:	69bb      	ldr	r3, [r7, #24]
 800039a:	b2db      	uxtb	r3, r3
 800039c:	713b      	strb	r3, [r7, #4]
            msg.event = BTN_EVENT_CLICK;
 800039e:	2302      	movs	r3, #2
 80003a0:	717b      	strb	r3, [r7, #5]
            msg.timestamp = btn->last_click_time;
 80003a2:	697b      	ldr	r3, [r7, #20]
 80003a4:	699b      	ldr	r3, [r3, #24]
 80003a6:	60bb      	str	r3, [r7, #8]
            osMessageQueuePut(ccStalkButtonEventQueueHandle, &msg, 0, 0);
 80003a8:	4b0c      	ldr	r3, [pc, #48]	@ (80003dc <CCStalkProcessButtons+0x1ac>)
 80003aa:	6818      	ldr	r0, [r3, #0]
 80003ac:	1d39      	adds	r1, r7, #4
 80003ae:	2300      	movs	r3, #0
 80003b0:	2200      	movs	r2, #0
 80003b2:	f002 faa7 	bl	8002904 <osMessageQueuePut>
            btn->click_count = 0;
 80003b6:	697b      	ldr	r3, [r7, #20]
 80003b8:	2200      	movs	r2, #0
 80003ba:	751a      	strb	r2, [r3, #20]
    for(int i = 0; i < NUM_BUTTONS; i++)
 80003bc:	69bb      	ldr	r3, [r7, #24]
 80003be:	3301      	adds	r3, #1
 80003c0:	61bb      	str	r3, [r7, #24]
 80003c2:	69bb      	ldr	r3, [r7, #24]
 80003c4:	2b02      	cmp	r3, #2
 80003c6:	d9d3      	bls.n	8000370 <CCStalkProcessButtons+0x140>
        }
    }
}
 80003c8:	bf00      	nop
 80003ca:	bf00      	nop
 80003cc:	3720      	adds	r7, #32
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	200000d0 	.word	0x200000d0
 80003d8:	20000000 	.word	0x20000000
 80003dc:	200000ec 	.word	0x200000ec

080003e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003e4:	f000 fa81 	bl	80008ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003e8:	f000 f824 	bl	8000434 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003ec:	f000 f89c 	bl	8000528 <MX_GPIO_Init>
  MX_DAC1_Init();
 80003f0:	f000 f860 	bl	80004b4 <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80003f4:	f002 f922 	bl	800263c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of ccStalkButtonEventQueue */
  ccStalkButtonEventQueueHandle = osMessageQueueNew (10, 16, &ccStalkButtonEventQueue_attributes);
 80003f8:	4a09      	ldr	r2, [pc, #36]	@ (8000420 <main+0x40>)
 80003fa:	2110      	movs	r1, #16
 80003fc:	200a      	movs	r0, #10
 80003fe:	f002 fa0e 	bl	800281e <osMessageQueueNew>
 8000402:	4603      	mov	r3, r0
 8000404:	4a07      	ldr	r2, [pc, #28]	@ (8000424 <main+0x44>)
 8000406:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of ccStalkTask */
  ccStalkTaskHandle = osThreadNew(StartCCStalkTask, NULL, &ccStalkTask_attributes);
 8000408:	4a07      	ldr	r2, [pc, #28]	@ (8000428 <main+0x48>)
 800040a:	2100      	movs	r1, #0
 800040c:	4807      	ldr	r0, [pc, #28]	@ (800042c <main+0x4c>)
 800040e:	f002 f974 	bl	80026fa <osThreadNew>
 8000412:	4603      	mov	r3, r0
 8000414:	4a06      	ldr	r2, [pc, #24]	@ (8000430 <main+0x50>)
 8000416:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000418:	f002 f934 	bl	8002684 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800041c:	bf00      	nop
 800041e:	e7fd      	b.n	800041c <main+0x3c>
 8000420:	08005880 	.word	0x08005880
 8000424:	200000ec 	.word	0x200000ec
 8000428:	0800585c 	.word	0x0800585c
 800042c:	080005c9 	.word	0x080005c9
 8000430:	200000e8 	.word	0x200000e8

08000434 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b094      	sub	sp, #80	@ 0x50
 8000438:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800043a:	f107 0318 	add.w	r3, r7, #24
 800043e:	2238      	movs	r2, #56	@ 0x38
 8000440:	2100      	movs	r1, #0
 8000442:	4618      	mov	r0, r3
 8000444:	f005 f8f0 	bl	8005628 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000448:	1d3b      	adds	r3, r7, #4
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	609a      	str	r2, [r3, #8]
 8000452:	60da      	str	r2, [r3, #12]
 8000454:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000456:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800045a:	f000 ff61 	bl	8001320 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800045e:	2302      	movs	r3, #2
 8000460:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000462:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000466:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000468:	2340      	movs	r3, #64	@ 0x40
 800046a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800046c:	2300      	movs	r3, #0
 800046e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000470:	f107 0318 	add.w	r3, r7, #24
 8000474:	4618      	mov	r0, r3
 8000476:	f001 f807 	bl	8001488 <HAL_RCC_OscConfig>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d001      	beq.n	8000484 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000480:	f000 f8d8 	bl	8000634 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000484:	230f      	movs	r3, #15
 8000486:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000488:	2301      	movs	r3, #1
 800048a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800048c:	2300      	movs	r3, #0
 800048e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000490:	2300      	movs	r3, #0
 8000492:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000494:	2300      	movs	r3, #0
 8000496:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000498:	1d3b      	adds	r3, r7, #4
 800049a:	2100      	movs	r1, #0
 800049c:	4618      	mov	r0, r3
 800049e:	f001 fb05 	bl	8001aac <HAL_RCC_ClockConfig>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <SystemClock_Config+0x78>
  {
    Error_Handler();
 80004a8:	f000 f8c4 	bl	8000634 <Error_Handler>
  }
}
 80004ac:	bf00      	nop
 80004ae:	3750      	adds	r7, #80	@ 0x50
 80004b0:	46bd      	mov	sp, r7
 80004b2:	bd80      	pop	{r7, pc}

080004b4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b08c      	sub	sp, #48	@ 0x30
 80004b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80004ba:	463b      	mov	r3, r7
 80004bc:	2230      	movs	r2, #48	@ 0x30
 80004be:	2100      	movs	r1, #0
 80004c0:	4618      	mov	r0, r3
 80004c2:	f005 f8b1 	bl	8005628 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80004c6:	4b16      	ldr	r3, [pc, #88]	@ (8000520 <MX_DAC1_Init+0x6c>)
 80004c8:	4a16      	ldr	r2, [pc, #88]	@ (8000524 <MX_DAC1_Init+0x70>)
 80004ca:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80004cc:	4814      	ldr	r0, [pc, #80]	@ (8000520 <MX_DAC1_Init+0x6c>)
 80004ce:	f000 fb23 	bl	8000b18 <HAL_DAC_Init>
 80004d2:	4603      	mov	r3, r0
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d001      	beq.n	80004dc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80004d8:	f000 f8ac 	bl	8000634 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80004dc:	2302      	movs	r3, #2
 80004de:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80004e0:	2300      	movs	r3, #0
 80004e2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80004e4:	2300      	movs	r3, #0
 80004e6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80004e8:	2300      	movs	r3, #0
 80004ea:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80004ec:	2300      	movs	r3, #0
 80004ee:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80004f0:	2300      	movs	r3, #0
 80004f2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80004f4:	2300      	movs	r3, #0
 80004f6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80004f8:	2301      	movs	r3, #1
 80004fa:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80004fc:	2300      	movs	r3, #0
 80004fe:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000500:	463b      	mov	r3, r7
 8000502:	2200      	movs	r2, #0
 8000504:	4619      	mov	r1, r3
 8000506:	4806      	ldr	r0, [pc, #24]	@ (8000520 <MX_DAC1_Init+0x6c>)
 8000508:	f000 fb88 	bl	8000c1c <HAL_DAC_ConfigChannel>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000512:	f000 f88f 	bl	8000634 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000516:	bf00      	nop
 8000518:	3730      	adds	r7, #48	@ 0x30
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
 800051e:	bf00      	nop
 8000520:	200000d4 	.word	0x200000d4
 8000524:	50000800 	.word	0x50000800

08000528 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b088      	sub	sp, #32
 800052c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052e:	f107 030c 	add.w	r3, r7, #12
 8000532:	2200      	movs	r2, #0
 8000534:	601a      	str	r2, [r3, #0]
 8000536:	605a      	str	r2, [r3, #4]
 8000538:	609a      	str	r2, [r3, #8]
 800053a:	60da      	str	r2, [r3, #12]
 800053c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800053e:	4b20      	ldr	r3, [pc, #128]	@ (80005c0 <MX_GPIO_Init+0x98>)
 8000540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000542:	4a1f      	ldr	r2, [pc, #124]	@ (80005c0 <MX_GPIO_Init+0x98>)
 8000544:	f043 0304 	orr.w	r3, r3, #4
 8000548:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800054a:	4b1d      	ldr	r3, [pc, #116]	@ (80005c0 <MX_GPIO_Init+0x98>)
 800054c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800054e:	f003 0304 	and.w	r3, r3, #4
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000556:	4b1a      	ldr	r3, [pc, #104]	@ (80005c0 <MX_GPIO_Init+0x98>)
 8000558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800055a:	4a19      	ldr	r2, [pc, #100]	@ (80005c0 <MX_GPIO_Init+0x98>)
 800055c:	f043 0301 	orr.w	r3, r3, #1
 8000560:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000562:	4b17      	ldr	r3, [pc, #92]	@ (80005c0 <MX_GPIO_Init+0x98>)
 8000564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000566:	f003 0301 	and.w	r3, r3, #1
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : BTN_CC_EN_Pin BTN_CC_RES_Pin BTN_CC_SET_Pin */
  GPIO_InitStruct.Pin = BTN_CC_EN_Pin|BTN_CC_RES_Pin|BTN_CC_SET_Pin;
 800056e:	2307      	movs	r3, #7
 8000570:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000572:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000576:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000578:	2302      	movs	r3, #2
 800057a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800057c:	f107 030c 	add.w	r3, r7, #12
 8000580:	4619      	mov	r1, r3
 8000582:	4810      	ldr	r0, [pc, #64]	@ (80005c4 <MX_GPIO_Init+0x9c>)
 8000584:	f000 fd0e 	bl	8000fa4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000588:	2200      	movs	r2, #0
 800058a:	2105      	movs	r1, #5
 800058c:	2006      	movs	r0, #6
 800058e:	f000 fa9b 	bl	8000ac8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000592:	2006      	movs	r0, #6
 8000594:	f000 fab2 	bl	8000afc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000598:	2200      	movs	r2, #0
 800059a:	2105      	movs	r1, #5
 800059c:	2007      	movs	r0, #7
 800059e:	f000 fa93 	bl	8000ac8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80005a2:	2007      	movs	r0, #7
 80005a4:	f000 faaa 	bl	8000afc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80005a8:	2200      	movs	r2, #0
 80005aa:	2105      	movs	r1, #5
 80005ac:	2008      	movs	r0, #8
 80005ae:	f000 fa8b 	bl	8000ac8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80005b2:	2008      	movs	r0, #8
 80005b4:	f000 faa2 	bl	8000afc <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005b8:	bf00      	nop
 80005ba:	3720      	adds	r7, #32
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}
 80005c0:	40021000 	.word	0x40021000
 80005c4:	48000800 	.word	0x48000800

080005c8 <StartCCStalkTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartCCStalkTask */
void StartCCStalkTask(void *argument)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b086      	sub	sp, #24
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	CCStalkInit();
 80005d0:	f7ff fe26 	bl	8000220 <CCStalkInit>

	TickType_t last_wake_time = xTaskGetTickCount();
 80005d4:	f003 fc4e 	bl	8003e74 <xTaskGetTickCount>
 80005d8:	4603      	mov	r3, r0
 80005da:	613b      	str	r3, [r7, #16]
	const TickType_t poll_period = pdMS_TO_TICKS(10); // 10ms
 80005dc:	230a      	movs	r3, #10
 80005de:	617b      	str	r3, [r7, #20]
	ButtonMessage_t msg;

	for(;;)
	{
		// Process buttons
		CCStalkProcessButtons();
 80005e0:	f7ff fe26 	bl	8000230 <CCStalkProcessButtons>

		// Check for events (non-blocking)
		if(osMessageQueueGet(ccStalkButtonEventQueueHandle, &msg, NULL, 0) == osOK)
 80005e4:	4b09      	ldr	r3, [pc, #36]	@ (800060c <StartCCStalkTask+0x44>)
 80005e6:	6818      	ldr	r0, [r3, #0]
 80005e8:	f107 0108 	add.w	r1, r7, #8
 80005ec:	2300      	movs	r3, #0
 80005ee:	2200      	movs	r2, #0
 80005f0:	f002 f9e8 	bl	80029c4 <osMessageQueueGet>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d100      	bne.n	80005fc <StartCCStalkTask+0x34>
		{
			// For now, just toggle an LED or set a breakpoint here
			// You can see msg.button and msg.event in the debugger
			__NOP();
 80005fa:	bf00      	nop
		}

		vTaskDelayUntil(&last_wake_time, poll_period);
 80005fc:	f107 0310 	add.w	r3, r7, #16
 8000600:	6979      	ldr	r1, [r7, #20]
 8000602:	4618      	mov	r0, r3
 8000604:	f003 fa9a 	bl	8003b3c <vTaskDelayUntil>
		CCStalkProcessButtons();
 8000608:	e7ea      	b.n	80005e0 <StartCCStalkTask+0x18>
 800060a:	bf00      	nop
 800060c:	200000ec 	.word	0x200000ec

08000610 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a04      	ldr	r2, [pc, #16]	@ (8000630 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800061e:	4293      	cmp	r3, r2
 8000620:	d101      	bne.n	8000626 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000622:	f000 f97b 	bl	800091c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000626:	bf00      	nop
 8000628:	3708      	adds	r7, #8
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40001000 	.word	0x40001000

08000634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000638:	b672      	cpsid	i
}
 800063a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800063c:	bf00      	nop
 800063e:	e7fd      	b.n	800063c <Error_Handler+0x8>

08000640 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000646:	4b12      	ldr	r3, [pc, #72]	@ (8000690 <HAL_MspInit+0x50>)
 8000648:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800064a:	4a11      	ldr	r2, [pc, #68]	@ (8000690 <HAL_MspInit+0x50>)
 800064c:	f043 0301 	orr.w	r3, r3, #1
 8000650:	6613      	str	r3, [r2, #96]	@ 0x60
 8000652:	4b0f      	ldr	r3, [pc, #60]	@ (8000690 <HAL_MspInit+0x50>)
 8000654:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000656:	f003 0301 	and.w	r3, r3, #1
 800065a:	607b      	str	r3, [r7, #4]
 800065c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800065e:	4b0c      	ldr	r3, [pc, #48]	@ (8000690 <HAL_MspInit+0x50>)
 8000660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000662:	4a0b      	ldr	r2, [pc, #44]	@ (8000690 <HAL_MspInit+0x50>)
 8000664:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000668:	6593      	str	r3, [r2, #88]	@ 0x58
 800066a:	4b09      	ldr	r3, [pc, #36]	@ (8000690 <HAL_MspInit+0x50>)
 800066c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800066e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000672:	603b      	str	r3, [r7, #0]
 8000674:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000676:	2200      	movs	r2, #0
 8000678:	210f      	movs	r1, #15
 800067a:	f06f 0001 	mvn.w	r0, #1
 800067e:	f000 fa23 	bl	8000ac8 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000682:	f000 fef1 	bl	8001468 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000686:	bf00      	nop
 8000688:	3708      	adds	r7, #8
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40021000 	.word	0x40021000

08000694 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b08a      	sub	sp, #40	@ 0x28
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069c:	f107 0314 	add.w	r3, r7, #20
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	609a      	str	r2, [r3, #8]
 80006a8:	60da      	str	r2, [r3, #12]
 80006aa:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a19      	ldr	r2, [pc, #100]	@ (8000718 <HAL_DAC_MspInit+0x84>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d12c      	bne.n	8000710 <HAL_DAC_MspInit+0x7c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80006b6:	4b19      	ldr	r3, [pc, #100]	@ (800071c <HAL_DAC_MspInit+0x88>)
 80006b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ba:	4a18      	ldr	r2, [pc, #96]	@ (800071c <HAL_DAC_MspInit+0x88>)
 80006bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80006c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006c2:	4b16      	ldr	r3, [pc, #88]	@ (800071c <HAL_DAC_MspInit+0x88>)
 80006c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80006ca:	613b      	str	r3, [r7, #16]
 80006cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ce:	4b13      	ldr	r3, [pc, #76]	@ (800071c <HAL_DAC_MspInit+0x88>)
 80006d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d2:	4a12      	ldr	r2, [pc, #72]	@ (800071c <HAL_DAC_MspInit+0x88>)
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006da:	4b10      	ldr	r3, [pc, #64]	@ (800071c <HAL_DAC_MspInit+0x88>)
 80006dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	60fb      	str	r3, [r7, #12]
 80006e4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = CC_OUT_Pin;
 80006e6:	2310      	movs	r3, #16
 80006e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006ea:	2303      	movs	r3, #3
 80006ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ee:	2300      	movs	r3, #0
 80006f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CC_OUT_GPIO_Port, &GPIO_InitStruct);
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	4619      	mov	r1, r3
 80006f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006fc:	f000 fc52 	bl	8000fa4 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8000700:	2200      	movs	r2, #0
 8000702:	210f      	movs	r1, #15
 8000704:	2036      	movs	r0, #54	@ 0x36
 8000706:	f000 f9df 	bl	8000ac8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800070a:	2036      	movs	r0, #54	@ 0x36
 800070c:	f000 f9f6 	bl	8000afc <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000710:	bf00      	nop
 8000712:	3728      	adds	r7, #40	@ 0x28
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	50000800 	.word	0x50000800
 800071c:	40021000 	.word	0x40021000

08000720 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b08c      	sub	sp, #48	@ 0x30
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000728:	2300      	movs	r3, #0
 800072a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 800072c:	2300      	movs	r3, #0
 800072e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000730:	4b2c      	ldr	r3, [pc, #176]	@ (80007e4 <HAL_InitTick+0xc4>)
 8000732:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000734:	4a2b      	ldr	r2, [pc, #172]	@ (80007e4 <HAL_InitTick+0xc4>)
 8000736:	f043 0310 	orr.w	r3, r3, #16
 800073a:	6593      	str	r3, [r2, #88]	@ 0x58
 800073c:	4b29      	ldr	r3, [pc, #164]	@ (80007e4 <HAL_InitTick+0xc4>)
 800073e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000740:	f003 0310 	and.w	r3, r3, #16
 8000744:	60bb      	str	r3, [r7, #8]
 8000746:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000748:	f107 020c 	add.w	r2, r7, #12
 800074c:	f107 0310 	add.w	r3, r7, #16
 8000750:	4611      	mov	r1, r2
 8000752:	4618      	mov	r0, r3
 8000754:	f001 fb6a 	bl	8001e2c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000758:	f001 fb52 	bl	8001e00 <HAL_RCC_GetPCLK1Freq>
 800075c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800075e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000760:	4a21      	ldr	r2, [pc, #132]	@ (80007e8 <HAL_InitTick+0xc8>)
 8000762:	fba2 2303 	umull	r2, r3, r2, r3
 8000766:	0c9b      	lsrs	r3, r3, #18
 8000768:	3b01      	subs	r3, #1
 800076a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800076c:	4b1f      	ldr	r3, [pc, #124]	@ (80007ec <HAL_InitTick+0xcc>)
 800076e:	4a20      	ldr	r2, [pc, #128]	@ (80007f0 <HAL_InitTick+0xd0>)
 8000770:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000772:	4b1e      	ldr	r3, [pc, #120]	@ (80007ec <HAL_InitTick+0xcc>)
 8000774:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000778:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800077a:	4a1c      	ldr	r2, [pc, #112]	@ (80007ec <HAL_InitTick+0xcc>)
 800077c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800077e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000780:	4b1a      	ldr	r3, [pc, #104]	@ (80007ec <HAL_InitTick+0xcc>)
 8000782:	2200      	movs	r2, #0
 8000784:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000786:	4b19      	ldr	r3, [pc, #100]	@ (80007ec <HAL_InitTick+0xcc>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 800078c:	4817      	ldr	r0, [pc, #92]	@ (80007ec <HAL_InitTick+0xcc>)
 800078e:	f001 fbc5 	bl	8001f1c <HAL_TIM_Base_Init>
 8000792:	4603      	mov	r3, r0
 8000794:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000798:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800079c:	2b00      	cmp	r3, #0
 800079e:	d11b      	bne.n	80007d8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80007a0:	4812      	ldr	r0, [pc, #72]	@ (80007ec <HAL_InitTick+0xcc>)
 80007a2:	f001 fc1d 	bl	8001fe0 <HAL_TIM_Base_Start_IT>
 80007a6:	4603      	mov	r3, r0
 80007a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 80007ac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d111      	bne.n	80007d8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80007b4:	2036      	movs	r0, #54	@ 0x36
 80007b6:	f000 f9a1 	bl	8000afc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	2b0f      	cmp	r3, #15
 80007be:	d808      	bhi.n	80007d2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80007c0:	2200      	movs	r2, #0
 80007c2:	6879      	ldr	r1, [r7, #4]
 80007c4:	2036      	movs	r0, #54	@ 0x36
 80007c6:	f000 f97f 	bl	8000ac8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007ca:	4a0a      	ldr	r2, [pc, #40]	@ (80007f4 <HAL_InitTick+0xd4>)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	6013      	str	r3, [r2, #0]
 80007d0:	e002      	b.n	80007d8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80007d2:	2301      	movs	r3, #1
 80007d4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80007d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80007dc:	4618      	mov	r0, r3
 80007de:	3730      	adds	r7, #48	@ 0x30
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40021000 	.word	0x40021000
 80007e8:	431bde83 	.word	0x431bde83
 80007ec:	200000f0 	.word	0x200000f0
 80007f0:	40001000 	.word	0x40001000
 80007f4:	20000058 	.word	0x20000058

080007f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007fc:	bf00      	nop
 80007fe:	e7fd      	b.n	80007fc <NMI_Handler+0x4>

08000800 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000804:	bf00      	nop
 8000806:	e7fd      	b.n	8000804 <HardFault_Handler+0x4>

08000808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800080c:	bf00      	nop
 800080e:	e7fd      	b.n	800080c <MemManage_Handler+0x4>

08000810 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000814:	bf00      	nop
 8000816:	e7fd      	b.n	8000814 <BusFault_Handler+0x4>

08000818 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800081c:	bf00      	nop
 800081e:	e7fd      	b.n	800081c <UsageFault_Handler+0x4>

08000820 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr

0800082e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800082e:	b580      	push	{r7, lr}
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_CC_EN_Pin);
 8000832:	2001      	movs	r0, #1
 8000834:	f000 fd50 	bl	80012d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000838:	bf00      	nop
 800083a:	bd80      	pop	{r7, pc}

0800083c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_CC_RES_Pin);
 8000840:	2002      	movs	r0, #2
 8000842:	f000 fd49 	bl	80012d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}

0800084a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800084a:	b580      	push	{r7, lr}
 800084c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_CC_SET_Pin);
 800084e:	2004      	movs	r0, #4
 8000850:	f000 fd42 	bl	80012d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}

08000858 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800085c:	4803      	ldr	r0, [pc, #12]	@ (800086c <TIM6_DAC_IRQHandler+0x14>)
 800085e:	f001 fc37 	bl	80020d0 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8000862:	4803      	ldr	r0, [pc, #12]	@ (8000870 <TIM6_DAC_IRQHandler+0x18>)
 8000864:	f000 f97a 	bl	8000b5c <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}
 800086c:	200000f0 	.word	0x200000f0
 8000870:	200000d4 	.word	0x200000d4

08000874 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000878:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <SystemInit+0x20>)
 800087a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800087e:	4a05      	ldr	r2, [pc, #20]	@ (8000894 <SystemInit+0x20>)
 8000880:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000884:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000888:	bf00      	nop
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	e000ed00 	.word	0xe000ed00

08000898 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000898:	480d      	ldr	r0, [pc, #52]	@ (80008d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800089a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800089c:	f7ff ffea 	bl	8000874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008a0:	480c      	ldr	r0, [pc, #48]	@ (80008d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80008a2:	490d      	ldr	r1, [pc, #52]	@ (80008d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008a4:	4a0d      	ldr	r2, [pc, #52]	@ (80008dc <LoopForever+0xe>)
  movs r3, #0
 80008a6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80008a8:	e002      	b.n	80008b0 <LoopCopyDataInit>

080008aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ae:	3304      	adds	r3, #4

080008b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008b4:	d3f9      	bcc.n	80008aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008b6:	4a0a      	ldr	r2, [pc, #40]	@ (80008e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008b8:	4c0a      	ldr	r4, [pc, #40]	@ (80008e4 <LoopForever+0x16>)
  movs r3, #0
 80008ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008bc:	e001      	b.n	80008c2 <LoopFillZerobss>

080008be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008c0:	3204      	adds	r2, #4

080008c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008c4:	d3fb      	bcc.n	80008be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008c6:	f004 ff15 	bl	80056f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008ca:	f7ff fd89 	bl	80003e0 <main>

080008ce <LoopForever>:

LoopForever:
    b LoopForever
 80008ce:	e7fe      	b.n	80008ce <LoopForever>
  ldr   r0, =_estack
 80008d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80008d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008d8:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 80008dc:	080058b8 	.word	0x080058b8
  ldr r2, =_sbss
 80008e0:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 80008e4:	20001c68 	.word	0x20001c68

080008e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008e8:	e7fe      	b.n	80008e8 <ADC1_2_IRQHandler>

080008ea <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	b082      	sub	sp, #8
 80008ee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80008f0:	2300      	movs	r3, #0
 80008f2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008f4:	2003      	movs	r0, #3
 80008f6:	f000 f8dc 	bl	8000ab2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008fa:	200f      	movs	r0, #15
 80008fc:	f7ff ff10 	bl	8000720 <HAL_InitTick>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d002      	beq.n	800090c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000906:	2301      	movs	r3, #1
 8000908:	71fb      	strb	r3, [r7, #7]
 800090a:	e001      	b.n	8000910 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800090c:	f7ff fe98 	bl	8000640 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000910:	79fb      	ldrb	r3, [r7, #7]

}
 8000912:	4618      	mov	r0, r3
 8000914:	3708      	adds	r7, #8
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
	...

0800091c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000920:	4b05      	ldr	r3, [pc, #20]	@ (8000938 <HAL_IncTick+0x1c>)
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	4b05      	ldr	r3, [pc, #20]	@ (800093c <HAL_IncTick+0x20>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4413      	add	r3, r2
 800092a:	4a03      	ldr	r2, [pc, #12]	@ (8000938 <HAL_IncTick+0x1c>)
 800092c:	6013      	str	r3, [r2, #0]
}
 800092e:	bf00      	nop
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	2000013c 	.word	0x2000013c
 800093c:	2000005c 	.word	0x2000005c

08000940 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  return uwTick;
 8000944:	4b03      	ldr	r3, [pc, #12]	@ (8000954 <HAL_GetTick+0x14>)
 8000946:	681b      	ldr	r3, [r3, #0]
}
 8000948:	4618      	mov	r0, r3
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	2000013c 	.word	0x2000013c

08000958 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f003 0307 	and.w	r3, r3, #7
 8000966:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000968:	4b0c      	ldr	r3, [pc, #48]	@ (800099c <__NVIC_SetPriorityGrouping+0x44>)
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800096e:	68ba      	ldr	r2, [r7, #8]
 8000970:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000974:	4013      	ands	r3, r2
 8000976:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000980:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000984:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800098a:	4a04      	ldr	r2, [pc, #16]	@ (800099c <__NVIC_SetPriorityGrouping+0x44>)
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	60d3      	str	r3, [r2, #12]
}
 8000990:	bf00      	nop
 8000992:	3714      	adds	r7, #20
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr
 800099c:	e000ed00 	.word	0xe000ed00

080009a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009a4:	4b04      	ldr	r3, [pc, #16]	@ (80009b8 <__NVIC_GetPriorityGrouping+0x18>)
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	0a1b      	lsrs	r3, r3, #8
 80009aa:	f003 0307 	and.w	r3, r3, #7
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr
 80009b8:	e000ed00 	.word	0xe000ed00

080009bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	db0b      	blt.n	80009e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009ce:	79fb      	ldrb	r3, [r7, #7]
 80009d0:	f003 021f 	and.w	r2, r3, #31
 80009d4:	4907      	ldr	r1, [pc, #28]	@ (80009f4 <__NVIC_EnableIRQ+0x38>)
 80009d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009da:	095b      	lsrs	r3, r3, #5
 80009dc:	2001      	movs	r0, #1
 80009de:	fa00 f202 	lsl.w	r2, r0, r2
 80009e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80009e6:	bf00      	nop
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	e000e100 	.word	0xe000e100

080009f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	4603      	mov	r3, r0
 8000a00:	6039      	str	r1, [r7, #0]
 8000a02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	db0a      	blt.n	8000a22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	b2da      	uxtb	r2, r3
 8000a10:	490c      	ldr	r1, [pc, #48]	@ (8000a44 <__NVIC_SetPriority+0x4c>)
 8000a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a16:	0112      	lsls	r2, r2, #4
 8000a18:	b2d2      	uxtb	r2, r2
 8000a1a:	440b      	add	r3, r1
 8000a1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a20:	e00a      	b.n	8000a38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	b2da      	uxtb	r2, r3
 8000a26:	4908      	ldr	r1, [pc, #32]	@ (8000a48 <__NVIC_SetPriority+0x50>)
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	f003 030f 	and.w	r3, r3, #15
 8000a2e:	3b04      	subs	r3, #4
 8000a30:	0112      	lsls	r2, r2, #4
 8000a32:	b2d2      	uxtb	r2, r2
 8000a34:	440b      	add	r3, r1
 8000a36:	761a      	strb	r2, [r3, #24]
}
 8000a38:	bf00      	nop
 8000a3a:	370c      	adds	r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr
 8000a44:	e000e100 	.word	0xe000e100
 8000a48:	e000ed00 	.word	0xe000ed00

08000a4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b089      	sub	sp, #36	@ 0x24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	60f8      	str	r0, [r7, #12]
 8000a54:	60b9      	str	r1, [r7, #8]
 8000a56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	f003 0307 	and.w	r3, r3, #7
 8000a5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a60:	69fb      	ldr	r3, [r7, #28]
 8000a62:	f1c3 0307 	rsb	r3, r3, #7
 8000a66:	2b04      	cmp	r3, #4
 8000a68:	bf28      	it	cs
 8000a6a:	2304      	movcs	r3, #4
 8000a6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a6e:	69fb      	ldr	r3, [r7, #28]
 8000a70:	3304      	adds	r3, #4
 8000a72:	2b06      	cmp	r3, #6
 8000a74:	d902      	bls.n	8000a7c <NVIC_EncodePriority+0x30>
 8000a76:	69fb      	ldr	r3, [r7, #28]
 8000a78:	3b03      	subs	r3, #3
 8000a7a:	e000      	b.n	8000a7e <NVIC_EncodePriority+0x32>
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a84:	69bb      	ldr	r3, [r7, #24]
 8000a86:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8a:	43da      	mvns	r2, r3
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	401a      	ands	r2, r3
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a94:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a9e:	43d9      	mvns	r1, r3
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aa4:	4313      	orrs	r3, r2
         );
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3724      	adds	r7, #36	@ 0x24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr

08000ab2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b082      	sub	sp, #8
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000aba:	6878      	ldr	r0, [r7, #4]
 8000abc:	f7ff ff4c 	bl	8000958 <__NVIC_SetPriorityGrouping>
}
 8000ac0:	bf00      	nop
 8000ac2:	3708      	adds	r7, #8
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b086      	sub	sp, #24
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	4603      	mov	r3, r0
 8000ad0:	60b9      	str	r1, [r7, #8]
 8000ad2:	607a      	str	r2, [r7, #4]
 8000ad4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ad6:	f7ff ff63 	bl	80009a0 <__NVIC_GetPriorityGrouping>
 8000ada:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000adc:	687a      	ldr	r2, [r7, #4]
 8000ade:	68b9      	ldr	r1, [r7, #8]
 8000ae0:	6978      	ldr	r0, [r7, #20]
 8000ae2:	f7ff ffb3 	bl	8000a4c <NVIC_EncodePriority>
 8000ae6:	4602      	mov	r2, r0
 8000ae8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aec:	4611      	mov	r1, r2
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff ff82 	bl	80009f8 <__NVIC_SetPriority>
}
 8000af4:	bf00      	nop
 8000af6:	3718      	adds	r7, #24
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}

08000afc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	4603      	mov	r3, r0
 8000b04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	f7ff ff56 	bl	80009bc <__NVIC_EnableIRQ>
}
 8000b10:	bf00      	nop
 8000b12:	3708      	adds	r7, #8
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d101      	bne.n	8000b2a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8000b26:	2301      	movs	r3, #1
 8000b28:	e014      	b.n	8000b54 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	791b      	ldrb	r3, [r3, #4]
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d105      	bne.n	8000b40 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2200      	movs	r2, #0
 8000b38:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8000b3a:	6878      	ldr	r0, [r7, #4]
 8000b3c:	f7ff fdaa 	bl	8000694 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	2202      	movs	r2, #2
 8000b44:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2200      	movs	r2, #0
 8000b4a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2201      	movs	r2, #1
 8000b50:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8000b52:	2300      	movs	r3, #0
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}

08000b5c <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b084      	sub	sp, #16
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b72:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d01d      	beq.n	8000bba <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8000b7e:	68bb      	ldr	r3, [r7, #8]
 8000b80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d018      	beq.n	8000bba <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	2204      	movs	r2, #4
 8000b8c:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	691b      	ldr	r3, [r3, #16]
 8000b92:	f043 0201 	orr.w	r2, r3, #1
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ba2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	681a      	ldr	r2, [r3, #0]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000bb2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	f000 f827 	bl	8000c08 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d01d      	beq.n	8000c00 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d018      	beq.n	8000c00 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2204      	movs	r2, #4
 8000bd2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	691b      	ldr	r3, [r3, #16]
 8000bd8:	f043 0202 	orr.w	r2, r3, #2
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8000be8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	681a      	ldr	r2, [r3, #0]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8000bf8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8000bfa:	6878      	ldr	r0, [r7, #4]
 8000bfc:	f000 f9c8 	bl	8000f90 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8000c00:	bf00      	nop
 8000c02:	3710      	adds	r7, #16
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}

08000c08 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b08a      	sub	sp, #40	@ 0x28
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d002      	beq.n	8000c38 <HAL_DAC_ConfigChannel+0x1c>
 8000c32:	68bb      	ldr	r3, [r7, #8]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d101      	bne.n	8000c3c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8000c38:	2301      	movs	r3, #1
 8000c3a:	e1a1      	b.n	8000f80 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	689b      	ldr	r3, [r3, #8]
 8000c40:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	795b      	ldrb	r3, [r3, #5]
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d101      	bne.n	8000c4e <HAL_DAC_ConfigChannel+0x32>
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	e198      	b.n	8000f80 <HAL_DAC_ConfigChannel+0x364>
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	2201      	movs	r2, #1
 8000c52:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	2202      	movs	r2, #2
 8000c58:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	689b      	ldr	r3, [r3, #8]
 8000c5e:	2b04      	cmp	r3, #4
 8000c60:	d17a      	bne.n	8000d58 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8000c62:	f7ff fe6d 	bl	8000940 <HAL_GetTick>
 8000c66:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d13d      	bne.n	8000cea <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000c6e:	e018      	b.n	8000ca2 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8000c70:	f7ff fe66 	bl	8000940 <HAL_GetTick>
 8000c74:	4602      	mov	r2, r0
 8000c76:	69bb      	ldr	r3, [r7, #24]
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	2b01      	cmp	r3, #1
 8000c7c:	d911      	bls.n	8000ca2 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000c84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d00a      	beq.n	8000ca2 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	691b      	ldr	r3, [r3, #16]
 8000c90:	f043 0208 	orr.w	r2, r3, #8
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	2203      	movs	r2, #3
 8000c9c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	e16e      	b.n	8000f80 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ca8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d1df      	bne.n	8000c70 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	68ba      	ldr	r2, [r7, #8]
 8000cb6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000cb8:	641a      	str	r2, [r3, #64]	@ 0x40
 8000cba:	e020      	b.n	8000cfe <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8000cbc:	f7ff fe40 	bl	8000940 <HAL_GetTick>
 8000cc0:	4602      	mov	r2, r0
 8000cc2:	69bb      	ldr	r3, [r7, #24]
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d90f      	bls.n	8000cea <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	da0a      	bge.n	8000cea <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	691b      	ldr	r3, [r3, #16]
 8000cd8:	f043 0208 	orr.w	r2, r3, #8
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	2203      	movs	r2, #3
 8000ce4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8000ce6:	2303      	movs	r3, #3
 8000ce8:	e14a      	b.n	8000f80 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	dbe3      	blt.n	8000cbc <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	68ba      	ldr	r2, [r7, #8]
 8000cfa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8000cfc:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	f003 0310 	and.w	r3, r3, #16
 8000d0a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8000d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d12:	43db      	mvns	r3, r3
 8000d14:	ea02 0103 	and.w	r1, r2, r3
 8000d18:	68bb      	ldr	r3, [r7, #8]
 8000d1a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	f003 0310 	and.w	r3, r3, #16
 8000d22:	409a      	lsls	r2, r3
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	430a      	orrs	r2, r1
 8000d2a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	f003 0310 	and.w	r3, r3, #16
 8000d38:	21ff      	movs	r1, #255	@ 0xff
 8000d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3e:	43db      	mvns	r3, r3
 8000d40:	ea02 0103 	and.w	r1, r2, r3
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	f003 0310 	and.w	r3, r3, #16
 8000d4e:	409a      	lsls	r2, r3
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	430a      	orrs	r2, r1
 8000d56:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	69db      	ldr	r3, [r3, #28]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d11d      	bne.n	8000d9c <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d66:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f003 0310 	and.w	r3, r3, #16
 8000d6e:	221f      	movs	r2, #31
 8000d70:	fa02 f303 	lsl.w	r3, r2, r3
 8000d74:	43db      	mvns	r3, r3
 8000d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d78:	4013      	ands	r3, r2
 8000d7a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8000d7c:	68bb      	ldr	r3, [r7, #8]
 8000d7e:	6a1b      	ldr	r3, [r3, #32]
 8000d80:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	f003 0310 	and.w	r3, r3, #16
 8000d88:	697a      	ldr	r2, [r7, #20]
 8000d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d90:	4313      	orrs	r3, r2
 8000d92:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d9a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000da2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f003 0310 	and.w	r3, r3, #16
 8000daa:	2207      	movs	r2, #7
 8000dac:	fa02 f303 	lsl.w	r3, r2, r3
 8000db0:	43db      	mvns	r3, r3
 8000db2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000db4:	4013      	ands	r3, r2
 8000db6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	699b      	ldr	r3, [r3, #24]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d102      	bne.n	8000dc6 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	623b      	str	r3, [r7, #32]
 8000dc4:	e00f      	b.n	8000de6 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	699b      	ldr	r3, [r3, #24]
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d102      	bne.n	8000dd4 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	623b      	str	r3, [r7, #32]
 8000dd2:	e008      	b.n	8000de6 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	695b      	ldr	r3, [r3, #20]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d102      	bne.n	8000de2 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8000ddc:	2301      	movs	r3, #1
 8000dde:	623b      	str	r3, [r7, #32]
 8000de0:	e001      	b.n	8000de6 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8000de2:	2300      	movs	r3, #0
 8000de4:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	689a      	ldr	r2, [r3, #8]
 8000dea:	68bb      	ldr	r3, [r7, #8]
 8000dec:	695b      	ldr	r3, [r3, #20]
 8000dee:	4313      	orrs	r3, r2
 8000df0:	6a3a      	ldr	r2, [r7, #32]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	f003 0310 	and.w	r3, r3, #16
 8000dfc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e00:	fa02 f303 	lsl.w	r3, r2, r3
 8000e04:	43db      	mvns	r3, r3
 8000e06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e08:	4013      	ands	r3, r2
 8000e0a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	791b      	ldrb	r3, [r3, #4]
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d102      	bne.n	8000e1a <HAL_DAC_ConfigChannel+0x1fe>
 8000e14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e18:	e000      	b.n	8000e1c <HAL_DAC_ConfigChannel+0x200>
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	697a      	ldr	r2, [r7, #20]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	f003 0310 	and.w	r3, r3, #16
 8000e28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	43db      	mvns	r3, r3
 8000e32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e34:	4013      	ands	r3, r2
 8000e36:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	795b      	ldrb	r3, [r3, #5]
 8000e3c:	2b01      	cmp	r3, #1
 8000e3e:	d102      	bne.n	8000e46 <HAL_DAC_ConfigChannel+0x22a>
 8000e40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e44:	e000      	b.n	8000e48 <HAL_DAC_ConfigChannel+0x22c>
 8000e46:	2300      	movs	r3, #0
 8000e48:	697a      	ldr	r2, [r7, #20]
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8000e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e50:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e54:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	2b02      	cmp	r3, #2
 8000e5c:	d114      	bne.n	8000e88 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8000e5e:	f000 ffc3 	bl	8001de8 <HAL_RCC_GetHCLKFreq>
 8000e62:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8000e64:	693b      	ldr	r3, [r7, #16]
 8000e66:	4a48      	ldr	r2, [pc, #288]	@ (8000f88 <HAL_DAC_ConfigChannel+0x36c>)
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	d904      	bls.n	8000e76 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8000e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e72:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e74:	e00f      	b.n	8000e96 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8000e76:	693b      	ldr	r3, [r7, #16]
 8000e78:	4a44      	ldr	r2, [pc, #272]	@ (8000f8c <HAL_DAC_ConfigChannel+0x370>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d90a      	bls.n	8000e94 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8000e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e84:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e86:	e006      	b.n	8000e96 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e92:	e000      	b.n	8000e96 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8000e94:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	f003 0310 	and.w	r3, r3, #16
 8000e9c:	697a      	ldr	r2, [r7, #20]
 8000e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000eae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8000eb0:	68fb      	ldr	r3, [r7, #12]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	6819      	ldr	r1, [r3, #0]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f003 0310 	and.w	r3, r3, #16
 8000ebc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec4:	43da      	mvns	r2, r3
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	400a      	ands	r2, r1
 8000ecc:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	f003 0310 	and.w	r3, r3, #16
 8000edc:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8000ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ee8:	4013      	ands	r3, r2
 8000eea:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	68db      	ldr	r3, [r3, #12]
 8000ef0:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	f003 0310 	and.w	r3, r3, #16
 8000ef8:	697a      	ldr	r2, [r7, #20]
 8000efa:	fa02 f303 	lsl.w	r3, r2, r3
 8000efe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f00:	4313      	orrs	r3, r2
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f0a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	6819      	ldr	r1, [r3, #0]
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	f003 0310 	and.w	r3, r3, #16
 8000f18:	22c0      	movs	r2, #192	@ 0xc0
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	43da      	mvns	r2, r3
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	400a      	ands	r2, r1
 8000f26:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	089b      	lsrs	r3, r3, #2
 8000f2e:	f003 030f 	and.w	r3, r3, #15
 8000f32:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	691b      	ldr	r3, [r3, #16]
 8000f38:	089b      	lsrs	r3, r3, #2
 8000f3a:	021b      	lsls	r3, r3, #8
 8000f3c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8000f40:	697a      	ldr	r2, [r7, #20]
 8000f42:	4313      	orrs	r3, r2
 8000f44:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	f003 0310 	and.w	r3, r3, #16
 8000f52:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8000f56:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5a:	43db      	mvns	r3, r3
 8000f5c:	ea02 0103 	and.w	r1, r2, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f003 0310 	and.w	r3, r3, #16
 8000f66:	697a      	ldr	r2, [r7, #20]
 8000f68:	409a      	lsls	r2, r3
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	2201      	movs	r2, #1
 8000f76:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8000f7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3728      	adds	r7, #40	@ 0x28
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	09896800 	.word	0x09896800
 8000f8c:	04c4b400 	.word	0x04c4b400

08000f90 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr

08000fa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b087      	sub	sp, #28
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000fb2:	e15a      	b.n	800126a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	681a      	ldr	r2, [r3, #0]
 8000fb8:	2101      	movs	r1, #1
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	f000 814c 	beq.w	8001264 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f003 0303 	and.w	r3, r3, #3
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d005      	beq.n	8000fe4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d130      	bne.n	8001046 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	2203      	movs	r2, #3
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	693a      	ldr	r2, [r7, #16]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	68da      	ldr	r2, [r3, #12]
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	005b      	lsls	r3, r3, #1
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	4313      	orrs	r3, r2
 800100c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800101a:	2201      	movs	r2, #1
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	43db      	mvns	r3, r3
 8001024:	693a      	ldr	r2, [r7, #16]
 8001026:	4013      	ands	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685b      	ldr	r3, [r3, #4]
 800102e:	091b      	lsrs	r3, r3, #4
 8001030:	f003 0201 	and.w	r2, r3, #1
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4313      	orrs	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f003 0303 	and.w	r3, r3, #3
 800104e:	2b03      	cmp	r3, #3
 8001050:	d017      	beq.n	8001082 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001058:	697b      	ldr	r3, [r7, #20]
 800105a:	005b      	lsls	r3, r3, #1
 800105c:	2203      	movs	r2, #3
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	43db      	mvns	r3, r3
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	4013      	ands	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	689a      	ldr	r2, [r3, #8]
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	005b      	lsls	r3, r3, #1
 8001072:	fa02 f303 	lsl.w	r3, r2, r3
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	4313      	orrs	r3, r2
 800107a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f003 0303 	and.w	r3, r3, #3
 800108a:	2b02      	cmp	r3, #2
 800108c:	d123      	bne.n	80010d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800108e:	697b      	ldr	r3, [r7, #20]
 8001090:	08da      	lsrs	r2, r3, #3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	3208      	adds	r2, #8
 8001096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800109a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	220f      	movs	r2, #15
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	43db      	mvns	r3, r3
 80010ac:	693a      	ldr	r2, [r7, #16]
 80010ae:	4013      	ands	r3, r2
 80010b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	691a      	ldr	r2, [r3, #16]
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	f003 0307 	and.w	r3, r3, #7
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	08da      	lsrs	r2, r3, #3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	3208      	adds	r2, #8
 80010d0:	6939      	ldr	r1, [r7, #16]
 80010d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	2203      	movs	r2, #3
 80010e2:	fa02 f303 	lsl.w	r3, r2, r3
 80010e6:	43db      	mvns	r3, r3
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	4013      	ands	r3, r2
 80010ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f003 0203 	and.w	r2, r3, #3
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	693a      	ldr	r2, [r7, #16]
 8001100:	4313      	orrs	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001112:	2b00      	cmp	r3, #0
 8001114:	f000 80a6 	beq.w	8001264 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001118:	4b5b      	ldr	r3, [pc, #364]	@ (8001288 <HAL_GPIO_Init+0x2e4>)
 800111a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800111c:	4a5a      	ldr	r2, [pc, #360]	@ (8001288 <HAL_GPIO_Init+0x2e4>)
 800111e:	f043 0301 	orr.w	r3, r3, #1
 8001122:	6613      	str	r3, [r2, #96]	@ 0x60
 8001124:	4b58      	ldr	r3, [pc, #352]	@ (8001288 <HAL_GPIO_Init+0x2e4>)
 8001126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001128:	f003 0301 	and.w	r3, r3, #1
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001130:	4a56      	ldr	r2, [pc, #344]	@ (800128c <HAL_GPIO_Init+0x2e8>)
 8001132:	697b      	ldr	r3, [r7, #20]
 8001134:	089b      	lsrs	r3, r3, #2
 8001136:	3302      	adds	r3, #2
 8001138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800113c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	f003 0303 	and.w	r3, r3, #3
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	220f      	movs	r2, #15
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	43db      	mvns	r3, r3
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	4013      	ands	r3, r2
 8001152:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800115a:	d01f      	beq.n	800119c <HAL_GPIO_Init+0x1f8>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a4c      	ldr	r2, [pc, #304]	@ (8001290 <HAL_GPIO_Init+0x2ec>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d019      	beq.n	8001198 <HAL_GPIO_Init+0x1f4>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	4a4b      	ldr	r2, [pc, #300]	@ (8001294 <HAL_GPIO_Init+0x2f0>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d013      	beq.n	8001194 <HAL_GPIO_Init+0x1f0>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a4a      	ldr	r2, [pc, #296]	@ (8001298 <HAL_GPIO_Init+0x2f4>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d00d      	beq.n	8001190 <HAL_GPIO_Init+0x1ec>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a49      	ldr	r2, [pc, #292]	@ (800129c <HAL_GPIO_Init+0x2f8>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d007      	beq.n	800118c <HAL_GPIO_Init+0x1e8>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a48      	ldr	r2, [pc, #288]	@ (80012a0 <HAL_GPIO_Init+0x2fc>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d101      	bne.n	8001188 <HAL_GPIO_Init+0x1e4>
 8001184:	2305      	movs	r3, #5
 8001186:	e00a      	b.n	800119e <HAL_GPIO_Init+0x1fa>
 8001188:	2306      	movs	r3, #6
 800118a:	e008      	b.n	800119e <HAL_GPIO_Init+0x1fa>
 800118c:	2304      	movs	r3, #4
 800118e:	e006      	b.n	800119e <HAL_GPIO_Init+0x1fa>
 8001190:	2303      	movs	r3, #3
 8001192:	e004      	b.n	800119e <HAL_GPIO_Init+0x1fa>
 8001194:	2302      	movs	r3, #2
 8001196:	e002      	b.n	800119e <HAL_GPIO_Init+0x1fa>
 8001198:	2301      	movs	r3, #1
 800119a:	e000      	b.n	800119e <HAL_GPIO_Init+0x1fa>
 800119c:	2300      	movs	r3, #0
 800119e:	697a      	ldr	r2, [r7, #20]
 80011a0:	f002 0203 	and.w	r2, r2, #3
 80011a4:	0092      	lsls	r2, r2, #2
 80011a6:	4093      	lsls	r3, r2
 80011a8:	693a      	ldr	r2, [r7, #16]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011ae:	4937      	ldr	r1, [pc, #220]	@ (800128c <HAL_GPIO_Init+0x2e8>)
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	089b      	lsrs	r3, r3, #2
 80011b4:	3302      	adds	r3, #2
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80011bc:	4b39      	ldr	r3, [pc, #228]	@ (80012a4 <HAL_GPIO_Init+0x300>)
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	43db      	mvns	r3, r3
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	4013      	ands	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d003      	beq.n	80011e0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80011d8:	693a      	ldr	r2, [r7, #16]
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011e0:	4a30      	ldr	r2, [pc, #192]	@ (80012a4 <HAL_GPIO_Init+0x300>)
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80011e6:	4b2f      	ldr	r3, [pc, #188]	@ (80012a4 <HAL_GPIO_Init+0x300>)
 80011e8:	68db      	ldr	r3, [r3, #12]
 80011ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	43db      	mvns	r3, r3
 80011f0:	693a      	ldr	r2, [r7, #16]
 80011f2:	4013      	ands	r3, r2
 80011f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d003      	beq.n	800120a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	4313      	orrs	r3, r2
 8001208:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800120a:	4a26      	ldr	r2, [pc, #152]	@ (80012a4 <HAL_GPIO_Init+0x300>)
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001210:	4b24      	ldr	r3, [pc, #144]	@ (80012a4 <HAL_GPIO_Init+0x300>)
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	43db      	mvns	r3, r3
 800121a:	693a      	ldr	r2, [r7, #16]
 800121c:	4013      	ands	r3, r2
 800121e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d003      	beq.n	8001234 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800122c:	693a      	ldr	r2, [r7, #16]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	4313      	orrs	r3, r2
 8001232:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001234:	4a1b      	ldr	r2, [pc, #108]	@ (80012a4 <HAL_GPIO_Init+0x300>)
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800123a:	4b1a      	ldr	r3, [pc, #104]	@ (80012a4 <HAL_GPIO_Init+0x300>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	43db      	mvns	r3, r3
 8001244:	693a      	ldr	r2, [r7, #16]
 8001246:	4013      	ands	r3, r2
 8001248:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001252:	2b00      	cmp	r3, #0
 8001254:	d003      	beq.n	800125e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001256:	693a      	ldr	r2, [r7, #16]
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	4313      	orrs	r3, r2
 800125c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800125e:	4a11      	ldr	r2, [pc, #68]	@ (80012a4 <HAL_GPIO_Init+0x300>)
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	3301      	adds	r3, #1
 8001268:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	fa22 f303 	lsr.w	r3, r2, r3
 8001274:	2b00      	cmp	r3, #0
 8001276:	f47f ae9d 	bne.w	8000fb4 <HAL_GPIO_Init+0x10>
  }
}
 800127a:	bf00      	nop
 800127c:	bf00      	nop
 800127e:	371c      	adds	r7, #28
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	40021000 	.word	0x40021000
 800128c:	40010000 	.word	0x40010000
 8001290:	48000400 	.word	0x48000400
 8001294:	48000800 	.word	0x48000800
 8001298:	48000c00 	.word	0x48000c00
 800129c:	48001000 	.word	0x48001000
 80012a0:	48001400 	.word	0x48001400
 80012a4:	40010400 	.word	0x40010400

080012a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	460b      	mov	r3, r1
 80012b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	691a      	ldr	r2, [r3, #16]
 80012b8:	887b      	ldrh	r3, [r7, #2]
 80012ba:	4013      	ands	r3, r2
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80012c0:	2301      	movs	r3, #1
 80012c2:	73fb      	strb	r3, [r7, #15]
 80012c4:	e001      	b.n	80012ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80012c6:	2300      	movs	r3, #0
 80012c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80012cc:	4618      	mov	r0, r3
 80012ce:	3714      	adds	r7, #20
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	4603      	mov	r3, r0
 80012e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80012e2:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012e4:	695a      	ldr	r2, [r3, #20]
 80012e6:	88fb      	ldrh	r3, [r7, #6]
 80012e8:	4013      	ands	r3, r2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d006      	beq.n	80012fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012ee:	4a05      	ldr	r2, [pc, #20]	@ (8001304 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012f0:	88fb      	ldrh	r3, [r7, #6]
 80012f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80012f4:	88fb      	ldrh	r3, [r7, #6]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f000 f806 	bl	8001308 <HAL_GPIO_EXTI_Callback>
  }
}
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40010400 	.word	0x40010400

08001308 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001308:	b480      	push	{r7}
 800130a:	b083      	sub	sp, #12
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001312:	bf00      	nop
 8001314:	370c      	adds	r7, #12
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
	...

08001320 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001320:	b480      	push	{r7}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d141      	bne.n	80013b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800132e:	4b4b      	ldr	r3, [pc, #300]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001336:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800133a:	d131      	bne.n	80013a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800133c:	4b47      	ldr	r3, [pc, #284]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800133e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001342:	4a46      	ldr	r2, [pc, #280]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001344:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001348:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800134c:	4b43      	ldr	r3, [pc, #268]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001354:	4a41      	ldr	r2, [pc, #260]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001356:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800135a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800135c:	4b40      	ldr	r3, [pc, #256]	@ (8001460 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2232      	movs	r2, #50	@ 0x32
 8001362:	fb02 f303 	mul.w	r3, r2, r3
 8001366:	4a3f      	ldr	r2, [pc, #252]	@ (8001464 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001368:	fba2 2303 	umull	r2, r3, r2, r3
 800136c:	0c9b      	lsrs	r3, r3, #18
 800136e:	3301      	adds	r3, #1
 8001370:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001372:	e002      	b.n	800137a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	3b01      	subs	r3, #1
 8001378:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800137a:	4b38      	ldr	r3, [pc, #224]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800137c:	695b      	ldr	r3, [r3, #20]
 800137e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001382:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001386:	d102      	bne.n	800138e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f2      	bne.n	8001374 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800138e:	4b33      	ldr	r3, [pc, #204]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001390:	695b      	ldr	r3, [r3, #20]
 8001392:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001396:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800139a:	d158      	bne.n	800144e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800139c:	2303      	movs	r3, #3
 800139e:	e057      	b.n	8001450 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013a0:	4b2e      	ldr	r3, [pc, #184]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013a6:	4a2d      	ldr	r2, [pc, #180]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80013b0:	e04d      	b.n	800144e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80013b8:	d141      	bne.n	800143e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80013ba:	4b28      	ldr	r3, [pc, #160]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80013c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013c6:	d131      	bne.n	800142c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013c8:	4b24      	ldr	r3, [pc, #144]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013ce:	4a23      	ldr	r2, [pc, #140]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80013d8:	4b20      	ldr	r3, [pc, #128]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80013e0:	4a1e      	ldr	r2, [pc, #120]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80013e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001460 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2232      	movs	r2, #50	@ 0x32
 80013ee:	fb02 f303 	mul.w	r3, r2, r3
 80013f2:	4a1c      	ldr	r2, [pc, #112]	@ (8001464 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80013f4:	fba2 2303 	umull	r2, r3, r2, r3
 80013f8:	0c9b      	lsrs	r3, r3, #18
 80013fa:	3301      	adds	r3, #1
 80013fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013fe:	e002      	b.n	8001406 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	3b01      	subs	r3, #1
 8001404:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001406:	4b15      	ldr	r3, [pc, #84]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001408:	695b      	ldr	r3, [r3, #20]
 800140a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800140e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001412:	d102      	bne.n	800141a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d1f2      	bne.n	8001400 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800141a:	4b10      	ldr	r3, [pc, #64]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800141c:	695b      	ldr	r3, [r3, #20]
 800141e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001422:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001426:	d112      	bne.n	800144e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e011      	b.n	8001450 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800142c:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800142e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001432:	4a0a      	ldr	r2, [pc, #40]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001434:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001438:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800143c:	e007      	b.n	800144e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800143e:	4b07      	ldr	r3, [pc, #28]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001446:	4a05      	ldr	r2, [pc, #20]	@ (800145c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001448:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800144c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	3714      	adds	r7, #20
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	40007000 	.word	0x40007000
 8001460:	20000054 	.word	0x20000054
 8001464:	431bde83 	.word	0x431bde83

08001468 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800146c:	4b05      	ldr	r3, [pc, #20]	@ (8001484 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	4a04      	ldr	r2, [pc, #16]	@ (8001484 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001472:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001476:	6093      	str	r3, [r2, #8]
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	40007000 	.word	0x40007000

08001488 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b088      	sub	sp, #32
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d101      	bne.n	800149a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e2fe      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d075      	beq.n	8001592 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014a6:	4b97      	ldr	r3, [pc, #604]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	f003 030c 	and.w	r3, r3, #12
 80014ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014b0:	4b94      	ldr	r3, [pc, #592]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	f003 0303 	and.w	r3, r3, #3
 80014b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	2b0c      	cmp	r3, #12
 80014be:	d102      	bne.n	80014c6 <HAL_RCC_OscConfig+0x3e>
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	2b03      	cmp	r3, #3
 80014c4:	d002      	beq.n	80014cc <HAL_RCC_OscConfig+0x44>
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	2b08      	cmp	r3, #8
 80014ca:	d10b      	bne.n	80014e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014cc:	4b8d      	ldr	r3, [pc, #564]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d05b      	beq.n	8001590 <HAL_RCC_OscConfig+0x108>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d157      	bne.n	8001590 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e2d9      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014ec:	d106      	bne.n	80014fc <HAL_RCC_OscConfig+0x74>
 80014ee:	4b85      	ldr	r3, [pc, #532]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a84      	ldr	r2, [pc, #528]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80014f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014f8:	6013      	str	r3, [r2, #0]
 80014fa:	e01d      	b.n	8001538 <HAL_RCC_OscConfig+0xb0>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001504:	d10c      	bne.n	8001520 <HAL_RCC_OscConfig+0x98>
 8001506:	4b7f      	ldr	r3, [pc, #508]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a7e      	ldr	r2, [pc, #504]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 800150c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	4b7c      	ldr	r3, [pc, #496]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a7b      	ldr	r2, [pc, #492]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 8001518:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800151c:	6013      	str	r3, [r2, #0]
 800151e:	e00b      	b.n	8001538 <HAL_RCC_OscConfig+0xb0>
 8001520:	4b78      	ldr	r3, [pc, #480]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a77      	ldr	r2, [pc, #476]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 8001526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800152a:	6013      	str	r3, [r2, #0]
 800152c:	4b75      	ldr	r3, [pc, #468]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a74      	ldr	r2, [pc, #464]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 8001532:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001536:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d013      	beq.n	8001568 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001540:	f7ff f9fe 	bl	8000940 <HAL_GetTick>
 8001544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001546:	e008      	b.n	800155a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001548:	f7ff f9fa 	bl	8000940 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b64      	cmp	r3, #100	@ 0x64
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e29e      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800155a:	4b6a      	ldr	r3, [pc, #424]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0xc0>
 8001566:	e014      	b.n	8001592 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001568:	f7ff f9ea 	bl	8000940 <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800156e:	e008      	b.n	8001582 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001570:	f7ff f9e6 	bl	8000940 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b64      	cmp	r3, #100	@ 0x64
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e28a      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001582:	4b60      	ldr	r3, [pc, #384]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f0      	bne.n	8001570 <HAL_RCC_OscConfig+0xe8>
 800158e:	e000      	b.n	8001592 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d075      	beq.n	800168a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800159e:	4b59      	ldr	r3, [pc, #356]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	f003 030c 	and.w	r3, r3, #12
 80015a6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015a8:	4b56      	ldr	r3, [pc, #344]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	f003 0303 	and.w	r3, r3, #3
 80015b0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	2b0c      	cmp	r3, #12
 80015b6:	d102      	bne.n	80015be <HAL_RCC_OscConfig+0x136>
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d002      	beq.n	80015c4 <HAL_RCC_OscConfig+0x13c>
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	2b04      	cmp	r3, #4
 80015c2:	d11f      	bne.n	8001604 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015c4:	4b4f      	ldr	r3, [pc, #316]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d005      	beq.n	80015dc <HAL_RCC_OscConfig+0x154>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d101      	bne.n	80015dc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e25d      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015dc:	4b49      	ldr	r3, [pc, #292]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80015de:	685b      	ldr	r3, [r3, #4]
 80015e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	691b      	ldr	r3, [r3, #16]
 80015e8:	061b      	lsls	r3, r3, #24
 80015ea:	4946      	ldr	r1, [pc, #280]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80015ec:	4313      	orrs	r3, r2
 80015ee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80015f0:	4b45      	ldr	r3, [pc, #276]	@ (8001708 <HAL_RCC_OscConfig+0x280>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff f893 	bl	8000720 <HAL_InitTick>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d043      	beq.n	8001688 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e249      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d023      	beq.n	8001654 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800160c:	4b3d      	ldr	r3, [pc, #244]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4a3c      	ldr	r2, [pc, #240]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 8001612:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001616:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001618:	f7ff f992 	bl	8000940 <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001620:	f7ff f98e 	bl	8000940 <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b02      	cmp	r3, #2
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e232      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001632:	4b34      	ldr	r3, [pc, #208]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0f0      	beq.n	8001620 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800163e:	4b31      	ldr	r3, [pc, #196]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	691b      	ldr	r3, [r3, #16]
 800164a:	061b      	lsls	r3, r3, #24
 800164c:	492d      	ldr	r1, [pc, #180]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 800164e:	4313      	orrs	r3, r2
 8001650:	604b      	str	r3, [r1, #4]
 8001652:	e01a      	b.n	800168a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001654:	4b2b      	ldr	r3, [pc, #172]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a2a      	ldr	r2, [pc, #168]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 800165a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800165e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001660:	f7ff f96e 	bl	8000940 <HAL_GetTick>
 8001664:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001666:	e008      	b.n	800167a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001668:	f7ff f96a 	bl	8000940 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	2b02      	cmp	r3, #2
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e20e      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800167a:	4b22      	ldr	r3, [pc, #136]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1f0      	bne.n	8001668 <HAL_RCC_OscConfig+0x1e0>
 8001686:	e000      	b.n	800168a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001688:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0308 	and.w	r3, r3, #8
 8001692:	2b00      	cmp	r3, #0
 8001694:	d041      	beq.n	800171a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	695b      	ldr	r3, [r3, #20]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d01c      	beq.n	80016d8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800169e:	4b19      	ldr	r3, [pc, #100]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80016a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016a4:	4a17      	ldr	r2, [pc, #92]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80016a6:	f043 0301 	orr.w	r3, r3, #1
 80016aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016ae:	f7ff f947 	bl	8000940 <HAL_GetTick>
 80016b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016b4:	e008      	b.n	80016c8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016b6:	f7ff f943 	bl	8000940 <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d901      	bls.n	80016c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e1e7      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016c8:	4b0e      	ldr	r3, [pc, #56]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80016ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016ce:	f003 0302 	and.w	r3, r3, #2
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0ef      	beq.n	80016b6 <HAL_RCC_OscConfig+0x22e>
 80016d6:	e020      	b.n	800171a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80016da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016de:	4a09      	ldr	r2, [pc, #36]	@ (8001704 <HAL_RCC_OscConfig+0x27c>)
 80016e0:	f023 0301 	bic.w	r3, r3, #1
 80016e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016e8:	f7ff f92a 	bl	8000940 <HAL_GetTick>
 80016ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80016ee:	e00d      	b.n	800170c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016f0:	f7ff f926 	bl	8000940 <HAL_GetTick>
 80016f4:	4602      	mov	r2, r0
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	1ad3      	subs	r3, r2, r3
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d906      	bls.n	800170c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80016fe:	2303      	movs	r3, #3
 8001700:	e1ca      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
 8001702:	bf00      	nop
 8001704:	40021000 	.word	0x40021000
 8001708:	20000058 	.word	0x20000058
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800170c:	4b8c      	ldr	r3, [pc, #560]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 800170e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1ea      	bne.n	80016f0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0304 	and.w	r3, r3, #4
 8001722:	2b00      	cmp	r3, #0
 8001724:	f000 80a6 	beq.w	8001874 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001728:	2300      	movs	r3, #0
 800172a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800172c:	4b84      	ldr	r3, [pc, #528]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 800172e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001730:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d101      	bne.n	800173c <HAL_RCC_OscConfig+0x2b4>
 8001738:	2301      	movs	r3, #1
 800173a:	e000      	b.n	800173e <HAL_RCC_OscConfig+0x2b6>
 800173c:	2300      	movs	r3, #0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d00d      	beq.n	800175e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001742:	4b7f      	ldr	r3, [pc, #508]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 8001744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001746:	4a7e      	ldr	r2, [pc, #504]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 8001748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800174c:	6593      	str	r3, [r2, #88]	@ 0x58
 800174e:	4b7c      	ldr	r3, [pc, #496]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 8001750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001756:	60fb      	str	r3, [r7, #12]
 8001758:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800175a:	2301      	movs	r3, #1
 800175c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800175e:	4b79      	ldr	r3, [pc, #484]	@ (8001944 <HAL_RCC_OscConfig+0x4bc>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001766:	2b00      	cmp	r3, #0
 8001768:	d118      	bne.n	800179c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800176a:	4b76      	ldr	r3, [pc, #472]	@ (8001944 <HAL_RCC_OscConfig+0x4bc>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4a75      	ldr	r2, [pc, #468]	@ (8001944 <HAL_RCC_OscConfig+0x4bc>)
 8001770:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001774:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001776:	f7ff f8e3 	bl	8000940 <HAL_GetTick>
 800177a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800177c:	e008      	b.n	8001790 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800177e:	f7ff f8df 	bl	8000940 <HAL_GetTick>
 8001782:	4602      	mov	r2, r0
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d901      	bls.n	8001790 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e183      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001790:	4b6c      	ldr	r3, [pc, #432]	@ (8001944 <HAL_RCC_OscConfig+0x4bc>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001798:	2b00      	cmp	r3, #0
 800179a:	d0f0      	beq.n	800177e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	d108      	bne.n	80017b6 <HAL_RCC_OscConfig+0x32e>
 80017a4:	4b66      	ldr	r3, [pc, #408]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80017a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017aa:	4a65      	ldr	r2, [pc, #404]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017b4:	e024      	b.n	8001800 <HAL_RCC_OscConfig+0x378>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	2b05      	cmp	r3, #5
 80017bc:	d110      	bne.n	80017e0 <HAL_RCC_OscConfig+0x358>
 80017be:	4b60      	ldr	r3, [pc, #384]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80017c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c4:	4a5e      	ldr	r2, [pc, #376]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80017c6:	f043 0304 	orr.w	r3, r3, #4
 80017ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017ce:	4b5c      	ldr	r3, [pc, #368]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80017d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017d4:	4a5a      	ldr	r2, [pc, #360]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80017d6:	f043 0301 	orr.w	r3, r3, #1
 80017da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017de:	e00f      	b.n	8001800 <HAL_RCC_OscConfig+0x378>
 80017e0:	4b57      	ldr	r3, [pc, #348]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80017e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017e6:	4a56      	ldr	r2, [pc, #344]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80017e8:	f023 0301 	bic.w	r3, r3, #1
 80017ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017f0:	4b53      	ldr	r3, [pc, #332]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80017f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017f6:	4a52      	ldr	r2, [pc, #328]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80017f8:	f023 0304 	bic.w	r3, r3, #4
 80017fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d016      	beq.n	8001836 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001808:	f7ff f89a 	bl	8000940 <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800180e:	e00a      	b.n	8001826 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001810:	f7ff f896 	bl	8000940 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800181e:	4293      	cmp	r3, r2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e138      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001826:	4b46      	ldr	r3, [pc, #280]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 8001828:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800182c:	f003 0302 	and.w	r3, r3, #2
 8001830:	2b00      	cmp	r3, #0
 8001832:	d0ed      	beq.n	8001810 <HAL_RCC_OscConfig+0x388>
 8001834:	e015      	b.n	8001862 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001836:	f7ff f883 	bl	8000940 <HAL_GetTick>
 800183a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800183c:	e00a      	b.n	8001854 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800183e:	f7ff f87f 	bl	8000940 <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	f241 3288 	movw	r2, #5000	@ 0x1388
 800184c:	4293      	cmp	r3, r2
 800184e:	d901      	bls.n	8001854 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e121      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001854:	4b3a      	ldr	r3, [pc, #232]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 8001856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d1ed      	bne.n	800183e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001862:	7ffb      	ldrb	r3, [r7, #31]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d105      	bne.n	8001874 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001868:	4b35      	ldr	r3, [pc, #212]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 800186a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800186c:	4a34      	ldr	r2, [pc, #208]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 800186e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001872:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0320 	and.w	r3, r3, #32
 800187c:	2b00      	cmp	r3, #0
 800187e:	d03c      	beq.n	80018fa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d01c      	beq.n	80018c2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001888:	4b2d      	ldr	r3, [pc, #180]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 800188a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800188e:	4a2c      	ldr	r2, [pc, #176]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 8001890:	f043 0301 	orr.w	r3, r3, #1
 8001894:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001898:	f7ff f852 	bl	8000940 <HAL_GetTick>
 800189c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800189e:	e008      	b.n	80018b2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018a0:	f7ff f84e 	bl	8000940 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e0f2      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018b2:	4b23      	ldr	r3, [pc, #140]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80018b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018b8:	f003 0302 	and.w	r3, r3, #2
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d0ef      	beq.n	80018a0 <HAL_RCC_OscConfig+0x418>
 80018c0:	e01b      	b.n	80018fa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80018c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80018c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018c8:	4a1d      	ldr	r2, [pc, #116]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80018ca:	f023 0301 	bic.w	r3, r3, #1
 80018ce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018d2:	f7ff f835 	bl	8000940 <HAL_GetTick>
 80018d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018d8:	e008      	b.n	80018ec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018da:	f7ff f831 	bl	8000940 <HAL_GetTick>
 80018de:	4602      	mov	r2, r0
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e0d5      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018ec:	4b14      	ldr	r3, [pc, #80]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 80018ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d1ef      	bne.n	80018da <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	69db      	ldr	r3, [r3, #28]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f000 80c9 	beq.w	8001a96 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001904:	4b0e      	ldr	r3, [pc, #56]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	f003 030c 	and.w	r3, r3, #12
 800190c:	2b0c      	cmp	r3, #12
 800190e:	f000 8083 	beq.w	8001a18 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	69db      	ldr	r3, [r3, #28]
 8001916:	2b02      	cmp	r3, #2
 8001918:	d15e      	bne.n	80019d8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800191a:	4b09      	ldr	r3, [pc, #36]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a08      	ldr	r2, [pc, #32]	@ (8001940 <HAL_RCC_OscConfig+0x4b8>)
 8001920:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001924:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001926:	f7ff f80b 	bl	8000940 <HAL_GetTick>
 800192a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800192c:	e00c      	b.n	8001948 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800192e:	f7ff f807 	bl	8000940 <HAL_GetTick>
 8001932:	4602      	mov	r2, r0
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	2b02      	cmp	r3, #2
 800193a:	d905      	bls.n	8001948 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800193c:	2303      	movs	r3, #3
 800193e:	e0ab      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
 8001940:	40021000 	.word	0x40021000
 8001944:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001948:	4b55      	ldr	r3, [pc, #340]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d1ec      	bne.n	800192e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001954:	4b52      	ldr	r3, [pc, #328]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 8001956:	68da      	ldr	r2, [r3, #12]
 8001958:	4b52      	ldr	r3, [pc, #328]	@ (8001aa4 <HAL_RCC_OscConfig+0x61c>)
 800195a:	4013      	ands	r3, r2
 800195c:	687a      	ldr	r2, [r7, #4]
 800195e:	6a11      	ldr	r1, [r2, #32]
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001964:	3a01      	subs	r2, #1
 8001966:	0112      	lsls	r2, r2, #4
 8001968:	4311      	orrs	r1, r2
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800196e:	0212      	lsls	r2, r2, #8
 8001970:	4311      	orrs	r1, r2
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001976:	0852      	lsrs	r2, r2, #1
 8001978:	3a01      	subs	r2, #1
 800197a:	0552      	lsls	r2, r2, #21
 800197c:	4311      	orrs	r1, r2
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001982:	0852      	lsrs	r2, r2, #1
 8001984:	3a01      	subs	r2, #1
 8001986:	0652      	lsls	r2, r2, #25
 8001988:	4311      	orrs	r1, r2
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800198e:	06d2      	lsls	r2, r2, #27
 8001990:	430a      	orrs	r2, r1
 8001992:	4943      	ldr	r1, [pc, #268]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 8001994:	4313      	orrs	r3, r2
 8001996:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001998:	4b41      	ldr	r3, [pc, #260]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4a40      	ldr	r2, [pc, #256]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 800199e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019a2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019a4:	4b3e      	ldr	r3, [pc, #248]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	4a3d      	ldr	r2, [pc, #244]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 80019aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019ae:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b0:	f7fe ffc6 	bl	8000940 <HAL_GetTick>
 80019b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019b6:	e008      	b.n	80019ca <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019b8:	f7fe ffc2 	bl	8000940 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d901      	bls.n	80019ca <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80019c6:	2303      	movs	r3, #3
 80019c8:	e066      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019ca:	4b35      	ldr	r3, [pc, #212]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d0f0      	beq.n	80019b8 <HAL_RCC_OscConfig+0x530>
 80019d6:	e05e      	b.n	8001a96 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019d8:	4b31      	ldr	r3, [pc, #196]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a30      	ldr	r2, [pc, #192]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 80019de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e4:	f7fe ffac 	bl	8000940 <HAL_GetTick>
 80019e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019ea:	e008      	b.n	80019fe <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019ec:	f7fe ffa8 	bl	8000940 <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d901      	bls.n	80019fe <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e04c      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019fe:	4b28      	ldr	r3, [pc, #160]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d1f0      	bne.n	80019ec <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001a0a:	4b25      	ldr	r3, [pc, #148]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 8001a0c:	68da      	ldr	r2, [r3, #12]
 8001a0e:	4924      	ldr	r1, [pc, #144]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 8001a10:	4b25      	ldr	r3, [pc, #148]	@ (8001aa8 <HAL_RCC_OscConfig+0x620>)
 8001a12:	4013      	ands	r3, r2
 8001a14:	60cb      	str	r3, [r1, #12]
 8001a16:	e03e      	b.n	8001a96 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	69db      	ldr	r3, [r3, #28]
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d101      	bne.n	8001a24 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e039      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001a24:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa0 <HAL_RCC_OscConfig+0x618>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	f003 0203 	and.w	r2, r3, #3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6a1b      	ldr	r3, [r3, #32]
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d12c      	bne.n	8001a92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a42:	3b01      	subs	r3, #1
 8001a44:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d123      	bne.n	8001a92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a54:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d11b      	bne.n	8001a92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a64:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d113      	bne.n	8001a92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a74:	085b      	lsrs	r3, r3, #1
 8001a76:	3b01      	subs	r3, #1
 8001a78:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001a7a:	429a      	cmp	r2, r3
 8001a7c:	d109      	bne.n	8001a92 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a88:	085b      	lsrs	r3, r3, #1
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d001      	beq.n	8001a96 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e000      	b.n	8001a98 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001a96:	2300      	movs	r3, #0
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3720      	adds	r7, #32
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	019f800c 	.word	0x019f800c
 8001aa8:	feeefffc 	.word	0xfeeefffc

08001aac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d101      	bne.n	8001ac4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e11e      	b.n	8001d02 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ac4:	4b91      	ldr	r3, [pc, #580]	@ (8001d0c <HAL_RCC_ClockConfig+0x260>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f003 030f 	and.w	r3, r3, #15
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	d910      	bls.n	8001af4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad2:	4b8e      	ldr	r3, [pc, #568]	@ (8001d0c <HAL_RCC_ClockConfig+0x260>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f023 020f 	bic.w	r2, r3, #15
 8001ada:	498c      	ldr	r1, [pc, #560]	@ (8001d0c <HAL_RCC_ClockConfig+0x260>)
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ae2:	4b8a      	ldr	r3, [pc, #552]	@ (8001d0c <HAL_RCC_ClockConfig+0x260>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 030f 	and.w	r3, r3, #15
 8001aea:	683a      	ldr	r2, [r7, #0]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d001      	beq.n	8001af4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001af0:	2301      	movs	r3, #1
 8001af2:	e106      	b.n	8001d02 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0301 	and.w	r3, r3, #1
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d073      	beq.n	8001be8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b03      	cmp	r3, #3
 8001b06:	d129      	bne.n	8001b5c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b08:	4b81      	ldr	r3, [pc, #516]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d101      	bne.n	8001b18 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e0f4      	b.n	8001d02 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001b18:	f000 f9ba 	bl	8001e90 <RCC_GetSysClockFreqFromPLLSource>
 8001b1c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	4a7c      	ldr	r2, [pc, #496]	@ (8001d14 <HAL_RCC_ClockConfig+0x268>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d93f      	bls.n	8001ba6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001b26:	4b7a      	ldr	r3, [pc, #488]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d009      	beq.n	8001b46 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d033      	beq.n	8001ba6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d12f      	bne.n	8001ba6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001b46:	4b72      	ldr	r3, [pc, #456]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001b4e:	4a70      	ldr	r2, [pc, #448]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001b50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b54:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001b56:	2380      	movs	r3, #128	@ 0x80
 8001b58:	617b      	str	r3, [r7, #20]
 8001b5a:	e024      	b.n	8001ba6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d107      	bne.n	8001b74 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b64:	4b6a      	ldr	r3, [pc, #424]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d109      	bne.n	8001b84 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e0c6      	b.n	8001d02 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b74:	4b66      	ldr	r3, [pc, #408]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d101      	bne.n	8001b84 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e0be      	b.n	8001d02 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001b84:	f000 f8ce 	bl	8001d24 <HAL_RCC_GetSysClockFreq>
 8001b88:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	4a61      	ldr	r2, [pc, #388]	@ (8001d14 <HAL_RCC_ClockConfig+0x268>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d909      	bls.n	8001ba6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001b92:	4b5f      	ldr	r3, [pc, #380]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001b9a:	4a5d      	ldr	r2, [pc, #372]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001b9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ba0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001ba2:	2380      	movs	r3, #128	@ 0x80
 8001ba4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ba6:	4b5a      	ldr	r3, [pc, #360]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	f023 0203 	bic.w	r2, r3, #3
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	4957      	ldr	r1, [pc, #348]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bb8:	f7fe fec2 	bl	8000940 <HAL_GetTick>
 8001bbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bbe:	e00a      	b.n	8001bd6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bc0:	f7fe febe 	bl	8000940 <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d901      	bls.n	8001bd6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	e095      	b.n	8001d02 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bd6:	4b4e      	ldr	r3, [pc, #312]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001bd8:	689b      	ldr	r3, [r3, #8]
 8001bda:	f003 020c 	and.w	r2, r3, #12
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d1eb      	bne.n	8001bc0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d023      	beq.n	8001c3c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d005      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c00:	4b43      	ldr	r3, [pc, #268]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	4a42      	ldr	r2, [pc, #264]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001c06:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001c0a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0308 	and.w	r3, r3, #8
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d007      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001c18:	4b3d      	ldr	r3, [pc, #244]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001c20:	4a3b      	ldr	r2, [pc, #236]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001c22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001c26:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c28:	4b39      	ldr	r3, [pc, #228]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	4936      	ldr	r1, [pc, #216]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001c36:	4313      	orrs	r3, r2
 8001c38:	608b      	str	r3, [r1, #8]
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	2b80      	cmp	r3, #128	@ 0x80
 8001c40:	d105      	bne.n	8001c4e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001c42:	4b33      	ldr	r3, [pc, #204]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	4a32      	ldr	r2, [pc, #200]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001c48:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c4c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c4e:	4b2f      	ldr	r3, [pc, #188]	@ (8001d0c <HAL_RCC_ClockConfig+0x260>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 030f 	and.w	r3, r3, #15
 8001c56:	683a      	ldr	r2, [r7, #0]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d21d      	bcs.n	8001c98 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5c:	4b2b      	ldr	r3, [pc, #172]	@ (8001d0c <HAL_RCC_ClockConfig+0x260>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f023 020f 	bic.w	r2, r3, #15
 8001c64:	4929      	ldr	r1, [pc, #164]	@ (8001d0c <HAL_RCC_ClockConfig+0x260>)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c6c:	f7fe fe68 	bl	8000940 <HAL_GetTick>
 8001c70:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c72:	e00a      	b.n	8001c8a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c74:	f7fe fe64 	bl	8000940 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e03b      	b.n	8001d02 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c8a:	4b20      	ldr	r3, [pc, #128]	@ (8001d0c <HAL_RCC_ClockConfig+0x260>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 030f 	and.w	r3, r3, #15
 8001c92:	683a      	ldr	r2, [r7, #0]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d1ed      	bne.n	8001c74 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0304 	and.w	r3, r3, #4
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d008      	beq.n	8001cb6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001ca6:	689b      	ldr	r3, [r3, #8]
 8001ca8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	4917      	ldr	r1, [pc, #92]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0308 	and.w	r3, r3, #8
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d009      	beq.n	8001cd6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cc2:	4b13      	ldr	r3, [pc, #76]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	691b      	ldr	r3, [r3, #16]
 8001cce:	00db      	lsls	r3, r3, #3
 8001cd0:	490f      	ldr	r1, [pc, #60]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001cd6:	f000 f825 	bl	8001d24 <HAL_RCC_GetSysClockFreq>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001d10 <HAL_RCC_ClockConfig+0x264>)
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	091b      	lsrs	r3, r3, #4
 8001ce2:	f003 030f 	and.w	r3, r3, #15
 8001ce6:	490c      	ldr	r1, [pc, #48]	@ (8001d18 <HAL_RCC_ClockConfig+0x26c>)
 8001ce8:	5ccb      	ldrb	r3, [r1, r3]
 8001cea:	f003 031f 	and.w	r3, r3, #31
 8001cee:	fa22 f303 	lsr.w	r3, r2, r3
 8001cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8001d1c <HAL_RCC_ClockConfig+0x270>)
 8001cf4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001cf6:	4b0a      	ldr	r3, [pc, #40]	@ (8001d20 <HAL_RCC_ClockConfig+0x274>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7fe fd10 	bl	8000720 <HAL_InitTick>
 8001d00:	4603      	mov	r3, r0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3718      	adds	r7, #24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	40022000 	.word	0x40022000
 8001d10:	40021000 	.word	0x40021000
 8001d14:	04c4b400 	.word	0x04c4b400
 8001d18:	08005898 	.word	0x08005898
 8001d1c:	20000054 	.word	0x20000054
 8001d20:	20000058 	.word	0x20000058

08001d24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b087      	sub	sp, #28
 8001d28:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001d2a:	4b2c      	ldr	r3, [pc, #176]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 030c 	and.w	r3, r3, #12
 8001d32:	2b04      	cmp	r3, #4
 8001d34:	d102      	bne.n	8001d3c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d36:	4b2a      	ldr	r3, [pc, #168]	@ (8001de0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d38:	613b      	str	r3, [r7, #16]
 8001d3a:	e047      	b.n	8001dcc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001d3c:	4b27      	ldr	r3, [pc, #156]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	f003 030c 	and.w	r3, r3, #12
 8001d44:	2b08      	cmp	r3, #8
 8001d46:	d102      	bne.n	8001d4e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d48:	4b26      	ldr	r3, [pc, #152]	@ (8001de4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d4a:	613b      	str	r3, [r7, #16]
 8001d4c:	e03e      	b.n	8001dcc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001d4e:	4b23      	ldr	r3, [pc, #140]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f003 030c 	and.w	r3, r3, #12
 8001d56:	2b0c      	cmp	r3, #12
 8001d58:	d136      	bne.n	8001dc8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d5a:	4b20      	ldr	r3, [pc, #128]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d5c:	68db      	ldr	r3, [r3, #12]
 8001d5e:	f003 0303 	and.w	r3, r3, #3
 8001d62:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d64:	4b1d      	ldr	r3, [pc, #116]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	091b      	lsrs	r3, r3, #4
 8001d6a:	f003 030f 	and.w	r3, r3, #15
 8001d6e:	3301      	adds	r3, #1
 8001d70:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	2b03      	cmp	r3, #3
 8001d76:	d10c      	bne.n	8001d92 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d78:	4a1a      	ldr	r2, [pc, #104]	@ (8001de4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d80:	4a16      	ldr	r2, [pc, #88]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d82:	68d2      	ldr	r2, [r2, #12]
 8001d84:	0a12      	lsrs	r2, r2, #8
 8001d86:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001d8a:	fb02 f303 	mul.w	r3, r2, r3
 8001d8e:	617b      	str	r3, [r7, #20]
      break;
 8001d90:	e00c      	b.n	8001dac <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d92:	4a13      	ldr	r2, [pc, #76]	@ (8001de0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9a:	4a10      	ldr	r2, [pc, #64]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d9c:	68d2      	ldr	r2, [r2, #12]
 8001d9e:	0a12      	lsrs	r2, r2, #8
 8001da0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001da4:	fb02 f303 	mul.w	r3, r2, r3
 8001da8:	617b      	str	r3, [r7, #20]
      break;
 8001daa:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001dac:	4b0b      	ldr	r3, [pc, #44]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	0e5b      	lsrs	r3, r3, #25
 8001db2:	f003 0303 	and.w	r3, r3, #3
 8001db6:	3301      	adds	r3, #1
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc4:	613b      	str	r3, [r7, #16]
 8001dc6:	e001      	b.n	8001dcc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001dcc:	693b      	ldr	r3, [r7, #16]
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	371c      	adds	r7, #28
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	00f42400 	.word	0x00f42400
 8001de4:	007a1200 	.word	0x007a1200

08001de8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dec:	4b03      	ldr	r3, [pc, #12]	@ (8001dfc <HAL_RCC_GetHCLKFreq+0x14>)
 8001dee:	681b      	ldr	r3, [r3, #0]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	20000054 	.word	0x20000054

08001e00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e04:	f7ff fff0 	bl	8001de8 <HAL_RCC_GetHCLKFreq>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	0a1b      	lsrs	r3, r3, #8
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	4904      	ldr	r1, [pc, #16]	@ (8001e28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e16:	5ccb      	ldrb	r3, [r1, r3]
 8001e18:	f003 031f 	and.w	r3, r3, #31
 8001e1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	40021000 	.word	0x40021000
 8001e28:	080058a8 	.word	0x080058a8

08001e2c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	220f      	movs	r2, #15
 8001e3a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001e3c:	4b12      	ldr	r3, [pc, #72]	@ (8001e88 <HAL_RCC_GetClockConfig+0x5c>)
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 0203 	and.w	r2, r3, #3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001e48:	4b0f      	ldr	r3, [pc, #60]	@ (8001e88 <HAL_RCC_GetClockConfig+0x5c>)
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001e54:	4b0c      	ldr	r3, [pc, #48]	@ (8001e88 <HAL_RCC_GetClockConfig+0x5c>)
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001e60:	4b09      	ldr	r3, [pc, #36]	@ (8001e88 <HAL_RCC_GetClockConfig+0x5c>)
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	08db      	lsrs	r3, r3, #3
 8001e66:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001e6e:	4b07      	ldr	r3, [pc, #28]	@ (8001e8c <HAL_RCC_GetClockConfig+0x60>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 020f 	and.w	r2, r3, #15
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	601a      	str	r2, [r3, #0]
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40022000 	.word	0x40022000

08001e90 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b087      	sub	sp, #28
 8001e94:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e96:	4b1e      	ldr	r3, [pc, #120]	@ (8001f10 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	f003 0303 	and.w	r3, r3, #3
 8001e9e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001ea0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f10 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	091b      	lsrs	r3, r3, #4
 8001ea6:	f003 030f 	and.w	r3, r3, #15
 8001eaa:	3301      	adds	r3, #1
 8001eac:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	2b03      	cmp	r3, #3
 8001eb2:	d10c      	bne.n	8001ece <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001eb4:	4a17      	ldr	r2, [pc, #92]	@ (8001f14 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ebc:	4a14      	ldr	r2, [pc, #80]	@ (8001f10 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ebe:	68d2      	ldr	r2, [r2, #12]
 8001ec0:	0a12      	lsrs	r2, r2, #8
 8001ec2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ec6:	fb02 f303 	mul.w	r3, r2, r3
 8001eca:	617b      	str	r3, [r7, #20]
    break;
 8001ecc:	e00c      	b.n	8001ee8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ece:	4a12      	ldr	r2, [pc, #72]	@ (8001f18 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed6:	4a0e      	ldr	r2, [pc, #56]	@ (8001f10 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ed8:	68d2      	ldr	r2, [r2, #12]
 8001eda:	0a12      	lsrs	r2, r2, #8
 8001edc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ee0:	fb02 f303 	mul.w	r3, r2, r3
 8001ee4:	617b      	str	r3, [r7, #20]
    break;
 8001ee6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ee8:	4b09      	ldr	r3, [pc, #36]	@ (8001f10 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	0e5b      	lsrs	r3, r3, #25
 8001eee:	f003 0303 	and.w	r3, r3, #3
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001ef8:	697a      	ldr	r2, [r7, #20]
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f00:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001f02:	687b      	ldr	r3, [r7, #4]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	371c      	adds	r7, #28
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	40021000 	.word	0x40021000
 8001f14:	007a1200 	.word	0x007a1200
 8001f18:	00f42400 	.word	0x00f42400

08001f1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d101      	bne.n	8001f2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e049      	b.n	8001fc2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d106      	bne.n	8001f48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f000 f841 	bl	8001fca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	3304      	adds	r3, #4
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	f000 fa30 	bl	80023c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}

08001fca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001fca:	b480      	push	{r7}
 8001fcc:	b083      	sub	sp, #12
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
	...

08001fe0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b085      	sub	sp, #20
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d001      	beq.n	8001ff8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e054      	b.n	80020a2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68da      	ldr	r2, [r3, #12]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f042 0201 	orr.w	r2, r2, #1
 800200e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a26      	ldr	r2, [pc, #152]	@ (80020b0 <HAL_TIM_Base_Start_IT+0xd0>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d022      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002022:	d01d      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a22      	ldr	r2, [pc, #136]	@ (80020b4 <HAL_TIM_Base_Start_IT+0xd4>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d018      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a21      	ldr	r2, [pc, #132]	@ (80020b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d013      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a1f      	ldr	r2, [pc, #124]	@ (80020bc <HAL_TIM_Base_Start_IT+0xdc>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d00e      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a1e      	ldr	r2, [pc, #120]	@ (80020c0 <HAL_TIM_Base_Start_IT+0xe0>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d009      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a1c      	ldr	r2, [pc, #112]	@ (80020c4 <HAL_TIM_Base_Start_IT+0xe4>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d004      	beq.n	8002060 <HAL_TIM_Base_Start_IT+0x80>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a1b      	ldr	r2, [pc, #108]	@ (80020c8 <HAL_TIM_Base_Start_IT+0xe8>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d115      	bne.n	800208c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	689a      	ldr	r2, [r3, #8]
 8002066:	4b19      	ldr	r3, [pc, #100]	@ (80020cc <HAL_TIM_Base_Start_IT+0xec>)
 8002068:	4013      	ands	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2b06      	cmp	r3, #6
 8002070:	d015      	beq.n	800209e <HAL_TIM_Base_Start_IT+0xbe>
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002078:	d011      	beq.n	800209e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f042 0201 	orr.w	r2, r2, #1
 8002088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800208a:	e008      	b.n	800209e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f042 0201 	orr.w	r2, r2, #1
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	e000      	b.n	80020a0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800209e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3714      	adds	r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	40012c00 	.word	0x40012c00
 80020b4:	40000400 	.word	0x40000400
 80020b8:	40000800 	.word	0x40000800
 80020bc:	40000c00 	.word	0x40000c00
 80020c0:	40013400 	.word	0x40013400
 80020c4:	40014000 	.word	0x40014000
 80020c8:	40015000 	.word	0x40015000
 80020cc:	00010007 	.word	0x00010007

080020d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d020      	beq.n	8002134 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	f003 0302 	and.w	r3, r3, #2
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d01b      	beq.n	8002134 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f06f 0202 	mvn.w	r2, #2
 8002104:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2201      	movs	r2, #1
 800210a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	f003 0303 	and.w	r3, r3, #3
 8002116:	2b00      	cmp	r3, #0
 8002118:	d003      	beq.n	8002122 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 f931 	bl	8002382 <HAL_TIM_IC_CaptureCallback>
 8002120:	e005      	b.n	800212e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f000 f923 	bl	800236e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f000 f934 	bl	8002396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	f003 0304 	and.w	r3, r3, #4
 800213a:	2b00      	cmp	r3, #0
 800213c:	d020      	beq.n	8002180 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	f003 0304 	and.w	r3, r3, #4
 8002144:	2b00      	cmp	r3, #0
 8002146:	d01b      	beq.n	8002180 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f06f 0204 	mvn.w	r2, #4
 8002150:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2202      	movs	r2, #2
 8002156:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002162:	2b00      	cmp	r3, #0
 8002164:	d003      	beq.n	800216e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f000 f90b 	bl	8002382 <HAL_TIM_IC_CaptureCallback>
 800216c:	e005      	b.n	800217a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f000 f8fd 	bl	800236e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f000 f90e 	bl	8002396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	f003 0308 	and.w	r3, r3, #8
 8002186:	2b00      	cmp	r3, #0
 8002188:	d020      	beq.n	80021cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f003 0308 	and.w	r3, r3, #8
 8002190:	2b00      	cmp	r3, #0
 8002192:	d01b      	beq.n	80021cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f06f 0208 	mvn.w	r2, #8
 800219c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2204      	movs	r2, #4
 80021a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	f003 0303 	and.w	r3, r3, #3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f8e5 	bl	8002382 <HAL_TIM_IC_CaptureCallback>
 80021b8:	e005      	b.n	80021c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 f8d7 	bl	800236e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f000 f8e8 	bl	8002396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	f003 0310 	and.w	r3, r3, #16
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d020      	beq.n	8002218 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f003 0310 	and.w	r3, r3, #16
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d01b      	beq.n	8002218 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f06f 0210 	mvn.w	r2, #16
 80021e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2208      	movs	r2, #8
 80021ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	69db      	ldr	r3, [r3, #28]
 80021f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d003      	beq.n	8002206 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f000 f8bf 	bl	8002382 <HAL_TIM_IC_CaptureCallback>
 8002204:	e005      	b.n	8002212 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 f8b1 	bl	800236e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f000 f8c2 	bl	8002396 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00c      	beq.n	800223c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f003 0301 	and.w	r3, r3, #1
 8002228:	2b00      	cmp	r3, #0
 800222a:	d007      	beq.n	800223c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f06f 0201 	mvn.w	r2, #1
 8002234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7fe f9ea 	bl	8000610 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002242:	2b00      	cmp	r3, #0
 8002244:	d104      	bne.n	8002250 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800224c:	2b00      	cmp	r3, #0
 800224e:	d00c      	beq.n	800226a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002256:	2b00      	cmp	r3, #0
 8002258:	d007      	beq.n	800226a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8002262:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f000 f969 	bl	800253c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00c      	beq.n	800228e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800227a:	2b00      	cmp	r3, #0
 800227c:	d007      	beq.n	800228e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002286:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	f000 f961 	bl	8002550 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002294:	2b00      	cmp	r3, #0
 8002296:	d00c      	beq.n	80022b2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d007      	beq.n	80022b2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80022aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f000 f87c 	bl	80023aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80022b2:	68bb      	ldr	r3, [r7, #8]
 80022b4:	f003 0320 	and.w	r3, r3, #32
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d00c      	beq.n	80022d6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f003 0320 	and.w	r3, r3, #32
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d007      	beq.n	80022d6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f06f 0220 	mvn.w	r2, #32
 80022ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80022d0:	6878      	ldr	r0, [r7, #4]
 80022d2:	f000 f929 	bl	8002528 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d00c      	beq.n	80022fa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d007      	beq.n	80022fa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80022f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f000 f935 	bl	8002564 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d00c      	beq.n	800231e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d007      	beq.n	800231e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8002316:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f000 f92d 	bl	8002578 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00c      	beq.n	8002342 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d007      	beq.n	8002342 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800233a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f000 f925 	bl	800258c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d00c      	beq.n	8002366 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d007      	beq.n	8002366 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800235e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	f000 f91d 	bl	80025a0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002366:	bf00      	nop
 8002368:	3710      	adds	r7, #16
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800236e:	b480      	push	{r7}
 8002370:	b083      	sub	sp, #12
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002376:	bf00      	nop
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr

08002382 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002382:	b480      	push	{r7}
 8002384:	b083      	sub	sp, #12
 8002386:	af00      	add	r7, sp, #0
 8002388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800238a:	bf00      	nop
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800239e:	bf00      	nop
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b083      	sub	sp, #12
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023b2:	bf00      	nop
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
	...

080023c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4a4c      	ldr	r2, [pc, #304]	@ (8002504 <TIM_Base_SetConfig+0x144>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d017      	beq.n	8002408 <TIM_Base_SetConfig+0x48>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023de:	d013      	beq.n	8002408 <TIM_Base_SetConfig+0x48>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a49      	ldr	r2, [pc, #292]	@ (8002508 <TIM_Base_SetConfig+0x148>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d00f      	beq.n	8002408 <TIM_Base_SetConfig+0x48>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a48      	ldr	r2, [pc, #288]	@ (800250c <TIM_Base_SetConfig+0x14c>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d00b      	beq.n	8002408 <TIM_Base_SetConfig+0x48>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a47      	ldr	r2, [pc, #284]	@ (8002510 <TIM_Base_SetConfig+0x150>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d007      	beq.n	8002408 <TIM_Base_SetConfig+0x48>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4a46      	ldr	r2, [pc, #280]	@ (8002514 <TIM_Base_SetConfig+0x154>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d003      	beq.n	8002408 <TIM_Base_SetConfig+0x48>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a45      	ldr	r2, [pc, #276]	@ (8002518 <TIM_Base_SetConfig+0x158>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d108      	bne.n	800241a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800240e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	68fa      	ldr	r2, [r7, #12]
 8002416:	4313      	orrs	r3, r2
 8002418:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a39      	ldr	r2, [pc, #228]	@ (8002504 <TIM_Base_SetConfig+0x144>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d023      	beq.n	800246a <TIM_Base_SetConfig+0xaa>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002428:	d01f      	beq.n	800246a <TIM_Base_SetConfig+0xaa>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a36      	ldr	r2, [pc, #216]	@ (8002508 <TIM_Base_SetConfig+0x148>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d01b      	beq.n	800246a <TIM_Base_SetConfig+0xaa>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a35      	ldr	r2, [pc, #212]	@ (800250c <TIM_Base_SetConfig+0x14c>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d017      	beq.n	800246a <TIM_Base_SetConfig+0xaa>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a34      	ldr	r2, [pc, #208]	@ (8002510 <TIM_Base_SetConfig+0x150>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d013      	beq.n	800246a <TIM_Base_SetConfig+0xaa>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a33      	ldr	r2, [pc, #204]	@ (8002514 <TIM_Base_SetConfig+0x154>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d00f      	beq.n	800246a <TIM_Base_SetConfig+0xaa>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a33      	ldr	r2, [pc, #204]	@ (800251c <TIM_Base_SetConfig+0x15c>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d00b      	beq.n	800246a <TIM_Base_SetConfig+0xaa>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a32      	ldr	r2, [pc, #200]	@ (8002520 <TIM_Base_SetConfig+0x160>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d007      	beq.n	800246a <TIM_Base_SetConfig+0xaa>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a31      	ldr	r2, [pc, #196]	@ (8002524 <TIM_Base_SetConfig+0x164>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d003      	beq.n	800246a <TIM_Base_SetConfig+0xaa>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a2c      	ldr	r2, [pc, #176]	@ (8002518 <TIM_Base_SetConfig+0x158>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d108      	bne.n	800247c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002470:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	68db      	ldr	r3, [r3, #12]
 8002476:	68fa      	ldr	r2, [r7, #12]
 8002478:	4313      	orrs	r3, r2
 800247a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	4313      	orrs	r3, r2
 8002488:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	68fa      	ldr	r2, [r7, #12]
 800248e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	689a      	ldr	r2, [r3, #8]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a18      	ldr	r2, [pc, #96]	@ (8002504 <TIM_Base_SetConfig+0x144>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d013      	beq.n	80024d0 <TIM_Base_SetConfig+0x110>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a1a      	ldr	r2, [pc, #104]	@ (8002514 <TIM_Base_SetConfig+0x154>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d00f      	beq.n	80024d0 <TIM_Base_SetConfig+0x110>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	4a1a      	ldr	r2, [pc, #104]	@ (800251c <TIM_Base_SetConfig+0x15c>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d00b      	beq.n	80024d0 <TIM_Base_SetConfig+0x110>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4a19      	ldr	r2, [pc, #100]	@ (8002520 <TIM_Base_SetConfig+0x160>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d007      	beq.n	80024d0 <TIM_Base_SetConfig+0x110>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a18      	ldr	r2, [pc, #96]	@ (8002524 <TIM_Base_SetConfig+0x164>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d003      	beq.n	80024d0 <TIM_Base_SetConfig+0x110>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a13      	ldr	r2, [pc, #76]	@ (8002518 <TIM_Base_SetConfig+0x158>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d103      	bne.n	80024d8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	691a      	ldr	r2, [r3, #16]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2201      	movs	r2, #1
 80024dc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d105      	bne.n	80024f6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	f023 0201 	bic.w	r2, r3, #1
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	611a      	str	r2, [r3, #16]
  }
}
 80024f6:	bf00      	nop
 80024f8:	3714      	adds	r7, #20
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	40012c00 	.word	0x40012c00
 8002508:	40000400 	.word	0x40000400
 800250c:	40000800 	.word	0x40000800
 8002510:	40000c00 	.word	0x40000c00
 8002514:	40013400 	.word	0x40013400
 8002518:	40015000 	.word	0x40015000
 800251c:	40014000 	.word	0x40014000
 8002520:	40014400 	.word	0x40014400
 8002524:	40014800 	.word	0x40014800

08002528 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002530:	bf00      	nop
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr

0800253c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002544:	bf00      	nop
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002550:	b480      	push	{r7}
 8002552:	b083      	sub	sp, #12
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr

0800258c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8002594:	bf00      	nop
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr

080025b4 <__NVIC_SetPriority>:
{
 80025b4:	b480      	push	{r7}
 80025b6:	b083      	sub	sp, #12
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	4603      	mov	r3, r0
 80025bc:	6039      	str	r1, [r7, #0]
 80025be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	db0a      	blt.n	80025de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	490c      	ldr	r1, [pc, #48]	@ (8002600 <__NVIC_SetPriority+0x4c>)
 80025ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d2:	0112      	lsls	r2, r2, #4
 80025d4:	b2d2      	uxtb	r2, r2
 80025d6:	440b      	add	r3, r1
 80025d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80025dc:	e00a      	b.n	80025f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	b2da      	uxtb	r2, r3
 80025e2:	4908      	ldr	r1, [pc, #32]	@ (8002604 <__NVIC_SetPriority+0x50>)
 80025e4:	79fb      	ldrb	r3, [r7, #7]
 80025e6:	f003 030f 	and.w	r3, r3, #15
 80025ea:	3b04      	subs	r3, #4
 80025ec:	0112      	lsls	r2, r2, #4
 80025ee:	b2d2      	uxtb	r2, r2
 80025f0:	440b      	add	r3, r1
 80025f2:	761a      	strb	r2, [r3, #24]
}
 80025f4:	bf00      	nop
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	e000e100 	.word	0xe000e100
 8002604:	e000ed00 	.word	0xe000ed00

08002608 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002608:	b580      	push	{r7, lr}
 800260a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800260c:	4b05      	ldr	r3, [pc, #20]	@ (8002624 <SysTick_Handler+0x1c>)
 800260e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002610:	f001 ff8a 	bl	8004528 <xTaskGetSchedulerState>
 8002614:	4603      	mov	r3, r0
 8002616:	2b01      	cmp	r3, #1
 8002618:	d001      	beq.n	800261e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800261a:	f002 fd85 	bl	8005128 <xPortSysTickHandler>
  }
}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	e000e010 	.word	0xe000e010

08002628 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800262c:	2100      	movs	r1, #0
 800262e:	f06f 0004 	mvn.w	r0, #4
 8002632:	f7ff ffbf 	bl	80025b4 <__NVIC_SetPriority>
#endif
}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
	...

0800263c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002642:	f3ef 8305 	mrs	r3, IPSR
 8002646:	603b      	str	r3, [r7, #0]
  return(result);
 8002648:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800264e:	f06f 0305 	mvn.w	r3, #5
 8002652:	607b      	str	r3, [r7, #4]
 8002654:	e00c      	b.n	8002670 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002656:	4b0a      	ldr	r3, [pc, #40]	@ (8002680 <osKernelInitialize+0x44>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d105      	bne.n	800266a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800265e:	4b08      	ldr	r3, [pc, #32]	@ (8002680 <osKernelInitialize+0x44>)
 8002660:	2201      	movs	r2, #1
 8002662:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002664:	2300      	movs	r3, #0
 8002666:	607b      	str	r3, [r7, #4]
 8002668:	e002      	b.n	8002670 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800266a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800266e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002670:	687b      	ldr	r3, [r7, #4]
}
 8002672:	4618      	mov	r0, r3
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	20000140 	.word	0x20000140

08002684 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800268a:	f3ef 8305 	mrs	r3, IPSR
 800268e:	603b      	str	r3, [r7, #0]
  return(result);
 8002690:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002692:	2b00      	cmp	r3, #0
 8002694:	d003      	beq.n	800269e <osKernelStart+0x1a>
    stat = osErrorISR;
 8002696:	f06f 0305 	mvn.w	r3, #5
 800269a:	607b      	str	r3, [r7, #4]
 800269c:	e010      	b.n	80026c0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800269e:	4b0b      	ldr	r3, [pc, #44]	@ (80026cc <osKernelStart+0x48>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d109      	bne.n	80026ba <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80026a6:	f7ff ffbf 	bl	8002628 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80026aa:	4b08      	ldr	r3, [pc, #32]	@ (80026cc <osKernelStart+0x48>)
 80026ac:	2202      	movs	r2, #2
 80026ae:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80026b0:	f001 fac4 	bl	8003c3c <vTaskStartScheduler>
      stat = osOK;
 80026b4:	2300      	movs	r3, #0
 80026b6:	607b      	str	r3, [r7, #4]
 80026b8:	e002      	b.n	80026c0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80026ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026be:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80026c0:	687b      	ldr	r3, [r7, #4]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	20000140 	.word	0x20000140

080026d0 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80026d6:	f3ef 8305 	mrs	r3, IPSR
 80026da:	603b      	str	r3, [r7, #0]
  return(result);
 80026dc:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d003      	beq.n	80026ea <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 80026e2:	f001 fbd7 	bl	8003e94 <xTaskGetTickCountFromISR>
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	e002      	b.n	80026f0 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80026ea:	f001 fbc3 	bl	8003e74 <xTaskGetTickCount>
 80026ee:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80026f0:	687b      	ldr	r3, [r7, #4]
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b08e      	sub	sp, #56	@ 0x38
 80026fe:	af04      	add	r7, sp, #16
 8002700:	60f8      	str	r0, [r7, #12]
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002706:	2300      	movs	r3, #0
 8002708:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800270a:	f3ef 8305 	mrs	r3, IPSR
 800270e:	617b      	str	r3, [r7, #20]
  return(result);
 8002710:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002712:	2b00      	cmp	r3, #0
 8002714:	d17e      	bne.n	8002814 <osThreadNew+0x11a>
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d07b      	beq.n	8002814 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800271c:	2380      	movs	r3, #128	@ 0x80
 800271e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002720:	2318      	movs	r3, #24
 8002722:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002724:	2300      	movs	r3, #0
 8002726:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002728:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800272c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d045      	beq.n	80027c0 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d002      	beq.n	8002742 <osThreadNew+0x48>
        name = attr->name;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	699b      	ldr	r3, [r3, #24]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d002      	beq.n	8002750 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	699b      	ldr	r3, [r3, #24]
 800274e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002750:	69fb      	ldr	r3, [r7, #28]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d008      	beq.n	8002768 <osThreadNew+0x6e>
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	2b38      	cmp	r3, #56	@ 0x38
 800275a:	d805      	bhi.n	8002768 <osThreadNew+0x6e>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f003 0301 	and.w	r3, r3, #1
 8002764:	2b00      	cmp	r3, #0
 8002766:	d001      	beq.n	800276c <osThreadNew+0x72>
        return (NULL);
 8002768:	2300      	movs	r3, #0
 800276a:	e054      	b.n	8002816 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	695b      	ldr	r3, [r3, #20]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d003      	beq.n	800277c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	695b      	ldr	r3, [r3, #20]
 8002778:	089b      	lsrs	r3, r3, #2
 800277a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00e      	beq.n	80027a2 <osThreadNew+0xa8>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	2ba7      	cmp	r3, #167	@ 0xa7
 800278a:	d90a      	bls.n	80027a2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002790:	2b00      	cmp	r3, #0
 8002792:	d006      	beq.n	80027a2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	695b      	ldr	r3, [r3, #20]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d002      	beq.n	80027a2 <osThreadNew+0xa8>
        mem = 1;
 800279c:	2301      	movs	r3, #1
 800279e:	61bb      	str	r3, [r7, #24]
 80027a0:	e010      	b.n	80027c4 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10c      	bne.n	80027c4 <osThreadNew+0xca>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d108      	bne.n	80027c4 <osThreadNew+0xca>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	691b      	ldr	r3, [r3, #16]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d104      	bne.n	80027c4 <osThreadNew+0xca>
          mem = 0;
 80027ba:	2300      	movs	r3, #0
 80027bc:	61bb      	str	r3, [r7, #24]
 80027be:	e001      	b.n	80027c4 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80027c0:	2300      	movs	r3, #0
 80027c2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d110      	bne.n	80027ec <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80027d2:	9202      	str	r2, [sp, #8]
 80027d4:	9301      	str	r3, [sp, #4]
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	9300      	str	r3, [sp, #0]
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	6a3a      	ldr	r2, [r7, #32]
 80027de:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f000 ffed 	bl	80037c0 <xTaskCreateStatic>
 80027e6:	4603      	mov	r3, r0
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	e013      	b.n	8002814 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d110      	bne.n	8002814 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80027f2:	6a3b      	ldr	r3, [r7, #32]
 80027f4:	b29a      	uxth	r2, r3
 80027f6:	f107 0310 	add.w	r3, r7, #16
 80027fa:	9301      	str	r3, [sp, #4]
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	9300      	str	r3, [sp, #0]
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002804:	68f8      	ldr	r0, [r7, #12]
 8002806:	f001 f83b 	bl	8003880 <xTaskCreate>
 800280a:	4603      	mov	r3, r0
 800280c:	2b01      	cmp	r3, #1
 800280e:	d001      	beq.n	8002814 <osThreadNew+0x11a>
            hTask = NULL;
 8002810:	2300      	movs	r3, #0
 8002812:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002814:	693b      	ldr	r3, [r7, #16]
}
 8002816:	4618      	mov	r0, r3
 8002818:	3728      	adds	r7, #40	@ 0x28
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800281e:	b580      	push	{r7, lr}
 8002820:	b08a      	sub	sp, #40	@ 0x28
 8002822:	af02      	add	r7, sp, #8
 8002824:	60f8      	str	r0, [r7, #12]
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800282a:	2300      	movs	r3, #0
 800282c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800282e:	f3ef 8305 	mrs	r3, IPSR
 8002832:	613b      	str	r3, [r7, #16]
  return(result);
 8002834:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8002836:	2b00      	cmp	r3, #0
 8002838:	d15f      	bne.n	80028fa <osMessageQueueNew+0xdc>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d05c      	beq.n	80028fa <osMessageQueueNew+0xdc>
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d059      	beq.n	80028fa <osMessageQueueNew+0xdc>
    mem = -1;
 8002846:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800284a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d029      	beq.n	80028a6 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d012      	beq.n	8002880 <osMessageQueueNew+0x62>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	2b4f      	cmp	r3, #79	@ 0x4f
 8002860:	d90e      	bls.n	8002880 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8002866:	2b00      	cmp	r3, #0
 8002868:	d00a      	beq.n	8002880 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	695a      	ldr	r2, [r3, #20]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	68b9      	ldr	r1, [r7, #8]
 8002872:	fb01 f303 	mul.w	r3, r1, r3
 8002876:	429a      	cmp	r2, r3
 8002878:	d302      	bcc.n	8002880 <osMessageQueueNew+0x62>
        mem = 1;
 800287a:	2301      	movs	r3, #1
 800287c:	61bb      	str	r3, [r7, #24]
 800287e:	e014      	b.n	80028aa <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d110      	bne.n	80028aa <osMessageQueueNew+0x8c>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d10c      	bne.n	80028aa <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8002894:	2b00      	cmp	r3, #0
 8002896:	d108      	bne.n	80028aa <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d104      	bne.n	80028aa <osMessageQueueNew+0x8c>
          mem = 0;
 80028a0:	2300      	movs	r3, #0
 80028a2:	61bb      	str	r3, [r7, #24]
 80028a4:	e001      	b.n	80028aa <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80028a6:	2300      	movs	r3, #0
 80028a8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d10b      	bne.n	80028c8 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	691a      	ldr	r2, [r3, #16]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	2100      	movs	r1, #0
 80028ba:	9100      	str	r1, [sp, #0]
 80028bc:	68b9      	ldr	r1, [r7, #8]
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f000 fa30 	bl	8002d24 <xQueueGenericCreateStatic>
 80028c4:	61f8      	str	r0, [r7, #28]
 80028c6:	e008      	b.n	80028da <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d105      	bne.n	80028da <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80028ce:	2200      	movs	r2, #0
 80028d0:	68b9      	ldr	r1, [r7, #8]
 80028d2:	68f8      	ldr	r0, [r7, #12]
 80028d4:	f000 faa3 	bl	8002e1e <xQueueGenericCreate>
 80028d8:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d00c      	beq.n	80028fa <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d003      	beq.n	80028ee <osMessageQueueNew+0xd0>
        name = attr->name;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	617b      	str	r3, [r7, #20]
 80028ec:	e001      	b.n	80028f2 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80028ee:	2300      	movs	r3, #0
 80028f0:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80028f2:	6979      	ldr	r1, [r7, #20]
 80028f4:	69f8      	ldr	r0, [r7, #28]
 80028f6:	f000 ff05 	bl	8003704 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80028fa:	69fb      	ldr	r3, [r7, #28]
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3720      	adds	r7, #32
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}

08002904 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8002904:	b580      	push	{r7, lr}
 8002906:	b088      	sub	sp, #32
 8002908:	af00      	add	r7, sp, #0
 800290a:	60f8      	str	r0, [r7, #12]
 800290c:	60b9      	str	r1, [r7, #8]
 800290e:	603b      	str	r3, [r7, #0]
 8002910:	4613      	mov	r3, r2
 8002912:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8002918:	2300      	movs	r3, #0
 800291a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800291c:	f3ef 8305 	mrs	r3, IPSR
 8002920:	617b      	str	r3, [r7, #20]
  return(result);
 8002922:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8002924:	2b00      	cmp	r3, #0
 8002926:	d028      	beq.n	800297a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d005      	beq.n	800293a <osMessageQueuePut+0x36>
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d002      	beq.n	800293a <osMessageQueuePut+0x36>
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d003      	beq.n	8002942 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800293a:	f06f 0303 	mvn.w	r3, #3
 800293e:	61fb      	str	r3, [r7, #28]
 8002940:	e038      	b.n	80029b4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8002942:	2300      	movs	r3, #0
 8002944:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8002946:	f107 0210 	add.w	r2, r7, #16
 800294a:	2300      	movs	r3, #0
 800294c:	68b9      	ldr	r1, [r7, #8]
 800294e:	69b8      	ldr	r0, [r7, #24]
 8002950:	f000 fbc6 	bl	80030e0 <xQueueGenericSendFromISR>
 8002954:	4603      	mov	r3, r0
 8002956:	2b01      	cmp	r3, #1
 8002958:	d003      	beq.n	8002962 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800295a:	f06f 0302 	mvn.w	r3, #2
 800295e:	61fb      	str	r3, [r7, #28]
 8002960:	e028      	b.n	80029b4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d025      	beq.n	80029b4 <osMessageQueuePut+0xb0>
 8002968:	4b15      	ldr	r3, [pc, #84]	@ (80029c0 <osMessageQueuePut+0xbc>)
 800296a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	f3bf 8f4f 	dsb	sy
 8002974:	f3bf 8f6f 	isb	sy
 8002978:	e01c      	b.n	80029b4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800297a:	69bb      	ldr	r3, [r7, #24]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d002      	beq.n	8002986 <osMessageQueuePut+0x82>
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d103      	bne.n	800298e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8002986:	f06f 0303 	mvn.w	r3, #3
 800298a:	61fb      	str	r3, [r7, #28]
 800298c:	e012      	b.n	80029b4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800298e:	2300      	movs	r3, #0
 8002990:	683a      	ldr	r2, [r7, #0]
 8002992:	68b9      	ldr	r1, [r7, #8]
 8002994:	69b8      	ldr	r0, [r7, #24]
 8002996:	f000 faa1 	bl	8002edc <xQueueGenericSend>
 800299a:	4603      	mov	r3, r0
 800299c:	2b01      	cmp	r3, #1
 800299e:	d009      	beq.n	80029b4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d003      	beq.n	80029ae <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80029a6:	f06f 0301 	mvn.w	r3, #1
 80029aa:	61fb      	str	r3, [r7, #28]
 80029ac:	e002      	b.n	80029b4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80029ae:	f06f 0302 	mvn.w	r3, #2
 80029b2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80029b4:	69fb      	ldr	r3, [r7, #28]
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3720      	adds	r7, #32
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	e000ed04 	.word	0xe000ed04

080029c4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b088      	sub	sp, #32
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60f8      	str	r0, [r7, #12]
 80029cc:	60b9      	str	r1, [r7, #8]
 80029ce:	607a      	str	r2, [r7, #4]
 80029d0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80029d6:	2300      	movs	r3, #0
 80029d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80029da:	f3ef 8305 	mrs	r3, IPSR
 80029de:	617b      	str	r3, [r7, #20]
  return(result);
 80029e0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d028      	beq.n	8002a38 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d005      	beq.n	80029f8 <osMessageQueueGet+0x34>
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d002      	beq.n	80029f8 <osMessageQueueGet+0x34>
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d003      	beq.n	8002a00 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80029f8:	f06f 0303 	mvn.w	r3, #3
 80029fc:	61fb      	str	r3, [r7, #28]
 80029fe:	e037      	b.n	8002a70 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8002a00:	2300      	movs	r3, #0
 8002a02:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8002a04:	f107 0310 	add.w	r3, r7, #16
 8002a08:	461a      	mov	r2, r3
 8002a0a:	68b9      	ldr	r1, [r7, #8]
 8002a0c:	69b8      	ldr	r0, [r7, #24]
 8002a0e:	f000 fce7 	bl	80033e0 <xQueueReceiveFromISR>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d003      	beq.n	8002a20 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8002a18:	f06f 0302 	mvn.w	r3, #2
 8002a1c:	61fb      	str	r3, [r7, #28]
 8002a1e:	e027      	b.n	8002a70 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d024      	beq.n	8002a70 <osMessageQueueGet+0xac>
 8002a26:	4b15      	ldr	r3, [pc, #84]	@ (8002a7c <osMessageQueueGet+0xb8>)
 8002a28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a2c:	601a      	str	r2, [r3, #0]
 8002a2e:	f3bf 8f4f 	dsb	sy
 8002a32:	f3bf 8f6f 	isb	sy
 8002a36:	e01b      	b.n	8002a70 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8002a38:	69bb      	ldr	r3, [r7, #24]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d002      	beq.n	8002a44 <osMessageQueueGet+0x80>
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d103      	bne.n	8002a4c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8002a44:	f06f 0303 	mvn.w	r3, #3
 8002a48:	61fb      	str	r3, [r7, #28]
 8002a4a:	e011      	b.n	8002a70 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8002a4c:	683a      	ldr	r2, [r7, #0]
 8002a4e:	68b9      	ldr	r1, [r7, #8]
 8002a50:	69b8      	ldr	r0, [r7, #24]
 8002a52:	f000 fbe3 	bl	800321c <xQueueReceive>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d009      	beq.n	8002a70 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d003      	beq.n	8002a6a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8002a62:	f06f 0301 	mvn.w	r3, #1
 8002a66:	61fb      	str	r3, [r7, #28]
 8002a68:	e002      	b.n	8002a70 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8002a6a:	f06f 0302 	mvn.w	r3, #2
 8002a6e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8002a70:	69fb      	ldr	r3, [r7, #28]
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3720      	adds	r7, #32
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	e000ed04 	.word	0xe000ed04

08002a80 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	4a07      	ldr	r2, [pc, #28]	@ (8002aac <vApplicationGetIdleTaskMemory+0x2c>)
 8002a90:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	4a06      	ldr	r2, [pc, #24]	@ (8002ab0 <vApplicationGetIdleTaskMemory+0x30>)
 8002a96:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2280      	movs	r2, #128	@ 0x80
 8002a9c:	601a      	str	r2, [r3, #0]
}
 8002a9e:	bf00      	nop
 8002aa0:	3714      	adds	r7, #20
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	20000144 	.word	0x20000144
 8002ab0:	200001ec 	.word	0x200001ec

08002ab4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	4a07      	ldr	r2, [pc, #28]	@ (8002ae0 <vApplicationGetTimerTaskMemory+0x2c>)
 8002ac4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	4a06      	ldr	r2, [pc, #24]	@ (8002ae4 <vApplicationGetTimerTaskMemory+0x30>)
 8002aca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ad2:	601a      	str	r2, [r3, #0]
}
 8002ad4:	bf00      	nop
 8002ad6:	3714      	adds	r7, #20
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	200003ec 	.word	0x200003ec
 8002ae4:	20000494 	.word	0x20000494

08002ae8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f103 0208 	add.w	r2, r3, #8
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002b00:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f103 0208 	add.w	r2, r3, #8
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f103 0208 	add.w	r2, r3, #8
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002b36:	bf00      	nop
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b42:	b480      	push	{r7}
 8002b44:	b085      	sub	sp, #20
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]
 8002b4a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	68fa      	ldr	r2, [r7, #12]
 8002b56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	683a      	ldr	r2, [r7, #0]
 8002b66:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	1c5a      	adds	r2, r3, #1
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	601a      	str	r2, [r3, #0]
}
 8002b7e:	bf00      	nop
 8002b80:	3714      	adds	r7, #20
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b085      	sub	sp, #20
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
 8002b92:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ba0:	d103      	bne.n	8002baa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	60fb      	str	r3, [r7, #12]
 8002ba8:	e00c      	b.n	8002bc4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	3308      	adds	r3, #8
 8002bae:	60fb      	str	r3, [r7, #12]
 8002bb0:	e002      	b.n	8002bb8 <vListInsert+0x2e>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	60fb      	str	r3, [r7, #12]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d2f6      	bcs.n	8002bb2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	685a      	ldr	r2, [r3, #4]
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	683a      	ldr	r2, [r7, #0]
 8002bd2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	1c5a      	adds	r2, r3, #1
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	601a      	str	r2, [r3, #0]
}
 8002bf0:	bf00      	nop
 8002bf2:	3714      	adds	r7, #20
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b085      	sub	sp, #20
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	691b      	ldr	r3, [r3, #16]
 8002c08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	6892      	ldr	r2, [r2, #8]
 8002c12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	6852      	ldr	r2, [r2, #4]
 8002c1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d103      	bne.n	8002c30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	1e5a      	subs	r2, r3, #1
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3714      	adds	r7, #20
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10b      	bne.n	8002c7c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c68:	f383 8811 	msr	BASEPRI, r3
 8002c6c:	f3bf 8f6f 	isb	sy
 8002c70:	f3bf 8f4f 	dsb	sy
 8002c74:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002c76:	bf00      	nop
 8002c78:	bf00      	nop
 8002c7a:	e7fd      	b.n	8002c78 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002c7c:	f002 f9c4 	bl	8005008 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c88:	68f9      	ldr	r1, [r7, #12]
 8002c8a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002c8c:	fb01 f303 	mul.w	r3, r1, r3
 8002c90:	441a      	add	r2, r3
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cac:	3b01      	subs	r3, #1
 8002cae:	68f9      	ldr	r1, [r7, #12]
 8002cb0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002cb2:	fb01 f303 	mul.w	r3, r1, r3
 8002cb6:	441a      	add	r2, r3
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	22ff      	movs	r2, #255	@ 0xff
 8002cc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	22ff      	movs	r2, #255	@ 0xff
 8002cc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d114      	bne.n	8002cfc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	691b      	ldr	r3, [r3, #16]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d01a      	beq.n	8002d10 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	3310      	adds	r3, #16
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f001 fa5c 	bl	800419c <xTaskRemoveFromEventList>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d012      	beq.n	8002d10 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002cea:	4b0d      	ldr	r3, [pc, #52]	@ (8002d20 <xQueueGenericReset+0xd0>)
 8002cec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002cf0:	601a      	str	r2, [r3, #0]
 8002cf2:	f3bf 8f4f 	dsb	sy
 8002cf6:	f3bf 8f6f 	isb	sy
 8002cfa:	e009      	b.n	8002d10 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	3310      	adds	r3, #16
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff fef1 	bl	8002ae8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	3324      	adds	r3, #36	@ 0x24
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff feec 	bl	8002ae8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002d10:	f002 f9ac 	bl	800506c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002d14:	2301      	movs	r3, #1
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	e000ed04 	.word	0xe000ed04

08002d24 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b08e      	sub	sp, #56	@ 0x38
 8002d28:	af02      	add	r7, sp, #8
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
 8002d30:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d10b      	bne.n	8002d50 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d3c:	f383 8811 	msr	BASEPRI, r3
 8002d40:	f3bf 8f6f 	isb	sy
 8002d44:	f3bf 8f4f 	dsb	sy
 8002d48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002d4a:	bf00      	nop
 8002d4c:	bf00      	nop
 8002d4e:	e7fd      	b.n	8002d4c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10b      	bne.n	8002d6e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d5a:	f383 8811 	msr	BASEPRI, r3
 8002d5e:	f3bf 8f6f 	isb	sy
 8002d62:	f3bf 8f4f 	dsb	sy
 8002d66:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002d68:	bf00      	nop
 8002d6a:	bf00      	nop
 8002d6c:	e7fd      	b.n	8002d6a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d002      	beq.n	8002d7a <xQueueGenericCreateStatic+0x56>
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <xQueueGenericCreateStatic+0x5a>
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e000      	b.n	8002d80 <xQueueGenericCreateStatic+0x5c>
 8002d7e:	2300      	movs	r3, #0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d10b      	bne.n	8002d9c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d88:	f383 8811 	msr	BASEPRI, r3
 8002d8c:	f3bf 8f6f 	isb	sy
 8002d90:	f3bf 8f4f 	dsb	sy
 8002d94:	623b      	str	r3, [r7, #32]
}
 8002d96:	bf00      	nop
 8002d98:	bf00      	nop
 8002d9a:	e7fd      	b.n	8002d98 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d102      	bne.n	8002da8 <xQueueGenericCreateStatic+0x84>
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <xQueueGenericCreateStatic+0x88>
 8002da8:	2301      	movs	r3, #1
 8002daa:	e000      	b.n	8002dae <xQueueGenericCreateStatic+0x8a>
 8002dac:	2300      	movs	r3, #0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d10b      	bne.n	8002dca <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002db6:	f383 8811 	msr	BASEPRI, r3
 8002dba:	f3bf 8f6f 	isb	sy
 8002dbe:	f3bf 8f4f 	dsb	sy
 8002dc2:	61fb      	str	r3, [r7, #28]
}
 8002dc4:	bf00      	nop
 8002dc6:	bf00      	nop
 8002dc8:	e7fd      	b.n	8002dc6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002dca:	2350      	movs	r3, #80	@ 0x50
 8002dcc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	2b50      	cmp	r3, #80	@ 0x50
 8002dd2:	d00b      	beq.n	8002dec <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dd8:	f383 8811 	msr	BASEPRI, r3
 8002ddc:	f3bf 8f6f 	isb	sy
 8002de0:	f3bf 8f4f 	dsb	sy
 8002de4:	61bb      	str	r3, [r7, #24]
}
 8002de6:	bf00      	nop
 8002de8:	bf00      	nop
 8002dea:	e7fd      	b.n	8002de8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002dec:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002df2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d00d      	beq.n	8002e14 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002e00:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e06:	9300      	str	r3, [sp, #0]
 8002e08:	4613      	mov	r3, r2
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	68b9      	ldr	r1, [r7, #8]
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f000 f840 	bl	8002e94 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002e16:	4618      	mov	r0, r3
 8002e18:	3730      	adds	r7, #48	@ 0x30
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b08a      	sub	sp, #40	@ 0x28
 8002e22:	af02      	add	r7, sp, #8
 8002e24:	60f8      	str	r0, [r7, #12]
 8002e26:	60b9      	str	r1, [r7, #8]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d10b      	bne.n	8002e4a <xQueueGenericCreate+0x2c>
	__asm volatile
 8002e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e36:	f383 8811 	msr	BASEPRI, r3
 8002e3a:	f3bf 8f6f 	isb	sy
 8002e3e:	f3bf 8f4f 	dsb	sy
 8002e42:	613b      	str	r3, [r7, #16]
}
 8002e44:	bf00      	nop
 8002e46:	bf00      	nop
 8002e48:	e7fd      	b.n	8002e46 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	fb02 f303 	mul.w	r3, r2, r3
 8002e52:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	3350      	adds	r3, #80	@ 0x50
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f002 f9f7 	bl	800524c <pvPortMalloc>
 8002e5e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d011      	beq.n	8002e8a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002e66:	69bb      	ldr	r3, [r7, #24]
 8002e68:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e6a:	697b      	ldr	r3, [r7, #20]
 8002e6c:	3350      	adds	r3, #80	@ 0x50
 8002e6e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002e78:	79fa      	ldrb	r2, [r7, #7]
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	697a      	ldr	r2, [r7, #20]
 8002e82:	68b9      	ldr	r1, [r7, #8]
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	f000 f805 	bl	8002e94 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002e8a:	69bb      	ldr	r3, [r7, #24]
	}
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	3720      	adds	r7, #32
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
 8002ea0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d103      	bne.n	8002eb0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002ea8:	69bb      	ldr	r3, [r7, #24]
 8002eaa:	69ba      	ldr	r2, [r7, #24]
 8002eac:	601a      	str	r2, [r3, #0]
 8002eae:	e002      	b.n	8002eb6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	68fa      	ldr	r2, [r7, #12]
 8002eba:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002ebc:	69bb      	ldr	r3, [r7, #24]
 8002ebe:	68ba      	ldr	r2, [r7, #8]
 8002ec0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	69b8      	ldr	r0, [r7, #24]
 8002ec6:	f7ff fec3 	bl	8002c50 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002eca:	69bb      	ldr	r3, [r7, #24]
 8002ecc:	78fa      	ldrb	r2, [r7, #3]
 8002ece:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002ed2:	bf00      	nop
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08e      	sub	sp, #56	@ 0x38
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
 8002ee8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002eea:	2300      	movs	r3, #0
 8002eec:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d10b      	bne.n	8002f10 <xQueueGenericSend+0x34>
	__asm volatile
 8002ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002efc:	f383 8811 	msr	BASEPRI, r3
 8002f00:	f3bf 8f6f 	isb	sy
 8002f04:	f3bf 8f4f 	dsb	sy
 8002f08:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002f0a:	bf00      	nop
 8002f0c:	bf00      	nop
 8002f0e:	e7fd      	b.n	8002f0c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d103      	bne.n	8002f1e <xQueueGenericSend+0x42>
 8002f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d101      	bne.n	8002f22 <xQueueGenericSend+0x46>
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e000      	b.n	8002f24 <xQueueGenericSend+0x48>
 8002f22:	2300      	movs	r3, #0
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d10b      	bne.n	8002f40 <xQueueGenericSend+0x64>
	__asm volatile
 8002f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f2c:	f383 8811 	msr	BASEPRI, r3
 8002f30:	f3bf 8f6f 	isb	sy
 8002f34:	f3bf 8f4f 	dsb	sy
 8002f38:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002f3a:	bf00      	nop
 8002f3c:	bf00      	nop
 8002f3e:	e7fd      	b.n	8002f3c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	d103      	bne.n	8002f4e <xQueueGenericSend+0x72>
 8002f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d101      	bne.n	8002f52 <xQueueGenericSend+0x76>
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e000      	b.n	8002f54 <xQueueGenericSend+0x78>
 8002f52:	2300      	movs	r3, #0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d10b      	bne.n	8002f70 <xQueueGenericSend+0x94>
	__asm volatile
 8002f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f5c:	f383 8811 	msr	BASEPRI, r3
 8002f60:	f3bf 8f6f 	isb	sy
 8002f64:	f3bf 8f4f 	dsb	sy
 8002f68:	623b      	str	r3, [r7, #32]
}
 8002f6a:	bf00      	nop
 8002f6c:	bf00      	nop
 8002f6e:	e7fd      	b.n	8002f6c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002f70:	f001 fada 	bl	8004528 <xTaskGetSchedulerState>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d102      	bne.n	8002f80 <xQueueGenericSend+0xa4>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d101      	bne.n	8002f84 <xQueueGenericSend+0xa8>
 8002f80:	2301      	movs	r3, #1
 8002f82:	e000      	b.n	8002f86 <xQueueGenericSend+0xaa>
 8002f84:	2300      	movs	r3, #0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d10b      	bne.n	8002fa2 <xQueueGenericSend+0xc6>
	__asm volatile
 8002f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f8e:	f383 8811 	msr	BASEPRI, r3
 8002f92:	f3bf 8f6f 	isb	sy
 8002f96:	f3bf 8f4f 	dsb	sy
 8002f9a:	61fb      	str	r3, [r7, #28]
}
 8002f9c:	bf00      	nop
 8002f9e:	bf00      	nop
 8002fa0:	e7fd      	b.n	8002f9e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002fa2:	f002 f831 	bl	8005008 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d302      	bcc.n	8002fb8 <xQueueGenericSend+0xdc>
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d129      	bne.n	800300c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002fb8:	683a      	ldr	r2, [r7, #0]
 8002fba:	68b9      	ldr	r1, [r7, #8]
 8002fbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002fbe:	f000 fa91 	bl	80034e4 <prvCopyDataToQueue>
 8002fc2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d010      	beq.n	8002fee <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fce:	3324      	adds	r3, #36	@ 0x24
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f001 f8e3 	bl	800419c <xTaskRemoveFromEventList>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d013      	beq.n	8003004 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002fdc:	4b3f      	ldr	r3, [pc, #252]	@ (80030dc <xQueueGenericSend+0x200>)
 8002fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	f3bf 8f4f 	dsb	sy
 8002fe8:	f3bf 8f6f 	isb	sy
 8002fec:	e00a      	b.n	8003004 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d007      	beq.n	8003004 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002ff4:	4b39      	ldr	r3, [pc, #228]	@ (80030dc <xQueueGenericSend+0x200>)
 8002ff6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ffa:	601a      	str	r2, [r3, #0]
 8002ffc:	f3bf 8f4f 	dsb	sy
 8003000:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003004:	f002 f832 	bl	800506c <vPortExitCritical>
				return pdPASS;
 8003008:	2301      	movs	r3, #1
 800300a:	e063      	b.n	80030d4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d103      	bne.n	800301a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003012:	f002 f82b 	bl	800506c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003016:	2300      	movs	r3, #0
 8003018:	e05c      	b.n	80030d4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800301a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800301c:	2b00      	cmp	r3, #0
 800301e:	d106      	bne.n	800302e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003020:	f107 0314 	add.w	r3, r7, #20
 8003024:	4618      	mov	r0, r3
 8003026:	f001 f91d 	bl	8004264 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800302a:	2301      	movs	r3, #1
 800302c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800302e:	f002 f81d 	bl	800506c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003032:	f000 fe73 	bl	8003d1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003036:	f001 ffe7 	bl	8005008 <vPortEnterCritical>
 800303a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800303c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003040:	b25b      	sxtb	r3, r3
 8003042:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003046:	d103      	bne.n	8003050 <xQueueGenericSend+0x174>
 8003048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800304a:	2200      	movs	r2, #0
 800304c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003052:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003056:	b25b      	sxtb	r3, r3
 8003058:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800305c:	d103      	bne.n	8003066 <xQueueGenericSend+0x18a>
 800305e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003060:	2200      	movs	r2, #0
 8003062:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003066:	f002 f801 	bl	800506c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800306a:	1d3a      	adds	r2, r7, #4
 800306c:	f107 0314 	add.w	r3, r7, #20
 8003070:	4611      	mov	r1, r2
 8003072:	4618      	mov	r0, r3
 8003074:	f001 f90c 	bl	8004290 <xTaskCheckForTimeOut>
 8003078:	4603      	mov	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d124      	bne.n	80030c8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800307e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003080:	f000 fb28 	bl	80036d4 <prvIsQueueFull>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d018      	beq.n	80030bc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800308a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800308c:	3310      	adds	r3, #16
 800308e:	687a      	ldr	r2, [r7, #4]
 8003090:	4611      	mov	r1, r2
 8003092:	4618      	mov	r0, r3
 8003094:	f001 f830 	bl	80040f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003098:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800309a:	f000 fab3 	bl	8003604 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800309e:	f000 fe4b 	bl	8003d38 <xTaskResumeAll>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	f47f af7c 	bne.w	8002fa2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80030aa:	4b0c      	ldr	r3, [pc, #48]	@ (80030dc <xQueueGenericSend+0x200>)
 80030ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	f3bf 8f4f 	dsb	sy
 80030b6:	f3bf 8f6f 	isb	sy
 80030ba:	e772      	b.n	8002fa2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80030bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80030be:	f000 faa1 	bl	8003604 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80030c2:	f000 fe39 	bl	8003d38 <xTaskResumeAll>
 80030c6:	e76c      	b.n	8002fa2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80030c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80030ca:	f000 fa9b 	bl	8003604 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80030ce:	f000 fe33 	bl	8003d38 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80030d2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3738      	adds	r7, #56	@ 0x38
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	e000ed04 	.word	0xe000ed04

080030e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b090      	sub	sp, #64	@ 0x40
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
 80030ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80030f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d10b      	bne.n	8003110 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80030f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030fc:	f383 8811 	msr	BASEPRI, r3
 8003100:	f3bf 8f6f 	isb	sy
 8003104:	f3bf 8f4f 	dsb	sy
 8003108:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800310a:	bf00      	nop
 800310c:	bf00      	nop
 800310e:	e7fd      	b.n	800310c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d103      	bne.n	800311e <xQueueGenericSendFromISR+0x3e>
 8003116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311a:	2b00      	cmp	r3, #0
 800311c:	d101      	bne.n	8003122 <xQueueGenericSendFromISR+0x42>
 800311e:	2301      	movs	r3, #1
 8003120:	e000      	b.n	8003124 <xQueueGenericSendFromISR+0x44>
 8003122:	2300      	movs	r3, #0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d10b      	bne.n	8003140 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800312c:	f383 8811 	msr	BASEPRI, r3
 8003130:	f3bf 8f6f 	isb	sy
 8003134:	f3bf 8f4f 	dsb	sy
 8003138:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800313a:	bf00      	nop
 800313c:	bf00      	nop
 800313e:	e7fd      	b.n	800313c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	2b02      	cmp	r3, #2
 8003144:	d103      	bne.n	800314e <xQueueGenericSendFromISR+0x6e>
 8003146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800314a:	2b01      	cmp	r3, #1
 800314c:	d101      	bne.n	8003152 <xQueueGenericSendFromISR+0x72>
 800314e:	2301      	movs	r3, #1
 8003150:	e000      	b.n	8003154 <xQueueGenericSendFromISR+0x74>
 8003152:	2300      	movs	r3, #0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d10b      	bne.n	8003170 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800315c:	f383 8811 	msr	BASEPRI, r3
 8003160:	f3bf 8f6f 	isb	sy
 8003164:	f3bf 8f4f 	dsb	sy
 8003168:	623b      	str	r3, [r7, #32]
}
 800316a:	bf00      	nop
 800316c:	bf00      	nop
 800316e:	e7fd      	b.n	800316c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003170:	f002 f82a 	bl	80051c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003174:	f3ef 8211 	mrs	r2, BASEPRI
 8003178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800317c:	f383 8811 	msr	BASEPRI, r3
 8003180:	f3bf 8f6f 	isb	sy
 8003184:	f3bf 8f4f 	dsb	sy
 8003188:	61fa      	str	r2, [r7, #28]
 800318a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800318c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800318e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003192:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003198:	429a      	cmp	r2, r3
 800319a:	d302      	bcc.n	80031a2 <xQueueGenericSendFromISR+0xc2>
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	2b02      	cmp	r3, #2
 80031a0:	d12f      	bne.n	8003202 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80031a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80031a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	68b9      	ldr	r1, [r7, #8]
 80031b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80031b8:	f000 f994 	bl	80034e4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80031bc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80031c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031c4:	d112      	bne.n	80031ec <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80031c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d016      	beq.n	80031fc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031d0:	3324      	adds	r3, #36	@ 0x24
 80031d2:	4618      	mov	r0, r3
 80031d4:	f000 ffe2 	bl	800419c <xTaskRemoveFromEventList>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d00e      	beq.n	80031fc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d00b      	beq.n	80031fc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	601a      	str	r2, [r3, #0]
 80031ea:	e007      	b.n	80031fc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80031ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80031f0:	3301      	adds	r3, #1
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	b25a      	sxtb	r2, r3
 80031f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80031fc:	2301      	movs	r3, #1
 80031fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003200:	e001      	b.n	8003206 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003202:	2300      	movs	r3, #0
 8003204:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003206:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003208:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003210:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003212:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003214:	4618      	mov	r0, r3
 8003216:	3740      	adds	r7, #64	@ 0x40
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b08c      	sub	sp, #48	@ 0x30
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003228:	2300      	movs	r3, #0
 800322a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003232:	2b00      	cmp	r3, #0
 8003234:	d10b      	bne.n	800324e <xQueueReceive+0x32>
	__asm volatile
 8003236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800323a:	f383 8811 	msr	BASEPRI, r3
 800323e:	f3bf 8f6f 	isb	sy
 8003242:	f3bf 8f4f 	dsb	sy
 8003246:	623b      	str	r3, [r7, #32]
}
 8003248:	bf00      	nop
 800324a:	bf00      	nop
 800324c:	e7fd      	b.n	800324a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800324e:	68bb      	ldr	r3, [r7, #8]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d103      	bne.n	800325c <xQueueReceive+0x40>
 8003254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003258:	2b00      	cmp	r3, #0
 800325a:	d101      	bne.n	8003260 <xQueueReceive+0x44>
 800325c:	2301      	movs	r3, #1
 800325e:	e000      	b.n	8003262 <xQueueReceive+0x46>
 8003260:	2300      	movs	r3, #0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d10b      	bne.n	800327e <xQueueReceive+0x62>
	__asm volatile
 8003266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800326a:	f383 8811 	msr	BASEPRI, r3
 800326e:	f3bf 8f6f 	isb	sy
 8003272:	f3bf 8f4f 	dsb	sy
 8003276:	61fb      	str	r3, [r7, #28]
}
 8003278:	bf00      	nop
 800327a:	bf00      	nop
 800327c:	e7fd      	b.n	800327a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800327e:	f001 f953 	bl	8004528 <xTaskGetSchedulerState>
 8003282:	4603      	mov	r3, r0
 8003284:	2b00      	cmp	r3, #0
 8003286:	d102      	bne.n	800328e <xQueueReceive+0x72>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d101      	bne.n	8003292 <xQueueReceive+0x76>
 800328e:	2301      	movs	r3, #1
 8003290:	e000      	b.n	8003294 <xQueueReceive+0x78>
 8003292:	2300      	movs	r3, #0
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10b      	bne.n	80032b0 <xQueueReceive+0x94>
	__asm volatile
 8003298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800329c:	f383 8811 	msr	BASEPRI, r3
 80032a0:	f3bf 8f6f 	isb	sy
 80032a4:	f3bf 8f4f 	dsb	sy
 80032a8:	61bb      	str	r3, [r7, #24]
}
 80032aa:	bf00      	nop
 80032ac:	bf00      	nop
 80032ae:	e7fd      	b.n	80032ac <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80032b0:	f001 feaa 	bl	8005008 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80032ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d01f      	beq.n	8003300 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80032c0:	68b9      	ldr	r1, [r7, #8]
 80032c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032c4:	f000 f978 	bl	80035b8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80032c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ca:	1e5a      	subs	r2, r3, #1
 80032cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ce:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d00f      	beq.n	80032f8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80032d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032da:	3310      	adds	r3, #16
 80032dc:	4618      	mov	r0, r3
 80032de:	f000 ff5d 	bl	800419c <xTaskRemoveFromEventList>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d007      	beq.n	80032f8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80032e8:	4b3c      	ldr	r3, [pc, #240]	@ (80033dc <xQueueReceive+0x1c0>)
 80032ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032ee:	601a      	str	r2, [r3, #0]
 80032f0:	f3bf 8f4f 	dsb	sy
 80032f4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80032f8:	f001 feb8 	bl	800506c <vPortExitCritical>
				return pdPASS;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e069      	b.n	80033d4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d103      	bne.n	800330e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003306:	f001 feb1 	bl	800506c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800330a:	2300      	movs	r3, #0
 800330c:	e062      	b.n	80033d4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800330e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003310:	2b00      	cmp	r3, #0
 8003312:	d106      	bne.n	8003322 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003314:	f107 0310 	add.w	r3, r7, #16
 8003318:	4618      	mov	r0, r3
 800331a:	f000 ffa3 	bl	8004264 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800331e:	2301      	movs	r3, #1
 8003320:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003322:	f001 fea3 	bl	800506c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003326:	f000 fcf9 	bl	8003d1c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800332a:	f001 fe6d 	bl	8005008 <vPortEnterCritical>
 800332e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003330:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003334:	b25b      	sxtb	r3, r3
 8003336:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800333a:	d103      	bne.n	8003344 <xQueueReceive+0x128>
 800333c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800333e:	2200      	movs	r2, #0
 8003340:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003346:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800334a:	b25b      	sxtb	r3, r3
 800334c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003350:	d103      	bne.n	800335a <xQueueReceive+0x13e>
 8003352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003354:	2200      	movs	r2, #0
 8003356:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800335a:	f001 fe87 	bl	800506c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800335e:	1d3a      	adds	r2, r7, #4
 8003360:	f107 0310 	add.w	r3, r7, #16
 8003364:	4611      	mov	r1, r2
 8003366:	4618      	mov	r0, r3
 8003368:	f000 ff92 	bl	8004290 <xTaskCheckForTimeOut>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d123      	bne.n	80033ba <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003372:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003374:	f000 f998 	bl	80036a8 <prvIsQueueEmpty>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d017      	beq.n	80033ae <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800337e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003380:	3324      	adds	r3, #36	@ 0x24
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	4611      	mov	r1, r2
 8003386:	4618      	mov	r0, r3
 8003388:	f000 feb6 	bl	80040f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800338c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800338e:	f000 f939 	bl	8003604 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003392:	f000 fcd1 	bl	8003d38 <xTaskResumeAll>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d189      	bne.n	80032b0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800339c:	4b0f      	ldr	r3, [pc, #60]	@ (80033dc <xQueueReceive+0x1c0>)
 800339e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80033a2:	601a      	str	r2, [r3, #0]
 80033a4:	f3bf 8f4f 	dsb	sy
 80033a8:	f3bf 8f6f 	isb	sy
 80033ac:	e780      	b.n	80032b0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80033ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033b0:	f000 f928 	bl	8003604 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80033b4:	f000 fcc0 	bl	8003d38 <xTaskResumeAll>
 80033b8:	e77a      	b.n	80032b0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80033ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033bc:	f000 f922 	bl	8003604 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80033c0:	f000 fcba 	bl	8003d38 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80033c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80033c6:	f000 f96f 	bl	80036a8 <prvIsQueueEmpty>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	f43f af6f 	beq.w	80032b0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80033d2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3730      	adds	r7, #48	@ 0x30
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	e000ed04 	.word	0xe000ed04

080033e0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b08e      	sub	sp, #56	@ 0x38
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	60b9      	str	r1, [r7, #8]
 80033ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80033f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d10b      	bne.n	800340e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80033f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033fa:	f383 8811 	msr	BASEPRI, r3
 80033fe:	f3bf 8f6f 	isb	sy
 8003402:	f3bf 8f4f 	dsb	sy
 8003406:	623b      	str	r3, [r7, #32]
}
 8003408:	bf00      	nop
 800340a:	bf00      	nop
 800340c:	e7fd      	b.n	800340a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d103      	bne.n	800341c <xQueueReceiveFromISR+0x3c>
 8003414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003418:	2b00      	cmp	r3, #0
 800341a:	d101      	bne.n	8003420 <xQueueReceiveFromISR+0x40>
 800341c:	2301      	movs	r3, #1
 800341e:	e000      	b.n	8003422 <xQueueReceiveFromISR+0x42>
 8003420:	2300      	movs	r3, #0
 8003422:	2b00      	cmp	r3, #0
 8003424:	d10b      	bne.n	800343e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8003426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800342a:	f383 8811 	msr	BASEPRI, r3
 800342e:	f3bf 8f6f 	isb	sy
 8003432:	f3bf 8f4f 	dsb	sy
 8003436:	61fb      	str	r3, [r7, #28]
}
 8003438:	bf00      	nop
 800343a:	bf00      	nop
 800343c:	e7fd      	b.n	800343a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800343e:	f001 fec3 	bl	80051c8 <vPortValidateInterruptPriority>
	__asm volatile
 8003442:	f3ef 8211 	mrs	r2, BASEPRI
 8003446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800344a:	f383 8811 	msr	BASEPRI, r3
 800344e:	f3bf 8f6f 	isb	sy
 8003452:	f3bf 8f4f 	dsb	sy
 8003456:	61ba      	str	r2, [r7, #24]
 8003458:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800345a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800345c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800345e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003462:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003466:	2b00      	cmp	r3, #0
 8003468:	d02f      	beq.n	80034ca <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800346a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800346c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003470:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003474:	68b9      	ldr	r1, [r7, #8]
 8003476:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003478:	f000 f89e 	bl	80035b8 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800347c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800347e:	1e5a      	subs	r2, r3, #1
 8003480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003482:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8003484:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003488:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800348c:	d112      	bne.n	80034b4 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800348e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d016      	beq.n	80034c4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003498:	3310      	adds	r3, #16
 800349a:	4618      	mov	r0, r3
 800349c:	f000 fe7e 	bl	800419c <xTaskRemoveFromEventList>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d00e      	beq.n	80034c4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d00b      	beq.n	80034c4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2201      	movs	r2, #1
 80034b0:	601a      	str	r2, [r3, #0]
 80034b2:	e007      	b.n	80034c4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80034b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80034b8:	3301      	adds	r3, #1
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	b25a      	sxtb	r2, r3
 80034be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80034c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80034c4:	2301      	movs	r3, #1
 80034c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80034c8:	e001      	b.n	80034ce <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80034ca:	2300      	movs	r3, #0
 80034cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80034ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034d0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	f383 8811 	msr	BASEPRI, r3
}
 80034d8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80034da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3738      	adds	r7, #56	@ 0x38
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}

080034e4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	60f8      	str	r0, [r7, #12]
 80034ec:	60b9      	str	r1, [r7, #8]
 80034ee:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80034f0:	2300      	movs	r3, #0
 80034f2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034f8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d10d      	bne.n	800351e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d14d      	bne.n	80035a6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	4618      	mov	r0, r3
 8003510:	f001 f828 	bl	8004564 <xTaskPriorityDisinherit>
 8003514:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2200      	movs	r2, #0
 800351a:	609a      	str	r2, [r3, #8]
 800351c:	e043      	b.n	80035a6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d119      	bne.n	8003558 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6858      	ldr	r0, [r3, #4]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352c:	461a      	mov	r2, r3
 800352e:	68b9      	ldr	r1, [r7, #8]
 8003530:	f002 f906 	bl	8005740 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	685a      	ldr	r2, [r3, #4]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353c:	441a      	add	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	429a      	cmp	r2, r3
 800354c:	d32b      	bcc.n	80035a6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	605a      	str	r2, [r3, #4]
 8003556:	e026      	b.n	80035a6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	68d8      	ldr	r0, [r3, #12]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003560:	461a      	mov	r2, r3
 8003562:	68b9      	ldr	r1, [r7, #8]
 8003564:	f002 f8ec 	bl	8005740 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	68da      	ldr	r2, [r3, #12]
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003570:	425b      	negs	r3, r3
 8003572:	441a      	add	r2, r3
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	68da      	ldr	r2, [r3, #12]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	429a      	cmp	r2, r3
 8003582:	d207      	bcs.n	8003594 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	689a      	ldr	r2, [r3, #8]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358c:	425b      	negs	r3, r3
 800358e:	441a      	add	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2b02      	cmp	r3, #2
 8003598:	d105      	bne.n	80035a6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d002      	beq.n	80035a6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	3b01      	subs	r3, #1
 80035a4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1c5a      	adds	r2, r3, #1
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80035ae:	697b      	ldr	r3, [r7, #20]
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3718      	adds	r7, #24
 80035b4:	46bd      	mov	sp, r7
 80035b6:	bd80      	pop	{r7, pc}

080035b8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d018      	beq.n	80035fc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	68da      	ldr	r2, [r3, #12]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d2:	441a      	add	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68da      	ldr	r2, [r3, #12]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d303      	bcc.n	80035ec <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	68d9      	ldr	r1, [r3, #12]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f4:	461a      	mov	r2, r3
 80035f6:	6838      	ldr	r0, [r7, #0]
 80035f8:	f002 f8a2 	bl	8005740 <memcpy>
	}
}
 80035fc:	bf00      	nop
 80035fe:	3708      	adds	r7, #8
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800360c:	f001 fcfc 	bl	8005008 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003616:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003618:	e011      	b.n	800363e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361e:	2b00      	cmp	r3, #0
 8003620:	d012      	beq.n	8003648 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	3324      	adds	r3, #36	@ 0x24
 8003626:	4618      	mov	r0, r3
 8003628:	f000 fdb8 	bl	800419c <xTaskRemoveFromEventList>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003632:	f000 fe91 	bl	8004358 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003636:	7bfb      	ldrb	r3, [r7, #15]
 8003638:	3b01      	subs	r3, #1
 800363a:	b2db      	uxtb	r3, r3
 800363c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800363e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003642:	2b00      	cmp	r3, #0
 8003644:	dce9      	bgt.n	800361a <prvUnlockQueue+0x16>
 8003646:	e000      	b.n	800364a <prvUnlockQueue+0x46>
					break;
 8003648:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	22ff      	movs	r2, #255	@ 0xff
 800364e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003652:	f001 fd0b 	bl	800506c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003656:	f001 fcd7 	bl	8005008 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003660:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003662:	e011      	b.n	8003688 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	691b      	ldr	r3, [r3, #16]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d012      	beq.n	8003692 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3310      	adds	r3, #16
 8003670:	4618      	mov	r0, r3
 8003672:	f000 fd93 	bl	800419c <xTaskRemoveFromEventList>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d001      	beq.n	8003680 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800367c:	f000 fe6c 	bl	8004358 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003680:	7bbb      	ldrb	r3, [r7, #14]
 8003682:	3b01      	subs	r3, #1
 8003684:	b2db      	uxtb	r3, r3
 8003686:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003688:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800368c:	2b00      	cmp	r3, #0
 800368e:	dce9      	bgt.n	8003664 <prvUnlockQueue+0x60>
 8003690:	e000      	b.n	8003694 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003692:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	22ff      	movs	r2, #255	@ 0xff
 8003698:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800369c:	f001 fce6 	bl	800506c <vPortExitCritical>
}
 80036a0:	bf00      	nop
 80036a2:	3710      	adds	r7, #16
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80036b0:	f001 fcaa 	bl	8005008 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d102      	bne.n	80036c2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80036bc:	2301      	movs	r3, #1
 80036be:	60fb      	str	r3, [r7, #12]
 80036c0:	e001      	b.n	80036c6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80036c2:	2300      	movs	r3, #0
 80036c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80036c6:	f001 fcd1 	bl	800506c <vPortExitCritical>

	return xReturn;
 80036ca:	68fb      	ldr	r3, [r7, #12]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3710      	adds	r7, #16
 80036d0:	46bd      	mov	sp, r7
 80036d2:	bd80      	pop	{r7, pc}

080036d4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80036dc:	f001 fc94 	bl	8005008 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d102      	bne.n	80036f2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80036ec:	2301      	movs	r3, #1
 80036ee:	60fb      	str	r3, [r7, #12]
 80036f0:	e001      	b.n	80036f6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80036f2:	2300      	movs	r3, #0
 80036f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80036f6:	f001 fcb9 	bl	800506c <vPortExitCritical>

	return xReturn;
 80036fa:	68fb      	ldr	r3, [r7, #12]
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800370e:	2300      	movs	r3, #0
 8003710:	60fb      	str	r3, [r7, #12]
 8003712:	e014      	b.n	800373e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003714:	4a0f      	ldr	r2, [pc, #60]	@ (8003754 <vQueueAddToRegistry+0x50>)
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d10b      	bne.n	8003738 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003720:	490c      	ldr	r1, [pc, #48]	@ (8003754 <vQueueAddToRegistry+0x50>)
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	683a      	ldr	r2, [r7, #0]
 8003726:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800372a:	4a0a      	ldr	r2, [pc, #40]	@ (8003754 <vQueueAddToRegistry+0x50>)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	00db      	lsls	r3, r3, #3
 8003730:	4413      	add	r3, r2
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003736:	e006      	b.n	8003746 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	3301      	adds	r3, #1
 800373c:	60fb      	str	r3, [r7, #12]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2b07      	cmp	r3, #7
 8003742:	d9e7      	bls.n	8003714 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003744:	bf00      	nop
 8003746:	bf00      	nop
 8003748:	3714      	adds	r7, #20
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	20000894 	.word	0x20000894

08003758 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003758:	b580      	push	{r7, lr}
 800375a:	b086      	sub	sp, #24
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003768:	f001 fc4e 	bl	8005008 <vPortEnterCritical>
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003772:	b25b      	sxtb	r3, r3
 8003774:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003778:	d103      	bne.n	8003782 <vQueueWaitForMessageRestricted+0x2a>
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003788:	b25b      	sxtb	r3, r3
 800378a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800378e:	d103      	bne.n	8003798 <vQueueWaitForMessageRestricted+0x40>
 8003790:	697b      	ldr	r3, [r7, #20]
 8003792:	2200      	movs	r2, #0
 8003794:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003798:	f001 fc68 	bl	800506c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d106      	bne.n	80037b2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80037a4:	697b      	ldr	r3, [r7, #20]
 80037a6:	3324      	adds	r3, #36	@ 0x24
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	68b9      	ldr	r1, [r7, #8]
 80037ac:	4618      	mov	r0, r3
 80037ae:	f000 fcc9 	bl	8004144 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80037b2:	6978      	ldr	r0, [r7, #20]
 80037b4:	f7ff ff26 	bl	8003604 <prvUnlockQueue>
	}
 80037b8:	bf00      	nop
 80037ba:	3718      	adds	r7, #24
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b08e      	sub	sp, #56	@ 0x38
 80037c4:	af04      	add	r7, sp, #16
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
 80037cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80037ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d10b      	bne.n	80037ec <xTaskCreateStatic+0x2c>
	__asm volatile
 80037d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037d8:	f383 8811 	msr	BASEPRI, r3
 80037dc:	f3bf 8f6f 	isb	sy
 80037e0:	f3bf 8f4f 	dsb	sy
 80037e4:	623b      	str	r3, [r7, #32]
}
 80037e6:	bf00      	nop
 80037e8:	bf00      	nop
 80037ea:	e7fd      	b.n	80037e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80037ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10b      	bne.n	800380a <xTaskCreateStatic+0x4a>
	__asm volatile
 80037f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037f6:	f383 8811 	msr	BASEPRI, r3
 80037fa:	f3bf 8f6f 	isb	sy
 80037fe:	f3bf 8f4f 	dsb	sy
 8003802:	61fb      	str	r3, [r7, #28]
}
 8003804:	bf00      	nop
 8003806:	bf00      	nop
 8003808:	e7fd      	b.n	8003806 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800380a:	23a8      	movs	r3, #168	@ 0xa8
 800380c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	2ba8      	cmp	r3, #168	@ 0xa8
 8003812:	d00b      	beq.n	800382c <xTaskCreateStatic+0x6c>
	__asm volatile
 8003814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003818:	f383 8811 	msr	BASEPRI, r3
 800381c:	f3bf 8f6f 	isb	sy
 8003820:	f3bf 8f4f 	dsb	sy
 8003824:	61bb      	str	r3, [r7, #24]
}
 8003826:	bf00      	nop
 8003828:	bf00      	nop
 800382a:	e7fd      	b.n	8003828 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800382c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800382e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003830:	2b00      	cmp	r3, #0
 8003832:	d01e      	beq.n	8003872 <xTaskCreateStatic+0xb2>
 8003834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003836:	2b00      	cmp	r3, #0
 8003838:	d01b      	beq.n	8003872 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800383a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800383c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800383e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003840:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003842:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003846:	2202      	movs	r2, #2
 8003848:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800384c:	2300      	movs	r3, #0
 800384e:	9303      	str	r3, [sp, #12]
 8003850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003852:	9302      	str	r3, [sp, #8]
 8003854:	f107 0314 	add.w	r3, r7, #20
 8003858:	9301      	str	r3, [sp, #4]
 800385a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385c:	9300      	str	r3, [sp, #0]
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	68b9      	ldr	r1, [r7, #8]
 8003864:	68f8      	ldr	r0, [r7, #12]
 8003866:	f000 f851 	bl	800390c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800386a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800386c:	f000 f8f6 	bl	8003a5c <prvAddNewTaskToReadyList>
 8003870:	e001      	b.n	8003876 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003872:	2300      	movs	r3, #0
 8003874:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003876:	697b      	ldr	r3, [r7, #20]
	}
 8003878:	4618      	mov	r0, r3
 800387a:	3728      	adds	r7, #40	@ 0x28
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003880:	b580      	push	{r7, lr}
 8003882:	b08c      	sub	sp, #48	@ 0x30
 8003884:	af04      	add	r7, sp, #16
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	603b      	str	r3, [r7, #0]
 800388c:	4613      	mov	r3, r2
 800388e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003890:	88fb      	ldrh	r3, [r7, #6]
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	4618      	mov	r0, r3
 8003896:	f001 fcd9 	bl	800524c <pvPortMalloc>
 800389a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00e      	beq.n	80038c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80038a2:	20a8      	movs	r0, #168	@ 0xa8
 80038a4:	f001 fcd2 	bl	800524c <pvPortMalloc>
 80038a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80038aa:	69fb      	ldr	r3, [r7, #28]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d003      	beq.n	80038b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	697a      	ldr	r2, [r7, #20]
 80038b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80038b6:	e005      	b.n	80038c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80038b8:	6978      	ldr	r0, [r7, #20]
 80038ba:	f001 fd95 	bl	80053e8 <vPortFree>
 80038be:	e001      	b.n	80038c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80038c0:	2300      	movs	r3, #0
 80038c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d017      	beq.n	80038fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80038d2:	88fa      	ldrh	r2, [r7, #6]
 80038d4:	2300      	movs	r3, #0
 80038d6:	9303      	str	r3, [sp, #12]
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	9302      	str	r3, [sp, #8]
 80038dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038de:	9301      	str	r3, [sp, #4]
 80038e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038e2:	9300      	str	r3, [sp, #0]
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	68b9      	ldr	r1, [r7, #8]
 80038e8:	68f8      	ldr	r0, [r7, #12]
 80038ea:	f000 f80f 	bl	800390c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80038ee:	69f8      	ldr	r0, [r7, #28]
 80038f0:	f000 f8b4 	bl	8003a5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80038f4:	2301      	movs	r3, #1
 80038f6:	61bb      	str	r3, [r7, #24]
 80038f8:	e002      	b.n	8003900 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80038fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80038fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003900:	69bb      	ldr	r3, [r7, #24]
	}
 8003902:	4618      	mov	r0, r3
 8003904:	3720      	adds	r7, #32
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}
	...

0800390c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b088      	sub	sp, #32
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
 8003918:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800391a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800391c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	009b      	lsls	r3, r3, #2
 8003922:	461a      	mov	r2, r3
 8003924:	21a5      	movs	r1, #165	@ 0xa5
 8003926:	f001 fe7f 	bl	8005628 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800392a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800392c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003934:	3b01      	subs	r3, #1
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	4413      	add	r3, r2
 800393a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	f023 0307 	bic.w	r3, r3, #7
 8003942:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	f003 0307 	and.w	r3, r3, #7
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00b      	beq.n	8003966 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800394e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003952:	f383 8811 	msr	BASEPRI, r3
 8003956:	f3bf 8f6f 	isb	sy
 800395a:	f3bf 8f4f 	dsb	sy
 800395e:	617b      	str	r3, [r7, #20]
}
 8003960:	bf00      	nop
 8003962:	bf00      	nop
 8003964:	e7fd      	b.n	8003962 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d01f      	beq.n	80039ac <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800396c:	2300      	movs	r3, #0
 800396e:	61fb      	str	r3, [r7, #28]
 8003970:	e012      	b.n	8003998 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003972:	68ba      	ldr	r2, [r7, #8]
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	4413      	add	r3, r2
 8003978:	7819      	ldrb	r1, [r3, #0]
 800397a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	4413      	add	r3, r2
 8003980:	3334      	adds	r3, #52	@ 0x34
 8003982:	460a      	mov	r2, r1
 8003984:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003986:	68ba      	ldr	r2, [r7, #8]
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	4413      	add	r3, r2
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d006      	beq.n	80039a0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	3301      	adds	r3, #1
 8003996:	61fb      	str	r3, [r7, #28]
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	2b0f      	cmp	r3, #15
 800399c:	d9e9      	bls.n	8003972 <prvInitialiseNewTask+0x66>
 800399e:	e000      	b.n	80039a2 <prvInitialiseNewTask+0x96>
			{
				break;
 80039a0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80039a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039aa:	e003      	b.n	80039b4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80039ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80039b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039b6:	2b37      	cmp	r3, #55	@ 0x37
 80039b8:	d901      	bls.n	80039be <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80039ba:	2337      	movs	r3, #55	@ 0x37
 80039bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80039be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039c2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80039c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80039c8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80039ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039cc:	2200      	movs	r2, #0
 80039ce:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80039d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d2:	3304      	adds	r3, #4
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7ff f8a7 	bl	8002b28 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80039da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039dc:	3318      	adds	r3, #24
 80039de:	4618      	mov	r0, r3
 80039e0:	f7ff f8a2 	bl	8002b28 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80039e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039e8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80039f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80039f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039f8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80039fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039fc:	2200      	movs	r2, #0
 80039fe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a0c:	3354      	adds	r3, #84	@ 0x54
 8003a0e:	224c      	movs	r2, #76	@ 0x4c
 8003a10:	2100      	movs	r1, #0
 8003a12:	4618      	mov	r0, r3
 8003a14:	f001 fe08 	bl	8005628 <memset>
 8003a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a1a:	4a0d      	ldr	r2, [pc, #52]	@ (8003a50 <prvInitialiseNewTask+0x144>)
 8003a1c:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a20:	4a0c      	ldr	r2, [pc, #48]	@ (8003a54 <prvInitialiseNewTask+0x148>)
 8003a22:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a26:	4a0c      	ldr	r2, [pc, #48]	@ (8003a58 <prvInitialiseNewTask+0x14c>)
 8003a28:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	68f9      	ldr	r1, [r7, #12]
 8003a2e:	69b8      	ldr	r0, [r7, #24]
 8003a30:	f001 f9b6 	bl	8004da0 <pxPortInitialiseStack>
 8003a34:	4602      	mov	r2, r0
 8003a36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a38:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003a3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d002      	beq.n	8003a46 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a46:	bf00      	nop
 8003a48:	3720      	adds	r7, #32
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	20001b28 	.word	0x20001b28
 8003a54:	20001b90 	.word	0x20001b90
 8003a58:	20001bf8 	.word	0x20001bf8

08003a5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003a64:	f001 fad0 	bl	8005008 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003a68:	4b2d      	ldr	r3, [pc, #180]	@ (8003b20 <prvAddNewTaskToReadyList+0xc4>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	4a2c      	ldr	r2, [pc, #176]	@ (8003b20 <prvAddNewTaskToReadyList+0xc4>)
 8003a70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003a72:	4b2c      	ldr	r3, [pc, #176]	@ (8003b24 <prvAddNewTaskToReadyList+0xc8>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d109      	bne.n	8003a8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003a7a:	4a2a      	ldr	r2, [pc, #168]	@ (8003b24 <prvAddNewTaskToReadyList+0xc8>)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003a80:	4b27      	ldr	r3, [pc, #156]	@ (8003b20 <prvAddNewTaskToReadyList+0xc4>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d110      	bne.n	8003aaa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003a88:	f000 fc8a 	bl	80043a0 <prvInitialiseTaskLists>
 8003a8c:	e00d      	b.n	8003aaa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003a8e:	4b26      	ldr	r3, [pc, #152]	@ (8003b28 <prvAddNewTaskToReadyList+0xcc>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d109      	bne.n	8003aaa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003a96:	4b23      	ldr	r3, [pc, #140]	@ (8003b24 <prvAddNewTaskToReadyList+0xc8>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d802      	bhi.n	8003aaa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003aa4:	4a1f      	ldr	r2, [pc, #124]	@ (8003b24 <prvAddNewTaskToReadyList+0xc8>)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003aaa:	4b20      	ldr	r3, [pc, #128]	@ (8003b2c <prvAddNewTaskToReadyList+0xd0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	3301      	adds	r3, #1
 8003ab0:	4a1e      	ldr	r2, [pc, #120]	@ (8003b2c <prvAddNewTaskToReadyList+0xd0>)
 8003ab2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003ab4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b2c <prvAddNewTaskToReadyList+0xd0>)
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ac0:	4b1b      	ldr	r3, [pc, #108]	@ (8003b30 <prvAddNewTaskToReadyList+0xd4>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d903      	bls.n	8003ad0 <prvAddNewTaskToReadyList+0x74>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003acc:	4a18      	ldr	r2, [pc, #96]	@ (8003b30 <prvAddNewTaskToReadyList+0xd4>)
 8003ace:	6013      	str	r3, [r2, #0]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	009b      	lsls	r3, r3, #2
 8003ad8:	4413      	add	r3, r2
 8003ada:	009b      	lsls	r3, r3, #2
 8003adc:	4a15      	ldr	r2, [pc, #84]	@ (8003b34 <prvAddNewTaskToReadyList+0xd8>)
 8003ade:	441a      	add	r2, r3
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3304      	adds	r3, #4
 8003ae4:	4619      	mov	r1, r3
 8003ae6:	4610      	mov	r0, r2
 8003ae8:	f7ff f82b 	bl	8002b42 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003aec:	f001 fabe 	bl	800506c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003af0:	4b0d      	ldr	r3, [pc, #52]	@ (8003b28 <prvAddNewTaskToReadyList+0xcc>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00e      	beq.n	8003b16 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003af8:	4b0a      	ldr	r3, [pc, #40]	@ (8003b24 <prvAddNewTaskToReadyList+0xc8>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d207      	bcs.n	8003b16 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003b06:	4b0c      	ldr	r3, [pc, #48]	@ (8003b38 <prvAddNewTaskToReadyList+0xdc>)
 8003b08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b0c:	601a      	str	r2, [r3, #0]
 8003b0e:	f3bf 8f4f 	dsb	sy
 8003b12:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b16:	bf00      	nop
 8003b18:	3708      	adds	r7, #8
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	20000da8 	.word	0x20000da8
 8003b24:	200008d4 	.word	0x200008d4
 8003b28:	20000db4 	.word	0x20000db4
 8003b2c:	20000dc4 	.word	0x20000dc4
 8003b30:	20000db0 	.word	0x20000db0
 8003b34:	200008d8 	.word	0x200008d8
 8003b38:	e000ed04 	.word	0xe000ed04

08003b3c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b08a      	sub	sp, #40	@ 0x28
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
 8003b44:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8003b46:	2300      	movs	r3, #0
 8003b48:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d10b      	bne.n	8003b68 <vTaskDelayUntil+0x2c>
	__asm volatile
 8003b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b54:	f383 8811 	msr	BASEPRI, r3
 8003b58:	f3bf 8f6f 	isb	sy
 8003b5c:	f3bf 8f4f 	dsb	sy
 8003b60:	617b      	str	r3, [r7, #20]
}
 8003b62:	bf00      	nop
 8003b64:	bf00      	nop
 8003b66:	e7fd      	b.n	8003b64 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d10b      	bne.n	8003b86 <vTaskDelayUntil+0x4a>
	__asm volatile
 8003b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b72:	f383 8811 	msr	BASEPRI, r3
 8003b76:	f3bf 8f6f 	isb	sy
 8003b7a:	f3bf 8f4f 	dsb	sy
 8003b7e:	613b      	str	r3, [r7, #16]
}
 8003b80:	bf00      	nop
 8003b82:	bf00      	nop
 8003b84:	e7fd      	b.n	8003b82 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8003b86:	4b2a      	ldr	r3, [pc, #168]	@ (8003c30 <vTaskDelayUntil+0xf4>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d00b      	beq.n	8003ba6 <vTaskDelayUntil+0x6a>
	__asm volatile
 8003b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b92:	f383 8811 	msr	BASEPRI, r3
 8003b96:	f3bf 8f6f 	isb	sy
 8003b9a:	f3bf 8f4f 	dsb	sy
 8003b9e:	60fb      	str	r3, [r7, #12]
}
 8003ba0:	bf00      	nop
 8003ba2:	bf00      	nop
 8003ba4:	e7fd      	b.n	8003ba2 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8003ba6:	f000 f8b9 	bl	8003d1c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8003baa:	4b22      	ldr	r3, [pc, #136]	@ (8003c34 <vTaskDelayUntil+0xf8>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	683a      	ldr	r2, [r7, #0]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6a3a      	ldr	r2, [r7, #32]
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d20b      	bcs.n	8003bdc <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	69fa      	ldr	r2, [r7, #28]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d211      	bcs.n	8003bf2 <vTaskDelayUntil+0xb6>
 8003bce:	69fa      	ldr	r2, [r7, #28]
 8003bd0:	6a3b      	ldr	r3, [r7, #32]
 8003bd2:	429a      	cmp	r2, r3
 8003bd4:	d90d      	bls.n	8003bf2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bda:	e00a      	b.n	8003bf2 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	69fa      	ldr	r2, [r7, #28]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d303      	bcc.n	8003bee <vTaskDelayUntil+0xb2>
 8003be6:	69fa      	ldr	r2, [r7, #28]
 8003be8:	6a3b      	ldr	r3, [r7, #32]
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d901      	bls.n	8003bf2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	69fa      	ldr	r2, [r7, #28]
 8003bf6:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d006      	beq.n	8003c0c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8003bfe:	69fa      	ldr	r2, [r7, #28]
 8003c00:	6a3b      	ldr	r3, [r7, #32]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	2100      	movs	r1, #0
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 fd1c 	bl	8004644 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8003c0c:	f000 f894 	bl	8003d38 <xTaskResumeAll>
 8003c10:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d107      	bne.n	8003c28 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8003c18:	4b07      	ldr	r3, [pc, #28]	@ (8003c38 <vTaskDelayUntil+0xfc>)
 8003c1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c1e:	601a      	str	r2, [r3, #0]
 8003c20:	f3bf 8f4f 	dsb	sy
 8003c24:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c28:	bf00      	nop
 8003c2a:	3728      	adds	r7, #40	@ 0x28
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	20000dd0 	.word	0x20000dd0
 8003c34:	20000dac 	.word	0x20000dac
 8003c38:	e000ed04 	.word	0xe000ed04

08003c3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b08a      	sub	sp, #40	@ 0x28
 8003c40:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003c42:	2300      	movs	r3, #0
 8003c44:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003c46:	2300      	movs	r3, #0
 8003c48:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003c4a:	463a      	mov	r2, r7
 8003c4c:	1d39      	adds	r1, r7, #4
 8003c4e:	f107 0308 	add.w	r3, r7, #8
 8003c52:	4618      	mov	r0, r3
 8003c54:	f7fe ff14 	bl	8002a80 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003c58:	6839      	ldr	r1, [r7, #0]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	68ba      	ldr	r2, [r7, #8]
 8003c5e:	9202      	str	r2, [sp, #8]
 8003c60:	9301      	str	r3, [sp, #4]
 8003c62:	2300      	movs	r3, #0
 8003c64:	9300      	str	r3, [sp, #0]
 8003c66:	2300      	movs	r3, #0
 8003c68:	460a      	mov	r2, r1
 8003c6a:	4924      	ldr	r1, [pc, #144]	@ (8003cfc <vTaskStartScheduler+0xc0>)
 8003c6c:	4824      	ldr	r0, [pc, #144]	@ (8003d00 <vTaskStartScheduler+0xc4>)
 8003c6e:	f7ff fda7 	bl	80037c0 <xTaskCreateStatic>
 8003c72:	4603      	mov	r3, r0
 8003c74:	4a23      	ldr	r2, [pc, #140]	@ (8003d04 <vTaskStartScheduler+0xc8>)
 8003c76:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003c78:	4b22      	ldr	r3, [pc, #136]	@ (8003d04 <vTaskStartScheduler+0xc8>)
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d002      	beq.n	8003c86 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003c80:	2301      	movs	r3, #1
 8003c82:	617b      	str	r3, [r7, #20]
 8003c84:	e001      	b.n	8003c8a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003c86:	2300      	movs	r3, #0
 8003c88:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d102      	bne.n	8003c96 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003c90:	f000 fd2c 	bl	80046ec <xTimerCreateTimerTask>
 8003c94:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	2b01      	cmp	r3, #1
 8003c9a:	d11b      	bne.n	8003cd4 <vTaskStartScheduler+0x98>
	__asm volatile
 8003c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ca0:	f383 8811 	msr	BASEPRI, r3
 8003ca4:	f3bf 8f6f 	isb	sy
 8003ca8:	f3bf 8f4f 	dsb	sy
 8003cac:	613b      	str	r3, [r7, #16]
}
 8003cae:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003cb0:	4b15      	ldr	r3, [pc, #84]	@ (8003d08 <vTaskStartScheduler+0xcc>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	3354      	adds	r3, #84	@ 0x54
 8003cb6:	4a15      	ldr	r2, [pc, #84]	@ (8003d0c <vTaskStartScheduler+0xd0>)
 8003cb8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003cba:	4b15      	ldr	r3, [pc, #84]	@ (8003d10 <vTaskStartScheduler+0xd4>)
 8003cbc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003cc0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003cc2:	4b14      	ldr	r3, [pc, #80]	@ (8003d14 <vTaskStartScheduler+0xd8>)
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003cc8:	4b13      	ldr	r3, [pc, #76]	@ (8003d18 <vTaskStartScheduler+0xdc>)
 8003cca:	2200      	movs	r2, #0
 8003ccc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003cce:	f001 f8f7 	bl	8004ec0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003cd2:	e00f      	b.n	8003cf4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cda:	d10b      	bne.n	8003cf4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8003cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ce0:	f383 8811 	msr	BASEPRI, r3
 8003ce4:	f3bf 8f6f 	isb	sy
 8003ce8:	f3bf 8f4f 	dsb	sy
 8003cec:	60fb      	str	r3, [r7, #12]
}
 8003cee:	bf00      	nop
 8003cf0:	bf00      	nop
 8003cf2:	e7fd      	b.n	8003cf0 <vTaskStartScheduler+0xb4>
}
 8003cf4:	bf00      	nop
 8003cf6:	3718      	adds	r7, #24
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	08005844 	.word	0x08005844
 8003d00:	08004371 	.word	0x08004371
 8003d04:	20000dcc 	.word	0x20000dcc
 8003d08:	200008d4 	.word	0x200008d4
 8003d0c:	20000064 	.word	0x20000064
 8003d10:	20000dc8 	.word	0x20000dc8
 8003d14:	20000db4 	.word	0x20000db4
 8003d18:	20000dac 	.word	0x20000dac

08003d1c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003d20:	4b04      	ldr	r3, [pc, #16]	@ (8003d34 <vTaskSuspendAll+0x18>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	3301      	adds	r3, #1
 8003d26:	4a03      	ldr	r2, [pc, #12]	@ (8003d34 <vTaskSuspendAll+0x18>)
 8003d28:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003d2a:	bf00      	nop
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr
 8003d34:	20000dd0 	.word	0x20000dd0

08003d38 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d42:	2300      	movs	r3, #0
 8003d44:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d46:	4b42      	ldr	r3, [pc, #264]	@ (8003e50 <xTaskResumeAll+0x118>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d10b      	bne.n	8003d66 <xTaskResumeAll+0x2e>
	__asm volatile
 8003d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d52:	f383 8811 	msr	BASEPRI, r3
 8003d56:	f3bf 8f6f 	isb	sy
 8003d5a:	f3bf 8f4f 	dsb	sy
 8003d5e:	603b      	str	r3, [r7, #0]
}
 8003d60:	bf00      	nop
 8003d62:	bf00      	nop
 8003d64:	e7fd      	b.n	8003d62 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003d66:	f001 f94f 	bl	8005008 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003d6a:	4b39      	ldr	r3, [pc, #228]	@ (8003e50 <xTaskResumeAll+0x118>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	4a37      	ldr	r2, [pc, #220]	@ (8003e50 <xTaskResumeAll+0x118>)
 8003d72:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d74:	4b36      	ldr	r3, [pc, #216]	@ (8003e50 <xTaskResumeAll+0x118>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d162      	bne.n	8003e42 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003d7c:	4b35      	ldr	r3, [pc, #212]	@ (8003e54 <xTaskResumeAll+0x11c>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d05e      	beq.n	8003e42 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d84:	e02f      	b.n	8003de6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d86:	4b34      	ldr	r3, [pc, #208]	@ (8003e58 <xTaskResumeAll+0x120>)
 8003d88:	68db      	ldr	r3, [r3, #12]
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	3318      	adds	r3, #24
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7fe ff32 	bl	8002bfc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	3304      	adds	r3, #4
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7fe ff2d 	bl	8002bfc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003da6:	4b2d      	ldr	r3, [pc, #180]	@ (8003e5c <xTaskResumeAll+0x124>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d903      	bls.n	8003db6 <xTaskResumeAll+0x7e>
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db2:	4a2a      	ldr	r2, [pc, #168]	@ (8003e5c <xTaskResumeAll+0x124>)
 8003db4:	6013      	str	r3, [r2, #0]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dba:	4613      	mov	r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	4413      	add	r3, r2
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	4a27      	ldr	r2, [pc, #156]	@ (8003e60 <xTaskResumeAll+0x128>)
 8003dc4:	441a      	add	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	3304      	adds	r3, #4
 8003dca:	4619      	mov	r1, r3
 8003dcc:	4610      	mov	r0, r2
 8003dce:	f7fe feb8 	bl	8002b42 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003dd6:	4b23      	ldr	r3, [pc, #140]	@ (8003e64 <xTaskResumeAll+0x12c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d302      	bcc.n	8003de6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003de0:	4b21      	ldr	r3, [pc, #132]	@ (8003e68 <xTaskResumeAll+0x130>)
 8003de2:	2201      	movs	r2, #1
 8003de4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003de6:	4b1c      	ldr	r3, [pc, #112]	@ (8003e58 <xTaskResumeAll+0x120>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1cb      	bne.n	8003d86 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d001      	beq.n	8003df8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003df4:	f000 fb78 	bl	80044e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003df8:	4b1c      	ldr	r3, [pc, #112]	@ (8003e6c <xTaskResumeAll+0x134>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d010      	beq.n	8003e26 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003e04:	f000 f858 	bl	8003eb8 <xTaskIncrementTick>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d002      	beq.n	8003e14 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003e0e:	4b16      	ldr	r3, [pc, #88]	@ (8003e68 <xTaskResumeAll+0x130>)
 8003e10:	2201      	movs	r2, #1
 8003e12:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	3b01      	subs	r3, #1
 8003e18:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d1f1      	bne.n	8003e04 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003e20:	4b12      	ldr	r3, [pc, #72]	@ (8003e6c <xTaskResumeAll+0x134>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e26:	4b10      	ldr	r3, [pc, #64]	@ (8003e68 <xTaskResumeAll+0x130>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d009      	beq.n	8003e42 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e32:	4b0f      	ldr	r3, [pc, #60]	@ (8003e70 <xTaskResumeAll+0x138>)
 8003e34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e38:	601a      	str	r2, [r3, #0]
 8003e3a:	f3bf 8f4f 	dsb	sy
 8003e3e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e42:	f001 f913 	bl	800506c <vPortExitCritical>

	return xAlreadyYielded;
 8003e46:	68bb      	ldr	r3, [r7, #8]
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	3710      	adds	r7, #16
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	20000dd0 	.word	0x20000dd0
 8003e54:	20000da8 	.word	0x20000da8
 8003e58:	20000d68 	.word	0x20000d68
 8003e5c:	20000db0 	.word	0x20000db0
 8003e60:	200008d8 	.word	0x200008d8
 8003e64:	200008d4 	.word	0x200008d4
 8003e68:	20000dbc 	.word	0x20000dbc
 8003e6c:	20000db8 	.word	0x20000db8
 8003e70:	e000ed04 	.word	0xe000ed04

08003e74 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003e7a:	4b05      	ldr	r3, [pc, #20]	@ (8003e90 <xTaskGetTickCount+0x1c>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003e80:	687b      	ldr	r3, [r7, #4]
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	370c      	adds	r7, #12
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	20000dac 	.word	0x20000dac

08003e94 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003e9a:	f001 f995 	bl	80051c8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8003ea2:	4b04      	ldr	r3, [pc, #16]	@ (8003eb4 <xTaskGetTickCountFromISR+0x20>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003ea8:	683b      	ldr	r3, [r7, #0]
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3708      	adds	r7, #8
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}
 8003eb2:	bf00      	nop
 8003eb4:	20000dac 	.word	0x20000dac

08003eb8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b086      	sub	sp, #24
 8003ebc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ec2:	4b4f      	ldr	r3, [pc, #316]	@ (8004000 <xTaskIncrementTick+0x148>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f040 8090 	bne.w	8003fec <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ecc:	4b4d      	ldr	r3, [pc, #308]	@ (8004004 <xTaskIncrementTick+0x14c>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ed4:	4a4b      	ldr	r2, [pc, #300]	@ (8004004 <xTaskIncrementTick+0x14c>)
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d121      	bne.n	8003f24 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003ee0:	4b49      	ldr	r3, [pc, #292]	@ (8004008 <xTaskIncrementTick+0x150>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00b      	beq.n	8003f02 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eee:	f383 8811 	msr	BASEPRI, r3
 8003ef2:	f3bf 8f6f 	isb	sy
 8003ef6:	f3bf 8f4f 	dsb	sy
 8003efa:	603b      	str	r3, [r7, #0]
}
 8003efc:	bf00      	nop
 8003efe:	bf00      	nop
 8003f00:	e7fd      	b.n	8003efe <xTaskIncrementTick+0x46>
 8003f02:	4b41      	ldr	r3, [pc, #260]	@ (8004008 <xTaskIncrementTick+0x150>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	60fb      	str	r3, [r7, #12]
 8003f08:	4b40      	ldr	r3, [pc, #256]	@ (800400c <xTaskIncrementTick+0x154>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a3e      	ldr	r2, [pc, #248]	@ (8004008 <xTaskIncrementTick+0x150>)
 8003f0e:	6013      	str	r3, [r2, #0]
 8003f10:	4a3e      	ldr	r2, [pc, #248]	@ (800400c <xTaskIncrementTick+0x154>)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	4b3e      	ldr	r3, [pc, #248]	@ (8004010 <xTaskIncrementTick+0x158>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	4a3c      	ldr	r2, [pc, #240]	@ (8004010 <xTaskIncrementTick+0x158>)
 8003f1e:	6013      	str	r3, [r2, #0]
 8003f20:	f000 fae2 	bl	80044e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f24:	4b3b      	ldr	r3, [pc, #236]	@ (8004014 <xTaskIncrementTick+0x15c>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	693a      	ldr	r2, [r7, #16]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d349      	bcc.n	8003fc2 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f2e:	4b36      	ldr	r3, [pc, #216]	@ (8004008 <xTaskIncrementTick+0x150>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d104      	bne.n	8003f42 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f38:	4b36      	ldr	r3, [pc, #216]	@ (8004014 <xTaskIncrementTick+0x15c>)
 8003f3a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f3e:	601a      	str	r2, [r3, #0]
					break;
 8003f40:	e03f      	b.n	8003fc2 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f42:	4b31      	ldr	r3, [pc, #196]	@ (8004008 <xTaskIncrementTick+0x150>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f52:	693a      	ldr	r2, [r7, #16]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d203      	bcs.n	8003f62 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f5a:	4a2e      	ldr	r2, [pc, #184]	@ (8004014 <xTaskIncrementTick+0x15c>)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003f60:	e02f      	b.n	8003fc2 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	3304      	adds	r3, #4
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7fe fe48 	bl	8002bfc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d004      	beq.n	8003f7e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	3318      	adds	r3, #24
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f7fe fe3f 	bl	8002bfc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f82:	4b25      	ldr	r3, [pc, #148]	@ (8004018 <xTaskIncrementTick+0x160>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d903      	bls.n	8003f92 <xTaskIncrementTick+0xda>
 8003f8a:	68bb      	ldr	r3, [r7, #8]
 8003f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f8e:	4a22      	ldr	r2, [pc, #136]	@ (8004018 <xTaskIncrementTick+0x160>)
 8003f90:	6013      	str	r3, [r2, #0]
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f96:	4613      	mov	r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	4413      	add	r3, r2
 8003f9c:	009b      	lsls	r3, r3, #2
 8003f9e:	4a1f      	ldr	r2, [pc, #124]	@ (800401c <xTaskIncrementTick+0x164>)
 8003fa0:	441a      	add	r2, r3
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	3304      	adds	r3, #4
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	4610      	mov	r0, r2
 8003faa:	f7fe fdca 	bl	8002b42 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8004020 <xTaskIncrementTick+0x168>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d3b8      	bcc.n	8003f2e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fc0:	e7b5      	b.n	8003f2e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003fc2:	4b17      	ldr	r3, [pc, #92]	@ (8004020 <xTaskIncrementTick+0x168>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fc8:	4914      	ldr	r1, [pc, #80]	@ (800401c <xTaskIncrementTick+0x164>)
 8003fca:	4613      	mov	r3, r2
 8003fcc:	009b      	lsls	r3, r3, #2
 8003fce:	4413      	add	r3, r2
 8003fd0:	009b      	lsls	r3, r3, #2
 8003fd2:	440b      	add	r3, r1
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d901      	bls.n	8003fde <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003fde:	4b11      	ldr	r3, [pc, #68]	@ (8004024 <xTaskIncrementTick+0x16c>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d007      	beq.n	8003ff6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	617b      	str	r3, [r7, #20]
 8003fea:	e004      	b.n	8003ff6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003fec:	4b0e      	ldr	r3, [pc, #56]	@ (8004028 <xTaskIncrementTick+0x170>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	4a0d      	ldr	r2, [pc, #52]	@ (8004028 <xTaskIncrementTick+0x170>)
 8003ff4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003ff6:	697b      	ldr	r3, [r7, #20]
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	20000dd0 	.word	0x20000dd0
 8004004:	20000dac 	.word	0x20000dac
 8004008:	20000d60 	.word	0x20000d60
 800400c:	20000d64 	.word	0x20000d64
 8004010:	20000dc0 	.word	0x20000dc0
 8004014:	20000dc8 	.word	0x20000dc8
 8004018:	20000db0 	.word	0x20000db0
 800401c:	200008d8 	.word	0x200008d8
 8004020:	200008d4 	.word	0x200008d4
 8004024:	20000dbc 	.word	0x20000dbc
 8004028:	20000db8 	.word	0x20000db8

0800402c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800402c:	b480      	push	{r7}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004032:	4b2b      	ldr	r3, [pc, #172]	@ (80040e0 <vTaskSwitchContext+0xb4>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800403a:	4b2a      	ldr	r3, [pc, #168]	@ (80040e4 <vTaskSwitchContext+0xb8>)
 800403c:	2201      	movs	r2, #1
 800403e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004040:	e047      	b.n	80040d2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004042:	4b28      	ldr	r3, [pc, #160]	@ (80040e4 <vTaskSwitchContext+0xb8>)
 8004044:	2200      	movs	r2, #0
 8004046:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004048:	4b27      	ldr	r3, [pc, #156]	@ (80040e8 <vTaskSwitchContext+0xbc>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	60fb      	str	r3, [r7, #12]
 800404e:	e011      	b.n	8004074 <vTaskSwitchContext+0x48>
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10b      	bne.n	800406e <vTaskSwitchContext+0x42>
	__asm volatile
 8004056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800405a:	f383 8811 	msr	BASEPRI, r3
 800405e:	f3bf 8f6f 	isb	sy
 8004062:	f3bf 8f4f 	dsb	sy
 8004066:	607b      	str	r3, [r7, #4]
}
 8004068:	bf00      	nop
 800406a:	bf00      	nop
 800406c:	e7fd      	b.n	800406a <vTaskSwitchContext+0x3e>
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	3b01      	subs	r3, #1
 8004072:	60fb      	str	r3, [r7, #12]
 8004074:	491d      	ldr	r1, [pc, #116]	@ (80040ec <vTaskSwitchContext+0xc0>)
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	4613      	mov	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4413      	add	r3, r2
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	440b      	add	r3, r1
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d0e3      	beq.n	8004050 <vTaskSwitchContext+0x24>
 8004088:	68fa      	ldr	r2, [r7, #12]
 800408a:	4613      	mov	r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	4413      	add	r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	4a16      	ldr	r2, [pc, #88]	@ (80040ec <vTaskSwitchContext+0xc0>)
 8004094:	4413      	add	r3, r2
 8004096:	60bb      	str	r3, [r7, #8]
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	605a      	str	r2, [r3, #4]
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	685a      	ldr	r2, [r3, #4]
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	3308      	adds	r3, #8
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d104      	bne.n	80040b8 <vTaskSwitchContext+0x8c>
 80040ae:	68bb      	ldr	r3, [r7, #8]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	685a      	ldr	r2, [r3, #4]
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	605a      	str	r2, [r3, #4]
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	4a0c      	ldr	r2, [pc, #48]	@ (80040f0 <vTaskSwitchContext+0xc4>)
 80040c0:	6013      	str	r3, [r2, #0]
 80040c2:	4a09      	ldr	r2, [pc, #36]	@ (80040e8 <vTaskSwitchContext+0xbc>)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80040c8:	4b09      	ldr	r3, [pc, #36]	@ (80040f0 <vTaskSwitchContext+0xc4>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	3354      	adds	r3, #84	@ 0x54
 80040ce:	4a09      	ldr	r2, [pc, #36]	@ (80040f4 <vTaskSwitchContext+0xc8>)
 80040d0:	6013      	str	r3, [r2, #0]
}
 80040d2:	bf00      	nop
 80040d4:	3714      	adds	r7, #20
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	20000dd0 	.word	0x20000dd0
 80040e4:	20000dbc 	.word	0x20000dbc
 80040e8:	20000db0 	.word	0x20000db0
 80040ec:	200008d8 	.word	0x200008d8
 80040f0:	200008d4 	.word	0x200008d4
 80040f4:	20000064 	.word	0x20000064

080040f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d10b      	bne.n	8004120 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800410c:	f383 8811 	msr	BASEPRI, r3
 8004110:	f3bf 8f6f 	isb	sy
 8004114:	f3bf 8f4f 	dsb	sy
 8004118:	60fb      	str	r3, [r7, #12]
}
 800411a:	bf00      	nop
 800411c:	bf00      	nop
 800411e:	e7fd      	b.n	800411c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004120:	4b07      	ldr	r3, [pc, #28]	@ (8004140 <vTaskPlaceOnEventList+0x48>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	3318      	adds	r3, #24
 8004126:	4619      	mov	r1, r3
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f7fe fd2e 	bl	8002b8a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800412e:	2101      	movs	r1, #1
 8004130:	6838      	ldr	r0, [r7, #0]
 8004132:	f000 fa87 	bl	8004644 <prvAddCurrentTaskToDelayedList>
}
 8004136:	bf00      	nop
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	200008d4 	.word	0x200008d4

08004144 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004144:	b580      	push	{r7, lr}
 8004146:	b086      	sub	sp, #24
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10b      	bne.n	800416e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800415a:	f383 8811 	msr	BASEPRI, r3
 800415e:	f3bf 8f6f 	isb	sy
 8004162:	f3bf 8f4f 	dsb	sy
 8004166:	617b      	str	r3, [r7, #20]
}
 8004168:	bf00      	nop
 800416a:	bf00      	nop
 800416c:	e7fd      	b.n	800416a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800416e:	4b0a      	ldr	r3, [pc, #40]	@ (8004198 <vTaskPlaceOnEventListRestricted+0x54>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	3318      	adds	r3, #24
 8004174:	4619      	mov	r1, r3
 8004176:	68f8      	ldr	r0, [r7, #12]
 8004178:	f7fe fce3 	bl	8002b42 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d002      	beq.n	8004188 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004182:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004186:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004188:	6879      	ldr	r1, [r7, #4]
 800418a:	68b8      	ldr	r0, [r7, #8]
 800418c:	f000 fa5a 	bl	8004644 <prvAddCurrentTaskToDelayedList>
	}
 8004190:	bf00      	nop
 8004192:	3718      	adds	r7, #24
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}
 8004198:	200008d4 	.word	0x200008d4

0800419c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b086      	sub	sp, #24
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10b      	bne.n	80041ca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80041b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041b6:	f383 8811 	msr	BASEPRI, r3
 80041ba:	f3bf 8f6f 	isb	sy
 80041be:	f3bf 8f4f 	dsb	sy
 80041c2:	60fb      	str	r3, [r7, #12]
}
 80041c4:	bf00      	nop
 80041c6:	bf00      	nop
 80041c8:	e7fd      	b.n	80041c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	3318      	adds	r3, #24
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7fe fd14 	bl	8002bfc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041d4:	4b1d      	ldr	r3, [pc, #116]	@ (800424c <xTaskRemoveFromEventList+0xb0>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d11d      	bne.n	8004218 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	3304      	adds	r3, #4
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7fe fd0b 	bl	8002bfc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041ea:	4b19      	ldr	r3, [pc, #100]	@ (8004250 <xTaskRemoveFromEventList+0xb4>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d903      	bls.n	80041fa <xTaskRemoveFromEventList+0x5e>
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f6:	4a16      	ldr	r2, [pc, #88]	@ (8004250 <xTaskRemoveFromEventList+0xb4>)
 80041f8:	6013      	str	r3, [r2, #0]
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041fe:	4613      	mov	r3, r2
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	4413      	add	r3, r2
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	4a13      	ldr	r2, [pc, #76]	@ (8004254 <xTaskRemoveFromEventList+0xb8>)
 8004208:	441a      	add	r2, r3
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	3304      	adds	r3, #4
 800420e:	4619      	mov	r1, r3
 8004210:	4610      	mov	r0, r2
 8004212:	f7fe fc96 	bl	8002b42 <vListInsertEnd>
 8004216:	e005      	b.n	8004224 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	3318      	adds	r3, #24
 800421c:	4619      	mov	r1, r3
 800421e:	480e      	ldr	r0, [pc, #56]	@ (8004258 <xTaskRemoveFromEventList+0xbc>)
 8004220:	f7fe fc8f 	bl	8002b42 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004228:	4b0c      	ldr	r3, [pc, #48]	@ (800425c <xTaskRemoveFromEventList+0xc0>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800422e:	429a      	cmp	r2, r3
 8004230:	d905      	bls.n	800423e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004232:	2301      	movs	r3, #1
 8004234:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004236:	4b0a      	ldr	r3, [pc, #40]	@ (8004260 <xTaskRemoveFromEventList+0xc4>)
 8004238:	2201      	movs	r2, #1
 800423a:	601a      	str	r2, [r3, #0]
 800423c:	e001      	b.n	8004242 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800423e:	2300      	movs	r3, #0
 8004240:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004242:	697b      	ldr	r3, [r7, #20]
}
 8004244:	4618      	mov	r0, r3
 8004246:	3718      	adds	r7, #24
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	20000dd0 	.word	0x20000dd0
 8004250:	20000db0 	.word	0x20000db0
 8004254:	200008d8 	.word	0x200008d8
 8004258:	20000d68 	.word	0x20000d68
 800425c:	200008d4 	.word	0x200008d4
 8004260:	20000dbc 	.word	0x20000dbc

08004264 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800426c:	4b06      	ldr	r3, [pc, #24]	@ (8004288 <vTaskInternalSetTimeOutState+0x24>)
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004274:	4b05      	ldr	r3, [pc, #20]	@ (800428c <vTaskInternalSetTimeOutState+0x28>)
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	605a      	str	r2, [r3, #4]
}
 800427c:	bf00      	nop
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	20000dc0 	.word	0x20000dc0
 800428c:	20000dac 	.word	0x20000dac

08004290 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b088      	sub	sp, #32
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d10b      	bne.n	80042b8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80042a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042a4:	f383 8811 	msr	BASEPRI, r3
 80042a8:	f3bf 8f6f 	isb	sy
 80042ac:	f3bf 8f4f 	dsb	sy
 80042b0:	613b      	str	r3, [r7, #16]
}
 80042b2:	bf00      	nop
 80042b4:	bf00      	nop
 80042b6:	e7fd      	b.n	80042b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10b      	bne.n	80042d6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80042be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042c2:	f383 8811 	msr	BASEPRI, r3
 80042c6:	f3bf 8f6f 	isb	sy
 80042ca:	f3bf 8f4f 	dsb	sy
 80042ce:	60fb      	str	r3, [r7, #12]
}
 80042d0:	bf00      	nop
 80042d2:	bf00      	nop
 80042d4:	e7fd      	b.n	80042d2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80042d6:	f000 fe97 	bl	8005008 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80042da:	4b1d      	ldr	r3, [pc, #116]	@ (8004350 <xTaskCheckForTimeOut+0xc0>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	69ba      	ldr	r2, [r7, #24]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042f2:	d102      	bne.n	80042fa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80042f4:	2300      	movs	r3, #0
 80042f6:	61fb      	str	r3, [r7, #28]
 80042f8:	e023      	b.n	8004342 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	4b15      	ldr	r3, [pc, #84]	@ (8004354 <xTaskCheckForTimeOut+0xc4>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	429a      	cmp	r2, r3
 8004304:	d007      	beq.n	8004316 <xTaskCheckForTimeOut+0x86>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	69ba      	ldr	r2, [r7, #24]
 800430c:	429a      	cmp	r2, r3
 800430e:	d302      	bcc.n	8004316 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004310:	2301      	movs	r3, #1
 8004312:	61fb      	str	r3, [r7, #28]
 8004314:	e015      	b.n	8004342 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	697a      	ldr	r2, [r7, #20]
 800431c:	429a      	cmp	r2, r3
 800431e:	d20b      	bcs.n	8004338 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004320:	683b      	ldr	r3, [r7, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	1ad2      	subs	r2, r2, r3
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f7ff ff99 	bl	8004264 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004332:	2300      	movs	r3, #0
 8004334:	61fb      	str	r3, [r7, #28]
 8004336:	e004      	b.n	8004342 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	2200      	movs	r2, #0
 800433c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800433e:	2301      	movs	r3, #1
 8004340:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004342:	f000 fe93 	bl	800506c <vPortExitCritical>

	return xReturn;
 8004346:	69fb      	ldr	r3, [r7, #28]
}
 8004348:	4618      	mov	r0, r3
 800434a:	3720      	adds	r7, #32
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}
 8004350:	20000dac 	.word	0x20000dac
 8004354:	20000dc0 	.word	0x20000dc0

08004358 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004358:	b480      	push	{r7}
 800435a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800435c:	4b03      	ldr	r3, [pc, #12]	@ (800436c <vTaskMissedYield+0x14>)
 800435e:	2201      	movs	r2, #1
 8004360:	601a      	str	r2, [r3, #0]
}
 8004362:	bf00      	nop
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr
 800436c:	20000dbc 	.word	0x20000dbc

08004370 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004378:	f000 f852 	bl	8004420 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800437c:	4b06      	ldr	r3, [pc, #24]	@ (8004398 <prvIdleTask+0x28>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d9f9      	bls.n	8004378 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004384:	4b05      	ldr	r3, [pc, #20]	@ (800439c <prvIdleTask+0x2c>)
 8004386:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800438a:	601a      	str	r2, [r3, #0]
 800438c:	f3bf 8f4f 	dsb	sy
 8004390:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004394:	e7f0      	b.n	8004378 <prvIdleTask+0x8>
 8004396:	bf00      	nop
 8004398:	200008d8 	.word	0x200008d8
 800439c:	e000ed04 	.word	0xe000ed04

080043a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80043a6:	2300      	movs	r3, #0
 80043a8:	607b      	str	r3, [r7, #4]
 80043aa:	e00c      	b.n	80043c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	4613      	mov	r3, r2
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	4413      	add	r3, r2
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	4a12      	ldr	r2, [pc, #72]	@ (8004400 <prvInitialiseTaskLists+0x60>)
 80043b8:	4413      	add	r3, r2
 80043ba:	4618      	mov	r0, r3
 80043bc:	f7fe fb94 	bl	8002ae8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	3301      	adds	r3, #1
 80043c4:	607b      	str	r3, [r7, #4]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b37      	cmp	r3, #55	@ 0x37
 80043ca:	d9ef      	bls.n	80043ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80043cc:	480d      	ldr	r0, [pc, #52]	@ (8004404 <prvInitialiseTaskLists+0x64>)
 80043ce:	f7fe fb8b 	bl	8002ae8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80043d2:	480d      	ldr	r0, [pc, #52]	@ (8004408 <prvInitialiseTaskLists+0x68>)
 80043d4:	f7fe fb88 	bl	8002ae8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80043d8:	480c      	ldr	r0, [pc, #48]	@ (800440c <prvInitialiseTaskLists+0x6c>)
 80043da:	f7fe fb85 	bl	8002ae8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80043de:	480c      	ldr	r0, [pc, #48]	@ (8004410 <prvInitialiseTaskLists+0x70>)
 80043e0:	f7fe fb82 	bl	8002ae8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80043e4:	480b      	ldr	r0, [pc, #44]	@ (8004414 <prvInitialiseTaskLists+0x74>)
 80043e6:	f7fe fb7f 	bl	8002ae8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80043ea:	4b0b      	ldr	r3, [pc, #44]	@ (8004418 <prvInitialiseTaskLists+0x78>)
 80043ec:	4a05      	ldr	r2, [pc, #20]	@ (8004404 <prvInitialiseTaskLists+0x64>)
 80043ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80043f0:	4b0a      	ldr	r3, [pc, #40]	@ (800441c <prvInitialiseTaskLists+0x7c>)
 80043f2:	4a05      	ldr	r2, [pc, #20]	@ (8004408 <prvInitialiseTaskLists+0x68>)
 80043f4:	601a      	str	r2, [r3, #0]
}
 80043f6:	bf00      	nop
 80043f8:	3708      	adds	r7, #8
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	200008d8 	.word	0x200008d8
 8004404:	20000d38 	.word	0x20000d38
 8004408:	20000d4c 	.word	0x20000d4c
 800440c:	20000d68 	.word	0x20000d68
 8004410:	20000d7c 	.word	0x20000d7c
 8004414:	20000d94 	.word	0x20000d94
 8004418:	20000d60 	.word	0x20000d60
 800441c:	20000d64 	.word	0x20000d64

08004420 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004426:	e019      	b.n	800445c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004428:	f000 fdee 	bl	8005008 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800442c:	4b10      	ldr	r3, [pc, #64]	@ (8004470 <prvCheckTasksWaitingTermination+0x50>)
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	3304      	adds	r3, #4
 8004438:	4618      	mov	r0, r3
 800443a:	f7fe fbdf 	bl	8002bfc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800443e:	4b0d      	ldr	r3, [pc, #52]	@ (8004474 <prvCheckTasksWaitingTermination+0x54>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	3b01      	subs	r3, #1
 8004444:	4a0b      	ldr	r2, [pc, #44]	@ (8004474 <prvCheckTasksWaitingTermination+0x54>)
 8004446:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004448:	4b0b      	ldr	r3, [pc, #44]	@ (8004478 <prvCheckTasksWaitingTermination+0x58>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	3b01      	subs	r3, #1
 800444e:	4a0a      	ldr	r2, [pc, #40]	@ (8004478 <prvCheckTasksWaitingTermination+0x58>)
 8004450:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004452:	f000 fe0b 	bl	800506c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 f810 	bl	800447c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800445c:	4b06      	ldr	r3, [pc, #24]	@ (8004478 <prvCheckTasksWaitingTermination+0x58>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1e1      	bne.n	8004428 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004464:	bf00      	nop
 8004466:	bf00      	nop
 8004468:	3708      	adds	r7, #8
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	20000d7c 	.word	0x20000d7c
 8004474:	20000da8 	.word	0x20000da8
 8004478:	20000d90 	.word	0x20000d90

0800447c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	3354      	adds	r3, #84	@ 0x54
 8004488:	4618      	mov	r0, r3
 800448a:	f001 f8d5 	bl	8005638 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004494:	2b00      	cmp	r3, #0
 8004496:	d108      	bne.n	80044aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800449c:	4618      	mov	r0, r3
 800449e:	f000 ffa3 	bl	80053e8 <vPortFree>
				vPortFree( pxTCB );
 80044a2:	6878      	ldr	r0, [r7, #4]
 80044a4:	f000 ffa0 	bl	80053e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80044a8:	e019      	b.n	80044de <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d103      	bne.n	80044bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 ff97 	bl	80053e8 <vPortFree>
	}
 80044ba:	e010      	b.n	80044de <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d00b      	beq.n	80044de <prvDeleteTCB+0x62>
	__asm volatile
 80044c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ca:	f383 8811 	msr	BASEPRI, r3
 80044ce:	f3bf 8f6f 	isb	sy
 80044d2:	f3bf 8f4f 	dsb	sy
 80044d6:	60fb      	str	r3, [r7, #12]
}
 80044d8:	bf00      	nop
 80044da:	bf00      	nop
 80044dc:	e7fd      	b.n	80044da <prvDeleteTCB+0x5e>
	}
 80044de:	bf00      	nop
 80044e0:	3710      	adds	r7, #16
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
	...

080044e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80044e8:	b480      	push	{r7}
 80044ea:	b083      	sub	sp, #12
 80044ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044ee:	4b0c      	ldr	r3, [pc, #48]	@ (8004520 <prvResetNextTaskUnblockTime+0x38>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d104      	bne.n	8004502 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80044f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004524 <prvResetNextTaskUnblockTime+0x3c>)
 80044fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80044fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004500:	e008      	b.n	8004514 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004502:	4b07      	ldr	r3, [pc, #28]	@ (8004520 <prvResetNextTaskUnblockTime+0x38>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68db      	ldr	r3, [r3, #12]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	4a04      	ldr	r2, [pc, #16]	@ (8004524 <prvResetNextTaskUnblockTime+0x3c>)
 8004512:	6013      	str	r3, [r2, #0]
}
 8004514:	bf00      	nop
 8004516:	370c      	adds	r7, #12
 8004518:	46bd      	mov	sp, r7
 800451a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451e:	4770      	bx	lr
 8004520:	20000d60 	.word	0x20000d60
 8004524:	20000dc8 	.word	0x20000dc8

08004528 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004528:	b480      	push	{r7}
 800452a:	b083      	sub	sp, #12
 800452c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800452e:	4b0b      	ldr	r3, [pc, #44]	@ (800455c <xTaskGetSchedulerState+0x34>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d102      	bne.n	800453c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004536:	2301      	movs	r3, #1
 8004538:	607b      	str	r3, [r7, #4]
 800453a:	e008      	b.n	800454e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800453c:	4b08      	ldr	r3, [pc, #32]	@ (8004560 <xTaskGetSchedulerState+0x38>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d102      	bne.n	800454a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004544:	2302      	movs	r3, #2
 8004546:	607b      	str	r3, [r7, #4]
 8004548:	e001      	b.n	800454e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800454a:	2300      	movs	r3, #0
 800454c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800454e:	687b      	ldr	r3, [r7, #4]
	}
 8004550:	4618      	mov	r0, r3
 8004552:	370c      	adds	r7, #12
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr
 800455c:	20000db4 	.word	0x20000db4
 8004560:	20000dd0 	.word	0x20000dd0

08004564 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004564:	b580      	push	{r7, lr}
 8004566:	b086      	sub	sp, #24
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004570:	2300      	movs	r3, #0
 8004572:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d058      	beq.n	800462c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800457a:	4b2f      	ldr	r3, [pc, #188]	@ (8004638 <xTaskPriorityDisinherit+0xd4>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	429a      	cmp	r2, r3
 8004582:	d00b      	beq.n	800459c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004588:	f383 8811 	msr	BASEPRI, r3
 800458c:	f3bf 8f6f 	isb	sy
 8004590:	f3bf 8f4f 	dsb	sy
 8004594:	60fb      	str	r3, [r7, #12]
}
 8004596:	bf00      	nop
 8004598:	bf00      	nop
 800459a:	e7fd      	b.n	8004598 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10b      	bne.n	80045bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80045a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a8:	f383 8811 	msr	BASEPRI, r3
 80045ac:	f3bf 8f6f 	isb	sy
 80045b0:	f3bf 8f4f 	dsb	sy
 80045b4:	60bb      	str	r3, [r7, #8]
}
 80045b6:	bf00      	nop
 80045b8:	bf00      	nop
 80045ba:	e7fd      	b.n	80045b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c0:	1e5a      	subs	r2, r3, #1
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d02c      	beq.n	800462c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d128      	bne.n	800462c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	3304      	adds	r3, #4
 80045de:	4618      	mov	r0, r3
 80045e0:	f7fe fb0c 	bl	8002bfc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045fc:	4b0f      	ldr	r3, [pc, #60]	@ (800463c <xTaskPriorityDisinherit+0xd8>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	429a      	cmp	r2, r3
 8004602:	d903      	bls.n	800460c <xTaskPriorityDisinherit+0xa8>
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004608:	4a0c      	ldr	r2, [pc, #48]	@ (800463c <xTaskPriorityDisinherit+0xd8>)
 800460a:	6013      	str	r3, [r2, #0]
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004610:	4613      	mov	r3, r2
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	4413      	add	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4a09      	ldr	r2, [pc, #36]	@ (8004640 <xTaskPriorityDisinherit+0xdc>)
 800461a:	441a      	add	r2, r3
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	3304      	adds	r3, #4
 8004620:	4619      	mov	r1, r3
 8004622:	4610      	mov	r0, r2
 8004624:	f7fe fa8d 	bl	8002b42 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004628:	2301      	movs	r3, #1
 800462a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800462c:	697b      	ldr	r3, [r7, #20]
	}
 800462e:	4618      	mov	r0, r3
 8004630:	3718      	adds	r7, #24
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}
 8004636:	bf00      	nop
 8004638:	200008d4 	.word	0x200008d4
 800463c:	20000db0 	.word	0x20000db0
 8004640:	200008d8 	.word	0x200008d8

08004644 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800464e:	4b21      	ldr	r3, [pc, #132]	@ (80046d4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004654:	4b20      	ldr	r3, [pc, #128]	@ (80046d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	3304      	adds	r3, #4
 800465a:	4618      	mov	r0, r3
 800465c:	f7fe face 	bl	8002bfc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004666:	d10a      	bne.n	800467e <prvAddCurrentTaskToDelayedList+0x3a>
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d007      	beq.n	800467e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800466e:	4b1a      	ldr	r3, [pc, #104]	@ (80046d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	3304      	adds	r3, #4
 8004674:	4619      	mov	r1, r3
 8004676:	4819      	ldr	r0, [pc, #100]	@ (80046dc <prvAddCurrentTaskToDelayedList+0x98>)
 8004678:	f7fe fa63 	bl	8002b42 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800467c:	e026      	b.n	80046cc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4413      	add	r3, r2
 8004684:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004686:	4b14      	ldr	r3, [pc, #80]	@ (80046d8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68ba      	ldr	r2, [r7, #8]
 800468c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800468e:	68ba      	ldr	r2, [r7, #8]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	429a      	cmp	r2, r3
 8004694:	d209      	bcs.n	80046aa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004696:	4b12      	ldr	r3, [pc, #72]	@ (80046e0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	4b0f      	ldr	r3, [pc, #60]	@ (80046d8 <prvAddCurrentTaskToDelayedList+0x94>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	3304      	adds	r3, #4
 80046a0:	4619      	mov	r1, r3
 80046a2:	4610      	mov	r0, r2
 80046a4:	f7fe fa71 	bl	8002b8a <vListInsert>
}
 80046a8:	e010      	b.n	80046cc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046aa:	4b0e      	ldr	r3, [pc, #56]	@ (80046e4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	4b0a      	ldr	r3, [pc, #40]	@ (80046d8 <prvAddCurrentTaskToDelayedList+0x94>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	3304      	adds	r3, #4
 80046b4:	4619      	mov	r1, r3
 80046b6:	4610      	mov	r0, r2
 80046b8:	f7fe fa67 	bl	8002b8a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80046bc:	4b0a      	ldr	r3, [pc, #40]	@ (80046e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d202      	bcs.n	80046cc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80046c6:	4a08      	ldr	r2, [pc, #32]	@ (80046e8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	6013      	str	r3, [r2, #0]
}
 80046cc:	bf00      	nop
 80046ce:	3710      	adds	r7, #16
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	20000dac 	.word	0x20000dac
 80046d8:	200008d4 	.word	0x200008d4
 80046dc:	20000d94 	.word	0x20000d94
 80046e0:	20000d64 	.word	0x20000d64
 80046e4:	20000d60 	.word	0x20000d60
 80046e8:	20000dc8 	.word	0x20000dc8

080046ec <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b08a      	sub	sp, #40	@ 0x28
 80046f0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80046f2:	2300      	movs	r3, #0
 80046f4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80046f6:	f000 fb13 	bl	8004d20 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80046fa:	4b1d      	ldr	r3, [pc, #116]	@ (8004770 <xTimerCreateTimerTask+0x84>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d021      	beq.n	8004746 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004702:	2300      	movs	r3, #0
 8004704:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004706:	2300      	movs	r3, #0
 8004708:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800470a:	1d3a      	adds	r2, r7, #4
 800470c:	f107 0108 	add.w	r1, r7, #8
 8004710:	f107 030c 	add.w	r3, r7, #12
 8004714:	4618      	mov	r0, r3
 8004716:	f7fe f9cd 	bl	8002ab4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800471a:	6879      	ldr	r1, [r7, #4]
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	68fa      	ldr	r2, [r7, #12]
 8004720:	9202      	str	r2, [sp, #8]
 8004722:	9301      	str	r3, [sp, #4]
 8004724:	2302      	movs	r3, #2
 8004726:	9300      	str	r3, [sp, #0]
 8004728:	2300      	movs	r3, #0
 800472a:	460a      	mov	r2, r1
 800472c:	4911      	ldr	r1, [pc, #68]	@ (8004774 <xTimerCreateTimerTask+0x88>)
 800472e:	4812      	ldr	r0, [pc, #72]	@ (8004778 <xTimerCreateTimerTask+0x8c>)
 8004730:	f7ff f846 	bl	80037c0 <xTaskCreateStatic>
 8004734:	4603      	mov	r3, r0
 8004736:	4a11      	ldr	r2, [pc, #68]	@ (800477c <xTimerCreateTimerTask+0x90>)
 8004738:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800473a:	4b10      	ldr	r3, [pc, #64]	@ (800477c <xTimerCreateTimerTask+0x90>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d001      	beq.n	8004746 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004742:	2301      	movs	r3, #1
 8004744:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d10b      	bne.n	8004764 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800474c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004750:	f383 8811 	msr	BASEPRI, r3
 8004754:	f3bf 8f6f 	isb	sy
 8004758:	f3bf 8f4f 	dsb	sy
 800475c:	613b      	str	r3, [r7, #16]
}
 800475e:	bf00      	nop
 8004760:	bf00      	nop
 8004762:	e7fd      	b.n	8004760 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004764:	697b      	ldr	r3, [r7, #20]
}
 8004766:	4618      	mov	r0, r3
 8004768:	3718      	adds	r7, #24
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	20000e04 	.word	0x20000e04
 8004774:	0800584c 	.word	0x0800584c
 8004778:	080048b9 	.word	0x080048b9
 800477c:	20000e08 	.word	0x20000e08

08004780 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b08a      	sub	sp, #40	@ 0x28
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
 800478c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800478e:	2300      	movs	r3, #0
 8004790:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d10b      	bne.n	80047b0 <xTimerGenericCommand+0x30>
	__asm volatile
 8004798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800479c:	f383 8811 	msr	BASEPRI, r3
 80047a0:	f3bf 8f6f 	isb	sy
 80047a4:	f3bf 8f4f 	dsb	sy
 80047a8:	623b      	str	r3, [r7, #32]
}
 80047aa:	bf00      	nop
 80047ac:	bf00      	nop
 80047ae:	e7fd      	b.n	80047ac <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80047b0:	4b19      	ldr	r3, [pc, #100]	@ (8004818 <xTimerGenericCommand+0x98>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d02a      	beq.n	800480e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	2b05      	cmp	r3, #5
 80047c8:	dc18      	bgt.n	80047fc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80047ca:	f7ff fead 	bl	8004528 <xTaskGetSchedulerState>
 80047ce:	4603      	mov	r3, r0
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d109      	bne.n	80047e8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80047d4:	4b10      	ldr	r3, [pc, #64]	@ (8004818 <xTimerGenericCommand+0x98>)
 80047d6:	6818      	ldr	r0, [r3, #0]
 80047d8:	f107 0110 	add.w	r1, r7, #16
 80047dc:	2300      	movs	r3, #0
 80047de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047e0:	f7fe fb7c 	bl	8002edc <xQueueGenericSend>
 80047e4:	6278      	str	r0, [r7, #36]	@ 0x24
 80047e6:	e012      	b.n	800480e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80047e8:	4b0b      	ldr	r3, [pc, #44]	@ (8004818 <xTimerGenericCommand+0x98>)
 80047ea:	6818      	ldr	r0, [r3, #0]
 80047ec:	f107 0110 	add.w	r1, r7, #16
 80047f0:	2300      	movs	r3, #0
 80047f2:	2200      	movs	r2, #0
 80047f4:	f7fe fb72 	bl	8002edc <xQueueGenericSend>
 80047f8:	6278      	str	r0, [r7, #36]	@ 0x24
 80047fa:	e008      	b.n	800480e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80047fc:	4b06      	ldr	r3, [pc, #24]	@ (8004818 <xTimerGenericCommand+0x98>)
 80047fe:	6818      	ldr	r0, [r3, #0]
 8004800:	f107 0110 	add.w	r1, r7, #16
 8004804:	2300      	movs	r3, #0
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	f7fe fc6a 	bl	80030e0 <xQueueGenericSendFromISR>
 800480c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800480e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004810:	4618      	mov	r0, r3
 8004812:	3728      	adds	r7, #40	@ 0x28
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	20000e04 	.word	0x20000e04

0800481c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b088      	sub	sp, #32
 8004820:	af02      	add	r7, sp, #8
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004826:	4b23      	ldr	r3, [pc, #140]	@ (80048b4 <prvProcessExpiredTimer+0x98>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	68db      	ldr	r3, [r3, #12]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	3304      	adds	r3, #4
 8004834:	4618      	mov	r0, r3
 8004836:	f7fe f9e1 	bl	8002bfc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	2b00      	cmp	r3, #0
 8004846:	d023      	beq.n	8004890 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	699a      	ldr	r2, [r3, #24]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	18d1      	adds	r1, r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	683a      	ldr	r2, [r7, #0]
 8004854:	6978      	ldr	r0, [r7, #20]
 8004856:	f000 f8d5 	bl	8004a04 <prvInsertTimerInActiveList>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d020      	beq.n	80048a2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004860:	2300      	movs	r3, #0
 8004862:	9300      	str	r3, [sp, #0]
 8004864:	2300      	movs	r3, #0
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	2100      	movs	r1, #0
 800486a:	6978      	ldr	r0, [r7, #20]
 800486c:	f7ff ff88 	bl	8004780 <xTimerGenericCommand>
 8004870:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d114      	bne.n	80048a2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800487c:	f383 8811 	msr	BASEPRI, r3
 8004880:	f3bf 8f6f 	isb	sy
 8004884:	f3bf 8f4f 	dsb	sy
 8004888:	60fb      	str	r3, [r7, #12]
}
 800488a:	bf00      	nop
 800488c:	bf00      	nop
 800488e:	e7fd      	b.n	800488c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004896:	f023 0301 	bic.w	r3, r3, #1
 800489a:	b2da      	uxtb	r2, r3
 800489c:	697b      	ldr	r3, [r7, #20]
 800489e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	6a1b      	ldr	r3, [r3, #32]
 80048a6:	6978      	ldr	r0, [r7, #20]
 80048a8:	4798      	blx	r3
}
 80048aa:	bf00      	nop
 80048ac:	3718      	adds	r7, #24
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	20000dfc 	.word	0x20000dfc

080048b8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80048c0:	f107 0308 	add.w	r3, r7, #8
 80048c4:	4618      	mov	r0, r3
 80048c6:	f000 f859 	bl	800497c <prvGetNextExpireTime>
 80048ca:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	4619      	mov	r1, r3
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f000 f805 	bl	80048e0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80048d6:	f000 f8d7 	bl	8004a88 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80048da:	bf00      	nop
 80048dc:	e7f0      	b.n	80048c0 <prvTimerTask+0x8>
	...

080048e0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80048ea:	f7ff fa17 	bl	8003d1c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80048ee:	f107 0308 	add.w	r3, r7, #8
 80048f2:	4618      	mov	r0, r3
 80048f4:	f000 f866 	bl	80049c4 <prvSampleTimeNow>
 80048f8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d130      	bne.n	8004962 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d10a      	bne.n	800491c <prvProcessTimerOrBlockTask+0x3c>
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	429a      	cmp	r2, r3
 800490c:	d806      	bhi.n	800491c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800490e:	f7ff fa13 	bl	8003d38 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004912:	68f9      	ldr	r1, [r7, #12]
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f7ff ff81 	bl	800481c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800491a:	e024      	b.n	8004966 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d008      	beq.n	8004934 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004922:	4b13      	ldr	r3, [pc, #76]	@ (8004970 <prvProcessTimerOrBlockTask+0x90>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d101      	bne.n	8004930 <prvProcessTimerOrBlockTask+0x50>
 800492c:	2301      	movs	r3, #1
 800492e:	e000      	b.n	8004932 <prvProcessTimerOrBlockTask+0x52>
 8004930:	2300      	movs	r3, #0
 8004932:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004934:	4b0f      	ldr	r3, [pc, #60]	@ (8004974 <prvProcessTimerOrBlockTask+0x94>)
 8004936:	6818      	ldr	r0, [r3, #0]
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	683a      	ldr	r2, [r7, #0]
 8004940:	4619      	mov	r1, r3
 8004942:	f7fe ff09 	bl	8003758 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004946:	f7ff f9f7 	bl	8003d38 <xTaskResumeAll>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d10a      	bne.n	8004966 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004950:	4b09      	ldr	r3, [pc, #36]	@ (8004978 <prvProcessTimerOrBlockTask+0x98>)
 8004952:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004956:	601a      	str	r2, [r3, #0]
 8004958:	f3bf 8f4f 	dsb	sy
 800495c:	f3bf 8f6f 	isb	sy
}
 8004960:	e001      	b.n	8004966 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004962:	f7ff f9e9 	bl	8003d38 <xTaskResumeAll>
}
 8004966:	bf00      	nop
 8004968:	3710      	adds	r7, #16
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	20000e00 	.word	0x20000e00
 8004974:	20000e04 	.word	0x20000e04
 8004978:	e000ed04 	.word	0xe000ed04

0800497c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800497c:	b480      	push	{r7}
 800497e:	b085      	sub	sp, #20
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004984:	4b0e      	ldr	r3, [pc, #56]	@ (80049c0 <prvGetNextExpireTime+0x44>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d101      	bne.n	8004992 <prvGetNextExpireTime+0x16>
 800498e:	2201      	movs	r2, #1
 8004990:	e000      	b.n	8004994 <prvGetNextExpireTime+0x18>
 8004992:	2200      	movs	r2, #0
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d105      	bne.n	80049ac <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80049a0:	4b07      	ldr	r3, [pc, #28]	@ (80049c0 <prvGetNextExpireTime+0x44>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	60fb      	str	r3, [r7, #12]
 80049aa:	e001      	b.n	80049b0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80049ac:	2300      	movs	r3, #0
 80049ae:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80049b0:	68fb      	ldr	r3, [r7, #12]
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3714      	adds	r7, #20
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	20000dfc 	.word	0x20000dfc

080049c4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80049cc:	f7ff fa52 	bl	8003e74 <xTaskGetTickCount>
 80049d0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80049d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004a00 <prvSampleTimeNow+0x3c>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d205      	bcs.n	80049e8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80049dc:	f000 f93a 	bl	8004c54 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	e002      	b.n	80049ee <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80049ee:	4a04      	ldr	r2, [pc, #16]	@ (8004a00 <prvSampleTimeNow+0x3c>)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80049f4:	68fb      	ldr	r3, [r7, #12]
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	20000e0c 	.word	0x20000e0c

08004a04 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
 8004a10:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004a12:	2300      	movs	r3, #0
 8004a14:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	68ba      	ldr	r2, [r7, #8]
 8004a1a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	68fa      	ldr	r2, [r7, #12]
 8004a20:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004a22:	68ba      	ldr	r2, [r7, #8]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d812      	bhi.n	8004a50 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a2a:	687a      	ldr	r2, [r7, #4]
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	1ad2      	subs	r2, r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d302      	bcc.n	8004a3e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	617b      	str	r3, [r7, #20]
 8004a3c:	e01b      	b.n	8004a76 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004a3e:	4b10      	ldr	r3, [pc, #64]	@ (8004a80 <prvInsertTimerInActiveList+0x7c>)
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	3304      	adds	r3, #4
 8004a46:	4619      	mov	r1, r3
 8004a48:	4610      	mov	r0, r2
 8004a4a:	f7fe f89e 	bl	8002b8a <vListInsert>
 8004a4e:	e012      	b.n	8004a76 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d206      	bcs.n	8004a66 <prvInsertTimerInActiveList+0x62>
 8004a58:	68ba      	ldr	r2, [r7, #8]
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d302      	bcc.n	8004a66 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004a60:	2301      	movs	r3, #1
 8004a62:	617b      	str	r3, [r7, #20]
 8004a64:	e007      	b.n	8004a76 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004a66:	4b07      	ldr	r3, [pc, #28]	@ (8004a84 <prvInsertTimerInActiveList+0x80>)
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	3304      	adds	r3, #4
 8004a6e:	4619      	mov	r1, r3
 8004a70:	4610      	mov	r0, r2
 8004a72:	f7fe f88a 	bl	8002b8a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004a76:	697b      	ldr	r3, [r7, #20]
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3718      	adds	r7, #24
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}
 8004a80:	20000e00 	.word	0x20000e00
 8004a84:	20000dfc 	.word	0x20000dfc

08004a88 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b08e      	sub	sp, #56	@ 0x38
 8004a8c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004a8e:	e0ce      	b.n	8004c2e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	da19      	bge.n	8004aca <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004a96:	1d3b      	adds	r3, r7, #4
 8004a98:	3304      	adds	r3, #4
 8004a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10b      	bne.n	8004aba <prvProcessReceivedCommands+0x32>
	__asm volatile
 8004aa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa6:	f383 8811 	msr	BASEPRI, r3
 8004aaa:	f3bf 8f6f 	isb	sy
 8004aae:	f3bf 8f4f 	dsb	sy
 8004ab2:	61fb      	str	r3, [r7, #28]
}
 8004ab4:	bf00      	nop
 8004ab6:	bf00      	nop
 8004ab8:	e7fd      	b.n	8004ab6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004aba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ac0:	6850      	ldr	r0, [r2, #4]
 8004ac2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ac4:	6892      	ldr	r2, [r2, #8]
 8004ac6:	4611      	mov	r1, r2
 8004ac8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f2c0 80ae 	blt.w	8004c2e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad8:	695b      	ldr	r3, [r3, #20]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d004      	beq.n	8004ae8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae0:	3304      	adds	r3, #4
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7fe f88a 	bl	8002bfc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004ae8:	463b      	mov	r3, r7
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7ff ff6a 	bl	80049c4 <prvSampleTimeNow>
 8004af0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	2b09      	cmp	r3, #9
 8004af6:	f200 8097 	bhi.w	8004c28 <prvProcessReceivedCommands+0x1a0>
 8004afa:	a201      	add	r2, pc, #4	@ (adr r2, 8004b00 <prvProcessReceivedCommands+0x78>)
 8004afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b00:	08004b29 	.word	0x08004b29
 8004b04:	08004b29 	.word	0x08004b29
 8004b08:	08004b29 	.word	0x08004b29
 8004b0c:	08004b9f 	.word	0x08004b9f
 8004b10:	08004bb3 	.word	0x08004bb3
 8004b14:	08004bff 	.word	0x08004bff
 8004b18:	08004b29 	.word	0x08004b29
 8004b1c:	08004b29 	.word	0x08004b29
 8004b20:	08004b9f 	.word	0x08004b9f
 8004b24:	08004bb3 	.word	0x08004bb3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004b28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b2e:	f043 0301 	orr.w	r3, r3, #1
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004b3a:	68ba      	ldr	r2, [r7, #8]
 8004b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b3e:	699b      	ldr	r3, [r3, #24]
 8004b40:	18d1      	adds	r1, r2, r3
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b48:	f7ff ff5c 	bl	8004a04 <prvInsertTimerInActiveList>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d06c      	beq.n	8004c2c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b54:	6a1b      	ldr	r3, [r3, #32]
 8004b56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b58:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b60:	f003 0304 	and.w	r3, r3, #4
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d061      	beq.n	8004c2c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	441a      	add	r2, r3
 8004b70:	2300      	movs	r3, #0
 8004b72:	9300      	str	r3, [sp, #0]
 8004b74:	2300      	movs	r3, #0
 8004b76:	2100      	movs	r1, #0
 8004b78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b7a:	f7ff fe01 	bl	8004780 <xTimerGenericCommand>
 8004b7e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004b80:	6a3b      	ldr	r3, [r7, #32]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d152      	bne.n	8004c2c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b8a:	f383 8811 	msr	BASEPRI, r3
 8004b8e:	f3bf 8f6f 	isb	sy
 8004b92:	f3bf 8f4f 	dsb	sy
 8004b96:	61bb      	str	r3, [r7, #24]
}
 8004b98:	bf00      	nop
 8004b9a:	bf00      	nop
 8004b9c:	e7fd      	b.n	8004b9a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004b9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ba4:	f023 0301 	bic.w	r3, r3, #1
 8004ba8:	b2da      	uxtb	r2, r3
 8004baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004bb0:	e03d      	b.n	8004c2e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004bb8:	f043 0301 	orr.w	r3, r3, #1
 8004bbc:	b2da      	uxtb	r2, r3
 8004bbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004bc4:	68ba      	ldr	r2, [r7, #8]
 8004bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bc8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004bca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d10b      	bne.n	8004bea <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd6:	f383 8811 	msr	BASEPRI, r3
 8004bda:	f3bf 8f6f 	isb	sy
 8004bde:	f3bf 8f4f 	dsb	sy
 8004be2:	617b      	str	r3, [r7, #20]
}
 8004be4:	bf00      	nop
 8004be6:	bf00      	nop
 8004be8:	e7fd      	b.n	8004be6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bec:	699a      	ldr	r2, [r3, #24]
 8004bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf0:	18d1      	adds	r1, r2, r3
 8004bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bf6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bf8:	f7ff ff04 	bl	8004a04 <prvInsertTimerInActiveList>
					break;
 8004bfc:	e017      	b.n	8004c2e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d103      	bne.n	8004c14 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004c0c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004c0e:	f000 fbeb 	bl	80053e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004c12:	e00c      	b.n	8004c2e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c16:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c1a:	f023 0301 	bic.w	r3, r3, #1
 8004c1e:	b2da      	uxtb	r2, r3
 8004c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c22:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004c26:	e002      	b.n	8004c2e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004c28:	bf00      	nop
 8004c2a:	e000      	b.n	8004c2e <prvProcessReceivedCommands+0x1a6>
					break;
 8004c2c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004c2e:	4b08      	ldr	r3, [pc, #32]	@ (8004c50 <prvProcessReceivedCommands+0x1c8>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	1d39      	adds	r1, r7, #4
 8004c34:	2200      	movs	r2, #0
 8004c36:	4618      	mov	r0, r3
 8004c38:	f7fe faf0 	bl	800321c <xQueueReceive>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	f47f af26 	bne.w	8004a90 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004c44:	bf00      	nop
 8004c46:	bf00      	nop
 8004c48:	3730      	adds	r7, #48	@ 0x30
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	20000e04 	.word	0x20000e04

08004c54 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b088      	sub	sp, #32
 8004c58:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c5a:	e049      	b.n	8004cf0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c5c:	4b2e      	ldr	r3, [pc, #184]	@ (8004d18 <prvSwitchTimerLists+0xc4>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c66:	4b2c      	ldr	r3, [pc, #176]	@ (8004d18 <prvSwitchTimerLists+0xc4>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	3304      	adds	r3, #4
 8004c74:	4618      	mov	r0, r3
 8004c76:	f7fd ffc1 	bl	8002bfc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6a1b      	ldr	r3, [r3, #32]
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004c88:	f003 0304 	and.w	r3, r3, #4
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d02f      	beq.n	8004cf0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	699b      	ldr	r3, [r3, #24]
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	4413      	add	r3, r2
 8004c98:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004c9a:	68ba      	ldr	r2, [r7, #8]
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d90e      	bls.n	8004cc0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	68ba      	ldr	r2, [r7, #8]
 8004ca6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004cae:	4b1a      	ldr	r3, [pc, #104]	@ (8004d18 <prvSwitchTimerLists+0xc4>)
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	3304      	adds	r3, #4
 8004cb6:	4619      	mov	r1, r3
 8004cb8:	4610      	mov	r0, r2
 8004cba:	f7fd ff66 	bl	8002b8a <vListInsert>
 8004cbe:	e017      	b.n	8004cf0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	9300      	str	r3, [sp, #0]
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	693a      	ldr	r2, [r7, #16]
 8004cc8:	2100      	movs	r1, #0
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f7ff fd58 	bl	8004780 <xTimerGenericCommand>
 8004cd0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d10b      	bne.n	8004cf0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004cd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cdc:	f383 8811 	msr	BASEPRI, r3
 8004ce0:	f3bf 8f6f 	isb	sy
 8004ce4:	f3bf 8f4f 	dsb	sy
 8004ce8:	603b      	str	r3, [r7, #0]
}
 8004cea:	bf00      	nop
 8004cec:	bf00      	nop
 8004cee:	e7fd      	b.n	8004cec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004cf0:	4b09      	ldr	r3, [pc, #36]	@ (8004d18 <prvSwitchTimerLists+0xc4>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d1b0      	bne.n	8004c5c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004cfa:	4b07      	ldr	r3, [pc, #28]	@ (8004d18 <prvSwitchTimerLists+0xc4>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004d00:	4b06      	ldr	r3, [pc, #24]	@ (8004d1c <prvSwitchTimerLists+0xc8>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a04      	ldr	r2, [pc, #16]	@ (8004d18 <prvSwitchTimerLists+0xc4>)
 8004d06:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004d08:	4a04      	ldr	r2, [pc, #16]	@ (8004d1c <prvSwitchTimerLists+0xc8>)
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	6013      	str	r3, [r2, #0]
}
 8004d0e:	bf00      	nop
 8004d10:	3718      	adds	r7, #24
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	20000dfc 	.word	0x20000dfc
 8004d1c:	20000e00 	.word	0x20000e00

08004d20 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004d26:	f000 f96f 	bl	8005008 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004d2a:	4b15      	ldr	r3, [pc, #84]	@ (8004d80 <prvCheckForValidListAndQueue+0x60>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d120      	bne.n	8004d74 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004d32:	4814      	ldr	r0, [pc, #80]	@ (8004d84 <prvCheckForValidListAndQueue+0x64>)
 8004d34:	f7fd fed8 	bl	8002ae8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004d38:	4813      	ldr	r0, [pc, #76]	@ (8004d88 <prvCheckForValidListAndQueue+0x68>)
 8004d3a:	f7fd fed5 	bl	8002ae8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004d3e:	4b13      	ldr	r3, [pc, #76]	@ (8004d8c <prvCheckForValidListAndQueue+0x6c>)
 8004d40:	4a10      	ldr	r2, [pc, #64]	@ (8004d84 <prvCheckForValidListAndQueue+0x64>)
 8004d42:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004d44:	4b12      	ldr	r3, [pc, #72]	@ (8004d90 <prvCheckForValidListAndQueue+0x70>)
 8004d46:	4a10      	ldr	r2, [pc, #64]	@ (8004d88 <prvCheckForValidListAndQueue+0x68>)
 8004d48:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	9300      	str	r3, [sp, #0]
 8004d4e:	4b11      	ldr	r3, [pc, #68]	@ (8004d94 <prvCheckForValidListAndQueue+0x74>)
 8004d50:	4a11      	ldr	r2, [pc, #68]	@ (8004d98 <prvCheckForValidListAndQueue+0x78>)
 8004d52:	2110      	movs	r1, #16
 8004d54:	200a      	movs	r0, #10
 8004d56:	f7fd ffe5 	bl	8002d24 <xQueueGenericCreateStatic>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	4a08      	ldr	r2, [pc, #32]	@ (8004d80 <prvCheckForValidListAndQueue+0x60>)
 8004d5e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004d60:	4b07      	ldr	r3, [pc, #28]	@ (8004d80 <prvCheckForValidListAndQueue+0x60>)
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d005      	beq.n	8004d74 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004d68:	4b05      	ldr	r3, [pc, #20]	@ (8004d80 <prvCheckForValidListAndQueue+0x60>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	490b      	ldr	r1, [pc, #44]	@ (8004d9c <prvCheckForValidListAndQueue+0x7c>)
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f7fe fcc8 	bl	8003704 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d74:	f000 f97a 	bl	800506c <vPortExitCritical>
}
 8004d78:	bf00      	nop
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	20000e04 	.word	0x20000e04
 8004d84:	20000dd4 	.word	0x20000dd4
 8004d88:	20000de8 	.word	0x20000de8
 8004d8c:	20000dfc 	.word	0x20000dfc
 8004d90:	20000e00 	.word	0x20000e00
 8004d94:	20000eb0 	.word	0x20000eb0
 8004d98:	20000e10 	.word	0x20000e10
 8004d9c:	08005854 	.word	0x08005854

08004da0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	3b04      	subs	r3, #4
 8004db0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004db8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	3b04      	subs	r3, #4
 8004dbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	f023 0201 	bic.w	r2, r3, #1
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	3b04      	subs	r3, #4
 8004dce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004dd0:	4a0c      	ldr	r2, [pc, #48]	@ (8004e04 <pxPortInitialiseStack+0x64>)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	3b14      	subs	r3, #20
 8004dda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004ddc:	687a      	ldr	r2, [r7, #4]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	3b04      	subs	r3, #4
 8004de6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f06f 0202 	mvn.w	r2, #2
 8004dee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	3b20      	subs	r3, #32
 8004df4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004df6:	68fb      	ldr	r3, [r7, #12]
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3714      	adds	r7, #20
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr
 8004e04:	08004e09 	.word	0x08004e09

08004e08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b085      	sub	sp, #20
 8004e0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004e12:	4b13      	ldr	r3, [pc, #76]	@ (8004e60 <prvTaskExitError+0x58>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e1a:	d00b      	beq.n	8004e34 <prvTaskExitError+0x2c>
	__asm volatile
 8004e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e20:	f383 8811 	msr	BASEPRI, r3
 8004e24:	f3bf 8f6f 	isb	sy
 8004e28:	f3bf 8f4f 	dsb	sy
 8004e2c:	60fb      	str	r3, [r7, #12]
}
 8004e2e:	bf00      	nop
 8004e30:	bf00      	nop
 8004e32:	e7fd      	b.n	8004e30 <prvTaskExitError+0x28>
	__asm volatile
 8004e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e38:	f383 8811 	msr	BASEPRI, r3
 8004e3c:	f3bf 8f6f 	isb	sy
 8004e40:	f3bf 8f4f 	dsb	sy
 8004e44:	60bb      	str	r3, [r7, #8]
}
 8004e46:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004e48:	bf00      	nop
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d0fc      	beq.n	8004e4a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004e50:	bf00      	nop
 8004e52:	bf00      	nop
 8004e54:	3714      	adds	r7, #20
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr
 8004e5e:	bf00      	nop
 8004e60:	20000060 	.word	0x20000060
	...

08004e70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004e70:	4b07      	ldr	r3, [pc, #28]	@ (8004e90 <pxCurrentTCBConst2>)
 8004e72:	6819      	ldr	r1, [r3, #0]
 8004e74:	6808      	ldr	r0, [r1, #0]
 8004e76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e7a:	f380 8809 	msr	PSP, r0
 8004e7e:	f3bf 8f6f 	isb	sy
 8004e82:	f04f 0000 	mov.w	r0, #0
 8004e86:	f380 8811 	msr	BASEPRI, r0
 8004e8a:	4770      	bx	lr
 8004e8c:	f3af 8000 	nop.w

08004e90 <pxCurrentTCBConst2>:
 8004e90:	200008d4 	.word	0x200008d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004e94:	bf00      	nop
 8004e96:	bf00      	nop

08004e98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004e98:	4808      	ldr	r0, [pc, #32]	@ (8004ebc <prvPortStartFirstTask+0x24>)
 8004e9a:	6800      	ldr	r0, [r0, #0]
 8004e9c:	6800      	ldr	r0, [r0, #0]
 8004e9e:	f380 8808 	msr	MSP, r0
 8004ea2:	f04f 0000 	mov.w	r0, #0
 8004ea6:	f380 8814 	msr	CONTROL, r0
 8004eaa:	b662      	cpsie	i
 8004eac:	b661      	cpsie	f
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	f3bf 8f6f 	isb	sy
 8004eb6:	df00      	svc	0
 8004eb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004eba:	bf00      	nop
 8004ebc:	e000ed08 	.word	0xe000ed08

08004ec0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b086      	sub	sp, #24
 8004ec4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004ec6:	4b47      	ldr	r3, [pc, #284]	@ (8004fe4 <xPortStartScheduler+0x124>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a47      	ldr	r2, [pc, #284]	@ (8004fe8 <xPortStartScheduler+0x128>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d10b      	bne.n	8004ee8 <xPortStartScheduler+0x28>
	__asm volatile
 8004ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ed4:	f383 8811 	msr	BASEPRI, r3
 8004ed8:	f3bf 8f6f 	isb	sy
 8004edc:	f3bf 8f4f 	dsb	sy
 8004ee0:	60fb      	str	r3, [r7, #12]
}
 8004ee2:	bf00      	nop
 8004ee4:	bf00      	nop
 8004ee6:	e7fd      	b.n	8004ee4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004ee8:	4b3e      	ldr	r3, [pc, #248]	@ (8004fe4 <xPortStartScheduler+0x124>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a3f      	ldr	r2, [pc, #252]	@ (8004fec <xPortStartScheduler+0x12c>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d10b      	bne.n	8004f0a <xPortStartScheduler+0x4a>
	__asm volatile
 8004ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef6:	f383 8811 	msr	BASEPRI, r3
 8004efa:	f3bf 8f6f 	isb	sy
 8004efe:	f3bf 8f4f 	dsb	sy
 8004f02:	613b      	str	r3, [r7, #16]
}
 8004f04:	bf00      	nop
 8004f06:	bf00      	nop
 8004f08:	e7fd      	b.n	8004f06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004f0a:	4b39      	ldr	r3, [pc, #228]	@ (8004ff0 <xPortStartScheduler+0x130>)
 8004f0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	22ff      	movs	r2, #255	@ 0xff
 8004f1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	781b      	ldrb	r3, [r3, #0]
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004f24:	78fb      	ldrb	r3, [r7, #3]
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004f2c:	b2da      	uxtb	r2, r3
 8004f2e:	4b31      	ldr	r3, [pc, #196]	@ (8004ff4 <xPortStartScheduler+0x134>)
 8004f30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004f32:	4b31      	ldr	r3, [pc, #196]	@ (8004ff8 <xPortStartScheduler+0x138>)
 8004f34:	2207      	movs	r2, #7
 8004f36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004f38:	e009      	b.n	8004f4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004f3a:	4b2f      	ldr	r3, [pc, #188]	@ (8004ff8 <xPortStartScheduler+0x138>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	3b01      	subs	r3, #1
 8004f40:	4a2d      	ldr	r2, [pc, #180]	@ (8004ff8 <xPortStartScheduler+0x138>)
 8004f42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004f44:	78fb      	ldrb	r3, [r7, #3]
 8004f46:	b2db      	uxtb	r3, r3
 8004f48:	005b      	lsls	r3, r3, #1
 8004f4a:	b2db      	uxtb	r3, r3
 8004f4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004f4e:	78fb      	ldrb	r3, [r7, #3]
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f56:	2b80      	cmp	r3, #128	@ 0x80
 8004f58:	d0ef      	beq.n	8004f3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004f5a:	4b27      	ldr	r3, [pc, #156]	@ (8004ff8 <xPortStartScheduler+0x138>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f1c3 0307 	rsb	r3, r3, #7
 8004f62:	2b04      	cmp	r3, #4
 8004f64:	d00b      	beq.n	8004f7e <xPortStartScheduler+0xbe>
	__asm volatile
 8004f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f6a:	f383 8811 	msr	BASEPRI, r3
 8004f6e:	f3bf 8f6f 	isb	sy
 8004f72:	f3bf 8f4f 	dsb	sy
 8004f76:	60bb      	str	r3, [r7, #8]
}
 8004f78:	bf00      	nop
 8004f7a:	bf00      	nop
 8004f7c:	e7fd      	b.n	8004f7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004f7e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ff8 <xPortStartScheduler+0x138>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	021b      	lsls	r3, r3, #8
 8004f84:	4a1c      	ldr	r2, [pc, #112]	@ (8004ff8 <xPortStartScheduler+0x138>)
 8004f86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004f88:	4b1b      	ldr	r3, [pc, #108]	@ (8004ff8 <xPortStartScheduler+0x138>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004f90:	4a19      	ldr	r2, [pc, #100]	@ (8004ff8 <xPortStartScheduler+0x138>)
 8004f92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	b2da      	uxtb	r2, r3
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004f9c:	4b17      	ldr	r3, [pc, #92]	@ (8004ffc <xPortStartScheduler+0x13c>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a16      	ldr	r2, [pc, #88]	@ (8004ffc <xPortStartScheduler+0x13c>)
 8004fa2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004fa6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004fa8:	4b14      	ldr	r3, [pc, #80]	@ (8004ffc <xPortStartScheduler+0x13c>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a13      	ldr	r2, [pc, #76]	@ (8004ffc <xPortStartScheduler+0x13c>)
 8004fae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004fb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004fb4:	f000 f8da 	bl	800516c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004fb8:	4b11      	ldr	r3, [pc, #68]	@ (8005000 <xPortStartScheduler+0x140>)
 8004fba:	2200      	movs	r2, #0
 8004fbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004fbe:	f000 f8f9 	bl	80051b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004fc2:	4b10      	ldr	r3, [pc, #64]	@ (8005004 <xPortStartScheduler+0x144>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4a0f      	ldr	r2, [pc, #60]	@ (8005004 <xPortStartScheduler+0x144>)
 8004fc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004fcc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004fce:	f7ff ff63 	bl	8004e98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004fd2:	f7ff f82b 	bl	800402c <vTaskSwitchContext>
	prvTaskExitError();
 8004fd6:	f7ff ff17 	bl	8004e08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004fda:	2300      	movs	r3, #0
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	3718      	adds	r7, #24
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}
 8004fe4:	e000ed00 	.word	0xe000ed00
 8004fe8:	410fc271 	.word	0x410fc271
 8004fec:	410fc270 	.word	0x410fc270
 8004ff0:	e000e400 	.word	0xe000e400
 8004ff4:	20000f00 	.word	0x20000f00
 8004ff8:	20000f04 	.word	0x20000f04
 8004ffc:	e000ed20 	.word	0xe000ed20
 8005000:	20000060 	.word	0x20000060
 8005004:	e000ef34 	.word	0xe000ef34

08005008 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
	__asm volatile
 800500e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005012:	f383 8811 	msr	BASEPRI, r3
 8005016:	f3bf 8f6f 	isb	sy
 800501a:	f3bf 8f4f 	dsb	sy
 800501e:	607b      	str	r3, [r7, #4]
}
 8005020:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005022:	4b10      	ldr	r3, [pc, #64]	@ (8005064 <vPortEnterCritical+0x5c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	3301      	adds	r3, #1
 8005028:	4a0e      	ldr	r2, [pc, #56]	@ (8005064 <vPortEnterCritical+0x5c>)
 800502a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800502c:	4b0d      	ldr	r3, [pc, #52]	@ (8005064 <vPortEnterCritical+0x5c>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2b01      	cmp	r3, #1
 8005032:	d110      	bne.n	8005056 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005034:	4b0c      	ldr	r3, [pc, #48]	@ (8005068 <vPortEnterCritical+0x60>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	b2db      	uxtb	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00b      	beq.n	8005056 <vPortEnterCritical+0x4e>
	__asm volatile
 800503e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005042:	f383 8811 	msr	BASEPRI, r3
 8005046:	f3bf 8f6f 	isb	sy
 800504a:	f3bf 8f4f 	dsb	sy
 800504e:	603b      	str	r3, [r7, #0]
}
 8005050:	bf00      	nop
 8005052:	bf00      	nop
 8005054:	e7fd      	b.n	8005052 <vPortEnterCritical+0x4a>
	}
}
 8005056:	bf00      	nop
 8005058:	370c      	adds	r7, #12
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop
 8005064:	20000060 	.word	0x20000060
 8005068:	e000ed04 	.word	0xe000ed04

0800506c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005072:	4b12      	ldr	r3, [pc, #72]	@ (80050bc <vPortExitCritical+0x50>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d10b      	bne.n	8005092 <vPortExitCritical+0x26>
	__asm volatile
 800507a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800507e:	f383 8811 	msr	BASEPRI, r3
 8005082:	f3bf 8f6f 	isb	sy
 8005086:	f3bf 8f4f 	dsb	sy
 800508a:	607b      	str	r3, [r7, #4]
}
 800508c:	bf00      	nop
 800508e:	bf00      	nop
 8005090:	e7fd      	b.n	800508e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005092:	4b0a      	ldr	r3, [pc, #40]	@ (80050bc <vPortExitCritical+0x50>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	3b01      	subs	r3, #1
 8005098:	4a08      	ldr	r2, [pc, #32]	@ (80050bc <vPortExitCritical+0x50>)
 800509a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800509c:	4b07      	ldr	r3, [pc, #28]	@ (80050bc <vPortExitCritical+0x50>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d105      	bne.n	80050b0 <vPortExitCritical+0x44>
 80050a4:	2300      	movs	r3, #0
 80050a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	f383 8811 	msr	BASEPRI, r3
}
 80050ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr
 80050bc:	20000060 	.word	0x20000060

080050c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80050c0:	f3ef 8009 	mrs	r0, PSP
 80050c4:	f3bf 8f6f 	isb	sy
 80050c8:	4b15      	ldr	r3, [pc, #84]	@ (8005120 <pxCurrentTCBConst>)
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	f01e 0f10 	tst.w	lr, #16
 80050d0:	bf08      	it	eq
 80050d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80050d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050da:	6010      	str	r0, [r2, #0]
 80050dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80050e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80050e4:	f380 8811 	msr	BASEPRI, r0
 80050e8:	f3bf 8f4f 	dsb	sy
 80050ec:	f3bf 8f6f 	isb	sy
 80050f0:	f7fe ff9c 	bl	800402c <vTaskSwitchContext>
 80050f4:	f04f 0000 	mov.w	r0, #0
 80050f8:	f380 8811 	msr	BASEPRI, r0
 80050fc:	bc09      	pop	{r0, r3}
 80050fe:	6819      	ldr	r1, [r3, #0]
 8005100:	6808      	ldr	r0, [r1, #0]
 8005102:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005106:	f01e 0f10 	tst.w	lr, #16
 800510a:	bf08      	it	eq
 800510c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005110:	f380 8809 	msr	PSP, r0
 8005114:	f3bf 8f6f 	isb	sy
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	f3af 8000 	nop.w

08005120 <pxCurrentTCBConst>:
 8005120:	200008d4 	.word	0x200008d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005124:	bf00      	nop
 8005126:	bf00      	nop

08005128 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b082      	sub	sp, #8
 800512c:	af00      	add	r7, sp, #0
	__asm volatile
 800512e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005132:	f383 8811 	msr	BASEPRI, r3
 8005136:	f3bf 8f6f 	isb	sy
 800513a:	f3bf 8f4f 	dsb	sy
 800513e:	607b      	str	r3, [r7, #4]
}
 8005140:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005142:	f7fe feb9 	bl	8003eb8 <xTaskIncrementTick>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d003      	beq.n	8005154 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800514c:	4b06      	ldr	r3, [pc, #24]	@ (8005168 <xPortSysTickHandler+0x40>)
 800514e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005152:	601a      	str	r2, [r3, #0]
 8005154:	2300      	movs	r3, #0
 8005156:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	f383 8811 	msr	BASEPRI, r3
}
 800515e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005160:	bf00      	nop
 8005162:	3708      	adds	r7, #8
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	e000ed04 	.word	0xe000ed04

0800516c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800516c:	b480      	push	{r7}
 800516e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005170:	4b0b      	ldr	r3, [pc, #44]	@ (80051a0 <vPortSetupTimerInterrupt+0x34>)
 8005172:	2200      	movs	r2, #0
 8005174:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005176:	4b0b      	ldr	r3, [pc, #44]	@ (80051a4 <vPortSetupTimerInterrupt+0x38>)
 8005178:	2200      	movs	r2, #0
 800517a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800517c:	4b0a      	ldr	r3, [pc, #40]	@ (80051a8 <vPortSetupTimerInterrupt+0x3c>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a0a      	ldr	r2, [pc, #40]	@ (80051ac <vPortSetupTimerInterrupt+0x40>)
 8005182:	fba2 2303 	umull	r2, r3, r2, r3
 8005186:	099b      	lsrs	r3, r3, #6
 8005188:	4a09      	ldr	r2, [pc, #36]	@ (80051b0 <vPortSetupTimerInterrupt+0x44>)
 800518a:	3b01      	subs	r3, #1
 800518c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800518e:	4b04      	ldr	r3, [pc, #16]	@ (80051a0 <vPortSetupTimerInterrupt+0x34>)
 8005190:	2207      	movs	r2, #7
 8005192:	601a      	str	r2, [r3, #0]
}
 8005194:	bf00      	nop
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop
 80051a0:	e000e010 	.word	0xe000e010
 80051a4:	e000e018 	.word	0xe000e018
 80051a8:	20000054 	.word	0x20000054
 80051ac:	10624dd3 	.word	0x10624dd3
 80051b0:	e000e014 	.word	0xe000e014

080051b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80051b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80051c4 <vPortEnableVFP+0x10>
 80051b8:	6801      	ldr	r1, [r0, #0]
 80051ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80051be:	6001      	str	r1, [r0, #0]
 80051c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80051c2:	bf00      	nop
 80051c4:	e000ed88 	.word	0xe000ed88

080051c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80051c8:	b480      	push	{r7}
 80051ca:	b085      	sub	sp, #20
 80051cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80051ce:	f3ef 8305 	mrs	r3, IPSR
 80051d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2b0f      	cmp	r3, #15
 80051d8:	d915      	bls.n	8005206 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80051da:	4a18      	ldr	r2, [pc, #96]	@ (800523c <vPortValidateInterruptPriority+0x74>)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	4413      	add	r3, r2
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80051e4:	4b16      	ldr	r3, [pc, #88]	@ (8005240 <vPortValidateInterruptPriority+0x78>)
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	7afa      	ldrb	r2, [r7, #11]
 80051ea:	429a      	cmp	r2, r3
 80051ec:	d20b      	bcs.n	8005206 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80051ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f2:	f383 8811 	msr	BASEPRI, r3
 80051f6:	f3bf 8f6f 	isb	sy
 80051fa:	f3bf 8f4f 	dsb	sy
 80051fe:	607b      	str	r3, [r7, #4]
}
 8005200:	bf00      	nop
 8005202:	bf00      	nop
 8005204:	e7fd      	b.n	8005202 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005206:	4b0f      	ldr	r3, [pc, #60]	@ (8005244 <vPortValidateInterruptPriority+0x7c>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800520e:	4b0e      	ldr	r3, [pc, #56]	@ (8005248 <vPortValidateInterruptPriority+0x80>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	429a      	cmp	r2, r3
 8005214:	d90b      	bls.n	800522e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800521a:	f383 8811 	msr	BASEPRI, r3
 800521e:	f3bf 8f6f 	isb	sy
 8005222:	f3bf 8f4f 	dsb	sy
 8005226:	603b      	str	r3, [r7, #0]
}
 8005228:	bf00      	nop
 800522a:	bf00      	nop
 800522c:	e7fd      	b.n	800522a <vPortValidateInterruptPriority+0x62>
	}
 800522e:	bf00      	nop
 8005230:	3714      	adds	r7, #20
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
 800523a:	bf00      	nop
 800523c:	e000e3f0 	.word	0xe000e3f0
 8005240:	20000f00 	.word	0x20000f00
 8005244:	e000ed0c 	.word	0xe000ed0c
 8005248:	20000f04 	.word	0x20000f04

0800524c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b08a      	sub	sp, #40	@ 0x28
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005254:	2300      	movs	r3, #0
 8005256:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005258:	f7fe fd60 	bl	8003d1c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800525c:	4b5c      	ldr	r3, [pc, #368]	@ (80053d0 <pvPortMalloc+0x184>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d101      	bne.n	8005268 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005264:	f000 f924 	bl	80054b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005268:	4b5a      	ldr	r3, [pc, #360]	@ (80053d4 <pvPortMalloc+0x188>)
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4013      	ands	r3, r2
 8005270:	2b00      	cmp	r3, #0
 8005272:	f040 8095 	bne.w	80053a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d01e      	beq.n	80052ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800527c:	2208      	movs	r2, #8
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4413      	add	r3, r2
 8005282:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f003 0307 	and.w	r3, r3, #7
 800528a:	2b00      	cmp	r3, #0
 800528c:	d015      	beq.n	80052ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f023 0307 	bic.w	r3, r3, #7
 8005294:	3308      	adds	r3, #8
 8005296:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f003 0307 	and.w	r3, r3, #7
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d00b      	beq.n	80052ba <pvPortMalloc+0x6e>
	__asm volatile
 80052a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052a6:	f383 8811 	msr	BASEPRI, r3
 80052aa:	f3bf 8f6f 	isb	sy
 80052ae:	f3bf 8f4f 	dsb	sy
 80052b2:	617b      	str	r3, [r7, #20]
}
 80052b4:	bf00      	nop
 80052b6:	bf00      	nop
 80052b8:	e7fd      	b.n	80052b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d06f      	beq.n	80053a0 <pvPortMalloc+0x154>
 80052c0:	4b45      	ldr	r3, [pc, #276]	@ (80053d8 <pvPortMalloc+0x18c>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	687a      	ldr	r2, [r7, #4]
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d86a      	bhi.n	80053a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80052ca:	4b44      	ldr	r3, [pc, #272]	@ (80053dc <pvPortMalloc+0x190>)
 80052cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80052ce:	4b43      	ldr	r3, [pc, #268]	@ (80053dc <pvPortMalloc+0x190>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80052d4:	e004      	b.n	80052e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80052d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80052da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80052e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	429a      	cmp	r2, r3
 80052e8:	d903      	bls.n	80052f2 <pvPortMalloc+0xa6>
 80052ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d1f1      	bne.n	80052d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80052f2:	4b37      	ldr	r3, [pc, #220]	@ (80053d0 <pvPortMalloc+0x184>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d051      	beq.n	80053a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80052fc:	6a3b      	ldr	r3, [r7, #32]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2208      	movs	r2, #8
 8005302:	4413      	add	r3, r2
 8005304:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	6a3b      	ldr	r3, [r7, #32]
 800530c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800530e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005310:	685a      	ldr	r2, [r3, #4]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	1ad2      	subs	r2, r2, r3
 8005316:	2308      	movs	r3, #8
 8005318:	005b      	lsls	r3, r3, #1
 800531a:	429a      	cmp	r2, r3
 800531c:	d920      	bls.n	8005360 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800531e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4413      	add	r3, r2
 8005324:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005326:	69bb      	ldr	r3, [r7, #24]
 8005328:	f003 0307 	and.w	r3, r3, #7
 800532c:	2b00      	cmp	r3, #0
 800532e:	d00b      	beq.n	8005348 <pvPortMalloc+0xfc>
	__asm volatile
 8005330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005334:	f383 8811 	msr	BASEPRI, r3
 8005338:	f3bf 8f6f 	isb	sy
 800533c:	f3bf 8f4f 	dsb	sy
 8005340:	613b      	str	r3, [r7, #16]
}
 8005342:	bf00      	nop
 8005344:	bf00      	nop
 8005346:	e7fd      	b.n	8005344 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800534a:	685a      	ldr	r2, [r3, #4]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	1ad2      	subs	r2, r2, r3
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800535a:	69b8      	ldr	r0, [r7, #24]
 800535c:	f000 f90a 	bl	8005574 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005360:	4b1d      	ldr	r3, [pc, #116]	@ (80053d8 <pvPortMalloc+0x18c>)
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	1ad3      	subs	r3, r2, r3
 800536a:	4a1b      	ldr	r2, [pc, #108]	@ (80053d8 <pvPortMalloc+0x18c>)
 800536c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800536e:	4b1a      	ldr	r3, [pc, #104]	@ (80053d8 <pvPortMalloc+0x18c>)
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	4b1b      	ldr	r3, [pc, #108]	@ (80053e0 <pvPortMalloc+0x194>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	429a      	cmp	r2, r3
 8005378:	d203      	bcs.n	8005382 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800537a:	4b17      	ldr	r3, [pc, #92]	@ (80053d8 <pvPortMalloc+0x18c>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a18      	ldr	r2, [pc, #96]	@ (80053e0 <pvPortMalloc+0x194>)
 8005380:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005384:	685a      	ldr	r2, [r3, #4]
 8005386:	4b13      	ldr	r3, [pc, #76]	@ (80053d4 <pvPortMalloc+0x188>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	431a      	orrs	r2, r3
 800538c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800538e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005392:	2200      	movs	r2, #0
 8005394:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005396:	4b13      	ldr	r3, [pc, #76]	@ (80053e4 <pvPortMalloc+0x198>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	3301      	adds	r3, #1
 800539c:	4a11      	ldr	r2, [pc, #68]	@ (80053e4 <pvPortMalloc+0x198>)
 800539e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80053a0:	f7fe fcca 	bl	8003d38 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	f003 0307 	and.w	r3, r3, #7
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00b      	beq.n	80053c6 <pvPortMalloc+0x17a>
	__asm volatile
 80053ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053b2:	f383 8811 	msr	BASEPRI, r3
 80053b6:	f3bf 8f6f 	isb	sy
 80053ba:	f3bf 8f4f 	dsb	sy
 80053be:	60fb      	str	r3, [r7, #12]
}
 80053c0:	bf00      	nop
 80053c2:	bf00      	nop
 80053c4:	e7fd      	b.n	80053c2 <pvPortMalloc+0x176>
	return pvReturn;
 80053c6:	69fb      	ldr	r3, [r7, #28]
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3728      	adds	r7, #40	@ 0x28
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	20001b10 	.word	0x20001b10
 80053d4:	20001b24 	.word	0x20001b24
 80053d8:	20001b14 	.word	0x20001b14
 80053dc:	20001b08 	.word	0x20001b08
 80053e0:	20001b18 	.word	0x20001b18
 80053e4:	20001b1c 	.word	0x20001b1c

080053e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b086      	sub	sp, #24
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d04f      	beq.n	800549a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80053fa:	2308      	movs	r3, #8
 80053fc:	425b      	negs	r3, r3
 80053fe:	697a      	ldr	r2, [r7, #20]
 8005400:	4413      	add	r3, r2
 8005402:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	685a      	ldr	r2, [r3, #4]
 800540c:	4b25      	ldr	r3, [pc, #148]	@ (80054a4 <vPortFree+0xbc>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4013      	ands	r3, r2
 8005412:	2b00      	cmp	r3, #0
 8005414:	d10b      	bne.n	800542e <vPortFree+0x46>
	__asm volatile
 8005416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800541a:	f383 8811 	msr	BASEPRI, r3
 800541e:	f3bf 8f6f 	isb	sy
 8005422:	f3bf 8f4f 	dsb	sy
 8005426:	60fb      	str	r3, [r7, #12]
}
 8005428:	bf00      	nop
 800542a:	bf00      	nop
 800542c:	e7fd      	b.n	800542a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00b      	beq.n	800544e <vPortFree+0x66>
	__asm volatile
 8005436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800543a:	f383 8811 	msr	BASEPRI, r3
 800543e:	f3bf 8f6f 	isb	sy
 8005442:	f3bf 8f4f 	dsb	sy
 8005446:	60bb      	str	r3, [r7, #8]
}
 8005448:	bf00      	nop
 800544a:	bf00      	nop
 800544c:	e7fd      	b.n	800544a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	685a      	ldr	r2, [r3, #4]
 8005452:	4b14      	ldr	r3, [pc, #80]	@ (80054a4 <vPortFree+0xbc>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4013      	ands	r3, r2
 8005458:	2b00      	cmp	r3, #0
 800545a:	d01e      	beq.n	800549a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d11a      	bne.n	800549a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	685a      	ldr	r2, [r3, #4]
 8005468:	4b0e      	ldr	r3, [pc, #56]	@ (80054a4 <vPortFree+0xbc>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	43db      	mvns	r3, r3
 800546e:	401a      	ands	r2, r3
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005474:	f7fe fc52 	bl	8003d1c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	685a      	ldr	r2, [r3, #4]
 800547c:	4b0a      	ldr	r3, [pc, #40]	@ (80054a8 <vPortFree+0xc0>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4413      	add	r3, r2
 8005482:	4a09      	ldr	r2, [pc, #36]	@ (80054a8 <vPortFree+0xc0>)
 8005484:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005486:	6938      	ldr	r0, [r7, #16]
 8005488:	f000 f874 	bl	8005574 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800548c:	4b07      	ldr	r3, [pc, #28]	@ (80054ac <vPortFree+0xc4>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	3301      	adds	r3, #1
 8005492:	4a06      	ldr	r2, [pc, #24]	@ (80054ac <vPortFree+0xc4>)
 8005494:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005496:	f7fe fc4f 	bl	8003d38 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800549a:	bf00      	nop
 800549c:	3718      	adds	r7, #24
 800549e:	46bd      	mov	sp, r7
 80054a0:	bd80      	pop	{r7, pc}
 80054a2:	bf00      	nop
 80054a4:	20001b24 	.word	0x20001b24
 80054a8:	20001b14 	.word	0x20001b14
 80054ac:	20001b20 	.word	0x20001b20

080054b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80054b0:	b480      	push	{r7}
 80054b2:	b085      	sub	sp, #20
 80054b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80054b6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80054ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80054bc:	4b27      	ldr	r3, [pc, #156]	@ (800555c <prvHeapInit+0xac>)
 80054be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f003 0307 	and.w	r3, r3, #7
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d00c      	beq.n	80054e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	3307      	adds	r3, #7
 80054ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	f023 0307 	bic.w	r3, r3, #7
 80054d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80054d8:	68ba      	ldr	r2, [r7, #8]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	1ad3      	subs	r3, r2, r3
 80054de:	4a1f      	ldr	r2, [pc, #124]	@ (800555c <prvHeapInit+0xac>)
 80054e0:	4413      	add	r3, r2
 80054e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80054e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005560 <prvHeapInit+0xb0>)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80054ee:	4b1c      	ldr	r3, [pc, #112]	@ (8005560 <prvHeapInit+0xb0>)
 80054f0:	2200      	movs	r2, #0
 80054f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	68ba      	ldr	r2, [r7, #8]
 80054f8:	4413      	add	r3, r2
 80054fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80054fc:	2208      	movs	r2, #8
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	1a9b      	subs	r3, r3, r2
 8005502:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f023 0307 	bic.w	r3, r3, #7
 800550a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	4a15      	ldr	r2, [pc, #84]	@ (8005564 <prvHeapInit+0xb4>)
 8005510:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005512:	4b14      	ldr	r3, [pc, #80]	@ (8005564 <prvHeapInit+0xb4>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	2200      	movs	r2, #0
 8005518:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800551a:	4b12      	ldr	r3, [pc, #72]	@ (8005564 <prvHeapInit+0xb4>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2200      	movs	r2, #0
 8005520:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	1ad2      	subs	r2, r2, r3
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005530:	4b0c      	ldr	r3, [pc, #48]	@ (8005564 <prvHeapInit+0xb4>)
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	4a0a      	ldr	r2, [pc, #40]	@ (8005568 <prvHeapInit+0xb8>)
 800553e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	4a09      	ldr	r2, [pc, #36]	@ (800556c <prvHeapInit+0xbc>)
 8005546:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005548:	4b09      	ldr	r3, [pc, #36]	@ (8005570 <prvHeapInit+0xc0>)
 800554a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800554e:	601a      	str	r2, [r3, #0]
}
 8005550:	bf00      	nop
 8005552:	3714      	adds	r7, #20
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	20000f08 	.word	0x20000f08
 8005560:	20001b08 	.word	0x20001b08
 8005564:	20001b10 	.word	0x20001b10
 8005568:	20001b18 	.word	0x20001b18
 800556c:	20001b14 	.word	0x20001b14
 8005570:	20001b24 	.word	0x20001b24

08005574 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005574:	b480      	push	{r7}
 8005576:	b085      	sub	sp, #20
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800557c:	4b28      	ldr	r3, [pc, #160]	@ (8005620 <prvInsertBlockIntoFreeList+0xac>)
 800557e:	60fb      	str	r3, [r7, #12]
 8005580:	e002      	b.n	8005588 <prvInsertBlockIntoFreeList+0x14>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	60fb      	str	r3, [r7, #12]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	429a      	cmp	r2, r3
 8005590:	d8f7      	bhi.n	8005582 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	68ba      	ldr	r2, [r7, #8]
 800559c:	4413      	add	r3, r2
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	429a      	cmp	r2, r3
 80055a2:	d108      	bne.n	80055b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	685a      	ldr	r2, [r3, #4]
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	441a      	add	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	441a      	add	r2, r3
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d118      	bne.n	80055fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	4b15      	ldr	r3, [pc, #84]	@ (8005624 <prvInsertBlockIntoFreeList+0xb0>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d00d      	beq.n	80055f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685a      	ldr	r2, [r3, #4]
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	441a      	add	r2, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	681a      	ldr	r2, [r3, #0]
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	601a      	str	r2, [r3, #0]
 80055f0:	e008      	b.n	8005604 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80055f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005624 <prvInsertBlockIntoFreeList+0xb0>)
 80055f4:	681a      	ldr	r2, [r3, #0]
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	601a      	str	r2, [r3, #0]
 80055fa:	e003      	b.n	8005604 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	429a      	cmp	r2, r3
 800560a:	d002      	beq.n	8005612 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005612:	bf00      	nop
 8005614:	3714      	adds	r7, #20
 8005616:	46bd      	mov	sp, r7
 8005618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561c:	4770      	bx	lr
 800561e:	bf00      	nop
 8005620:	20001b08 	.word	0x20001b08
 8005624:	20001b10 	.word	0x20001b10

08005628 <memset>:
 8005628:	4402      	add	r2, r0
 800562a:	4603      	mov	r3, r0
 800562c:	4293      	cmp	r3, r2
 800562e:	d100      	bne.n	8005632 <memset+0xa>
 8005630:	4770      	bx	lr
 8005632:	f803 1b01 	strb.w	r1, [r3], #1
 8005636:	e7f9      	b.n	800562c <memset+0x4>

08005638 <_reclaim_reent>:
 8005638:	4b2d      	ldr	r3, [pc, #180]	@ (80056f0 <_reclaim_reent+0xb8>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4283      	cmp	r3, r0
 800563e:	b570      	push	{r4, r5, r6, lr}
 8005640:	4604      	mov	r4, r0
 8005642:	d053      	beq.n	80056ec <_reclaim_reent+0xb4>
 8005644:	69c3      	ldr	r3, [r0, #28]
 8005646:	b31b      	cbz	r3, 8005690 <_reclaim_reent+0x58>
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	b163      	cbz	r3, 8005666 <_reclaim_reent+0x2e>
 800564c:	2500      	movs	r5, #0
 800564e:	69e3      	ldr	r3, [r4, #28]
 8005650:	68db      	ldr	r3, [r3, #12]
 8005652:	5959      	ldr	r1, [r3, r5]
 8005654:	b9b1      	cbnz	r1, 8005684 <_reclaim_reent+0x4c>
 8005656:	3504      	adds	r5, #4
 8005658:	2d80      	cmp	r5, #128	@ 0x80
 800565a:	d1f8      	bne.n	800564e <_reclaim_reent+0x16>
 800565c:	69e3      	ldr	r3, [r4, #28]
 800565e:	4620      	mov	r0, r4
 8005660:	68d9      	ldr	r1, [r3, #12]
 8005662:	f000 f87b 	bl	800575c <_free_r>
 8005666:	69e3      	ldr	r3, [r4, #28]
 8005668:	6819      	ldr	r1, [r3, #0]
 800566a:	b111      	cbz	r1, 8005672 <_reclaim_reent+0x3a>
 800566c:	4620      	mov	r0, r4
 800566e:	f000 f875 	bl	800575c <_free_r>
 8005672:	69e3      	ldr	r3, [r4, #28]
 8005674:	689d      	ldr	r5, [r3, #8]
 8005676:	b15d      	cbz	r5, 8005690 <_reclaim_reent+0x58>
 8005678:	4629      	mov	r1, r5
 800567a:	4620      	mov	r0, r4
 800567c:	682d      	ldr	r5, [r5, #0]
 800567e:	f000 f86d 	bl	800575c <_free_r>
 8005682:	e7f8      	b.n	8005676 <_reclaim_reent+0x3e>
 8005684:	680e      	ldr	r6, [r1, #0]
 8005686:	4620      	mov	r0, r4
 8005688:	f000 f868 	bl	800575c <_free_r>
 800568c:	4631      	mov	r1, r6
 800568e:	e7e1      	b.n	8005654 <_reclaim_reent+0x1c>
 8005690:	6961      	ldr	r1, [r4, #20]
 8005692:	b111      	cbz	r1, 800569a <_reclaim_reent+0x62>
 8005694:	4620      	mov	r0, r4
 8005696:	f000 f861 	bl	800575c <_free_r>
 800569a:	69e1      	ldr	r1, [r4, #28]
 800569c:	b111      	cbz	r1, 80056a4 <_reclaim_reent+0x6c>
 800569e:	4620      	mov	r0, r4
 80056a0:	f000 f85c 	bl	800575c <_free_r>
 80056a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80056a6:	b111      	cbz	r1, 80056ae <_reclaim_reent+0x76>
 80056a8:	4620      	mov	r0, r4
 80056aa:	f000 f857 	bl	800575c <_free_r>
 80056ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80056b0:	b111      	cbz	r1, 80056b8 <_reclaim_reent+0x80>
 80056b2:	4620      	mov	r0, r4
 80056b4:	f000 f852 	bl	800575c <_free_r>
 80056b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80056ba:	b111      	cbz	r1, 80056c2 <_reclaim_reent+0x8a>
 80056bc:	4620      	mov	r0, r4
 80056be:	f000 f84d 	bl	800575c <_free_r>
 80056c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80056c4:	b111      	cbz	r1, 80056cc <_reclaim_reent+0x94>
 80056c6:	4620      	mov	r0, r4
 80056c8:	f000 f848 	bl	800575c <_free_r>
 80056cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80056ce:	b111      	cbz	r1, 80056d6 <_reclaim_reent+0x9e>
 80056d0:	4620      	mov	r0, r4
 80056d2:	f000 f843 	bl	800575c <_free_r>
 80056d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80056d8:	b111      	cbz	r1, 80056e0 <_reclaim_reent+0xa8>
 80056da:	4620      	mov	r0, r4
 80056dc:	f000 f83e 	bl	800575c <_free_r>
 80056e0:	6a23      	ldr	r3, [r4, #32]
 80056e2:	b11b      	cbz	r3, 80056ec <_reclaim_reent+0xb4>
 80056e4:	4620      	mov	r0, r4
 80056e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80056ea:	4718      	bx	r3
 80056ec:	bd70      	pop	{r4, r5, r6, pc}
 80056ee:	bf00      	nop
 80056f0:	20000064 	.word	0x20000064

080056f4 <__libc_init_array>:
 80056f4:	b570      	push	{r4, r5, r6, lr}
 80056f6:	4d0d      	ldr	r5, [pc, #52]	@ (800572c <__libc_init_array+0x38>)
 80056f8:	4c0d      	ldr	r4, [pc, #52]	@ (8005730 <__libc_init_array+0x3c>)
 80056fa:	1b64      	subs	r4, r4, r5
 80056fc:	10a4      	asrs	r4, r4, #2
 80056fe:	2600      	movs	r6, #0
 8005700:	42a6      	cmp	r6, r4
 8005702:	d109      	bne.n	8005718 <__libc_init_array+0x24>
 8005704:	4d0b      	ldr	r5, [pc, #44]	@ (8005734 <__libc_init_array+0x40>)
 8005706:	4c0c      	ldr	r4, [pc, #48]	@ (8005738 <__libc_init_array+0x44>)
 8005708:	f000 f87e 	bl	8005808 <_init>
 800570c:	1b64      	subs	r4, r4, r5
 800570e:	10a4      	asrs	r4, r4, #2
 8005710:	2600      	movs	r6, #0
 8005712:	42a6      	cmp	r6, r4
 8005714:	d105      	bne.n	8005722 <__libc_init_array+0x2e>
 8005716:	bd70      	pop	{r4, r5, r6, pc}
 8005718:	f855 3b04 	ldr.w	r3, [r5], #4
 800571c:	4798      	blx	r3
 800571e:	3601      	adds	r6, #1
 8005720:	e7ee      	b.n	8005700 <__libc_init_array+0xc>
 8005722:	f855 3b04 	ldr.w	r3, [r5], #4
 8005726:	4798      	blx	r3
 8005728:	3601      	adds	r6, #1
 800572a:	e7f2      	b.n	8005712 <__libc_init_array+0x1e>
 800572c:	080058b0 	.word	0x080058b0
 8005730:	080058b0 	.word	0x080058b0
 8005734:	080058b0 	.word	0x080058b0
 8005738:	080058b4 	.word	0x080058b4

0800573c <__retarget_lock_acquire_recursive>:
 800573c:	4770      	bx	lr

0800573e <__retarget_lock_release_recursive>:
 800573e:	4770      	bx	lr

08005740 <memcpy>:
 8005740:	440a      	add	r2, r1
 8005742:	4291      	cmp	r1, r2
 8005744:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005748:	d100      	bne.n	800574c <memcpy+0xc>
 800574a:	4770      	bx	lr
 800574c:	b510      	push	{r4, lr}
 800574e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005752:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005756:	4291      	cmp	r1, r2
 8005758:	d1f9      	bne.n	800574e <memcpy+0xe>
 800575a:	bd10      	pop	{r4, pc}

0800575c <_free_r>:
 800575c:	b538      	push	{r3, r4, r5, lr}
 800575e:	4605      	mov	r5, r0
 8005760:	2900      	cmp	r1, #0
 8005762:	d041      	beq.n	80057e8 <_free_r+0x8c>
 8005764:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005768:	1f0c      	subs	r4, r1, #4
 800576a:	2b00      	cmp	r3, #0
 800576c:	bfb8      	it	lt
 800576e:	18e4      	addlt	r4, r4, r3
 8005770:	f000 f83e 	bl	80057f0 <__malloc_lock>
 8005774:	4a1d      	ldr	r2, [pc, #116]	@ (80057ec <_free_r+0x90>)
 8005776:	6813      	ldr	r3, [r2, #0]
 8005778:	b933      	cbnz	r3, 8005788 <_free_r+0x2c>
 800577a:	6063      	str	r3, [r4, #4]
 800577c:	6014      	str	r4, [r2, #0]
 800577e:	4628      	mov	r0, r5
 8005780:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005784:	f000 b83a 	b.w	80057fc <__malloc_unlock>
 8005788:	42a3      	cmp	r3, r4
 800578a:	d908      	bls.n	800579e <_free_r+0x42>
 800578c:	6820      	ldr	r0, [r4, #0]
 800578e:	1821      	adds	r1, r4, r0
 8005790:	428b      	cmp	r3, r1
 8005792:	bf01      	itttt	eq
 8005794:	6819      	ldreq	r1, [r3, #0]
 8005796:	685b      	ldreq	r3, [r3, #4]
 8005798:	1809      	addeq	r1, r1, r0
 800579a:	6021      	streq	r1, [r4, #0]
 800579c:	e7ed      	b.n	800577a <_free_r+0x1e>
 800579e:	461a      	mov	r2, r3
 80057a0:	685b      	ldr	r3, [r3, #4]
 80057a2:	b10b      	cbz	r3, 80057a8 <_free_r+0x4c>
 80057a4:	42a3      	cmp	r3, r4
 80057a6:	d9fa      	bls.n	800579e <_free_r+0x42>
 80057a8:	6811      	ldr	r1, [r2, #0]
 80057aa:	1850      	adds	r0, r2, r1
 80057ac:	42a0      	cmp	r0, r4
 80057ae:	d10b      	bne.n	80057c8 <_free_r+0x6c>
 80057b0:	6820      	ldr	r0, [r4, #0]
 80057b2:	4401      	add	r1, r0
 80057b4:	1850      	adds	r0, r2, r1
 80057b6:	4283      	cmp	r3, r0
 80057b8:	6011      	str	r1, [r2, #0]
 80057ba:	d1e0      	bne.n	800577e <_free_r+0x22>
 80057bc:	6818      	ldr	r0, [r3, #0]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	6053      	str	r3, [r2, #4]
 80057c2:	4408      	add	r0, r1
 80057c4:	6010      	str	r0, [r2, #0]
 80057c6:	e7da      	b.n	800577e <_free_r+0x22>
 80057c8:	d902      	bls.n	80057d0 <_free_r+0x74>
 80057ca:	230c      	movs	r3, #12
 80057cc:	602b      	str	r3, [r5, #0]
 80057ce:	e7d6      	b.n	800577e <_free_r+0x22>
 80057d0:	6820      	ldr	r0, [r4, #0]
 80057d2:	1821      	adds	r1, r4, r0
 80057d4:	428b      	cmp	r3, r1
 80057d6:	bf04      	itt	eq
 80057d8:	6819      	ldreq	r1, [r3, #0]
 80057da:	685b      	ldreq	r3, [r3, #4]
 80057dc:	6063      	str	r3, [r4, #4]
 80057de:	bf04      	itt	eq
 80057e0:	1809      	addeq	r1, r1, r0
 80057e2:	6021      	streq	r1, [r4, #0]
 80057e4:	6054      	str	r4, [r2, #4]
 80057e6:	e7ca      	b.n	800577e <_free_r+0x22>
 80057e8:	bd38      	pop	{r3, r4, r5, pc}
 80057ea:	bf00      	nop
 80057ec:	20001c64 	.word	0x20001c64

080057f0 <__malloc_lock>:
 80057f0:	4801      	ldr	r0, [pc, #4]	@ (80057f8 <__malloc_lock+0x8>)
 80057f2:	f7ff bfa3 	b.w	800573c <__retarget_lock_acquire_recursive>
 80057f6:	bf00      	nop
 80057f8:	20001c60 	.word	0x20001c60

080057fc <__malloc_unlock>:
 80057fc:	4801      	ldr	r0, [pc, #4]	@ (8005804 <__malloc_unlock+0x8>)
 80057fe:	f7ff bf9e 	b.w	800573e <__retarget_lock_release_recursive>
 8005802:	bf00      	nop
 8005804:	20001c60 	.word	0x20001c60

08005808 <_init>:
 8005808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800580a:	bf00      	nop
 800580c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800580e:	bc08      	pop	{r3}
 8005810:	469e      	mov	lr, r3
 8005812:	4770      	bx	lr

08005814 <_fini>:
 8005814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005816:	bf00      	nop
 8005818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800581a:	bc08      	pop	{r3}
 800581c:	469e      	mov	lr, r3
 800581e:	4770      	bx	lr
