module main(input clock_50,
				input reset,
				input up,
				input down,
				input right,
				input left,
				input play,
				output [7:0] red_out,
				output [7:0] green_out,
				output [7:0] blue_out,
				output hsync,
				output vsync,
				output n_blank,
				output vgaclock);
				
	reg[15:0] Xcells;
   reg[15:0] Ocells;
	reg[15:0] selected;
   reg[1:0] result;
   reg[1:0] X;
   reg[1:0] Y;
	
	logic clock_25;
	generate 
		clock25mh clock(clock_50, clock_25);
	
		control_movimiento gameMdl (up, 
								down, 
								right, 
								left, 
								play, 
								reset, 
								clock_50,
								Xcells,
								Ocells,
								result,
								selected,
								X,
								Y);
								
		controlador_vga controlador(clock_25,
						0,
						Xcells,
						Ocells,
						selected,
						result,
						X,
						Y,
						red_out,
						green_out,
						blue_out,
						hsync, 
						vsync, 
						n_blank);
						
		assign vgaclock = clock_25;
	endgenerate
endmodule 