$date
	Sat Feb 14 10:16:34 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_encoder $end
$var wire 64 ! trace_data [63:0] $end
$var wire 1 " trace_v $end
$var reg 1 # clk $end
$var reg 102 $ commit_pkt_cast [101:0] $end
$var reg 32 % mock_instr [31:0] $end
$var reg 40 & mock_pc [39:0] $end
$var reg 1 ' mock_ready $end
$var reg 1 ( mock_v $end
$var reg 1 ) reset $end
$var reg 1 * trace_ready $end
$scope module DUT $end
$var wire 1 # clk_i $end
$var wire 102 + commit_pkt [101:0] $end
$var wire 102 , commit_pkt_i [101:0] $end
$var wire 1 ' commit_ready_i $end
$var wire 1 ( commit_v_i $end
$var wire 1 ) reset_i $end
$var wire 64 - trace_data_o [63:0] $end
$var wire 1 * trace_ready_i $end
$var wire 1 " trace_v_o $end
$var wire 40 . current_pc [39:0] $end
$var wire 32 / current_instr [31:0] $end
$var parameter 32 0 trace_width_p $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 0
$end
#0
$dumpvars
bx /
bx .
b0 -
bx ,
bx +
x*
1)
0(
x'
bx &
bx %
bx $
0#
0"
b0 !
$end
#5000
1#
#10000
0#
#15000
1#
#20000
0#
0)
#25000
b1000000000000 .
b10011 /
b100000000000000000000000000000000000000010011000000000000000000000000000000 +
b100000000000000000000000000000000000000010011000000000000000000000000000000 $
b100000000000000000000000000000000000000010011000000000000000000000000000000 ,
b10011 %
b1000000000000 &
1#
#30000
0#
#35000
b1000000000100 .
b100000000010000000000000000000000000000010011000000000000000000000000000000 +
b100000000010000000000000000000000000000010011000000000000000000000000000000 $
b100000000010000000000000000000000000000010011000000000000000000000000000000 ,
b1000000000100 &
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
