

================================================================
== Vivado HLS Report for 'ChenIDct_f2r_vectorBody_s2e_forEnd212'
================================================================
* Date:           Thu May 17 17:42:12 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        ChenIDCT_reg_1
* Solution:       OPT
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      2.62|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  162|  162|  162|  162|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                  |  150|  150|        75|          -|          -|     2|    no    |
        | + memcpy.inp1_buf.y      |   33|   33|         3|          1|          1|    32|    yes   |
        | + Loop 1.2               |    4|    4|         2|          -|          -|     2|    no    |
        | + memcpy.y.out1_buf.gep  |   32|   32|         2|          1|          1|    32|    yes   |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1 : II = 1, D = 2, States = { 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	19  / (exitcond1)
	10  / (!exitcond1)
10 --> 
	13  / (exitcond2)
	11  / (!exitcond2)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	14  / true
14 --> 
	15  / (!exitcond)
	16  / (exitcond)
15 --> 
	14  / true
16 --> 
	18  / (exitcond7)
	17  / (!exitcond7)
17 --> 
	16  / true
18 --> 
	9  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 

* FSM state operations: 

 <State 1> : 1.00ns
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_2 = alloca i32"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_33 = alloca i32"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_34 = alloca i32"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_35 = alloca i32"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_36 = alloca i32"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_37 = alloca i32"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_38 = alloca i32"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_39 = alloca i32"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_40 = alloca i32"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_41 = alloca i32"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_42 = alloca i32"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_43 = alloca i32"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_44 = alloca i32"
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_45 = alloca i32"
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_46 = alloca i32"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_47 = alloca i32"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_48 = alloca i32"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_49 = alloca i32"
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_50 = alloca i32"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_51 = alloca i32"
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_52 = alloca i32"
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_53 = alloca i32"
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_54 = alloca i32"
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_55 = alloca i32"
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_56 = alloca i32"
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_57 = alloca i32"
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_58 = alloca i32"
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_59 = alloca i32"
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_60 = alloca i32"
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_61 = alloca i32"
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_62 = alloca i32"
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_63 = alloca i32"
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%out1_buf_0_1_1 = alloca i32"
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%out1_buf_0_1_3 = alloca i32"
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%out1_buf_1_1_1 = alloca i32"
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%out1_buf_1_1_3 = alloca i32"
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%out1_buf_2_1_1 = alloca i32"
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%out1_buf_2_1_3 = alloca i32"
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%out1_buf_3_1_1 = alloca i32"
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%out1_buf_3_1_3 = alloca i32"
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%out1_buf_4_1_1 = alloca i32"
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%out1_buf_4_1_3 = alloca i32"
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%out1_buf_5_1_1 = alloca i32"
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%out1_buf_5_1_3 = alloca i32"
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%out1_buf_6_1_1 = alloca i32"
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%out1_buf_6_1_3 = alloca i32"
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%out1_buf_7_1_1 = alloca i32"
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%out1_buf_7_1_3 = alloca i32"
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%out1_buf_8_1_1 = alloca i32"
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%out1_buf_8_1_3 = alloca i32"
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%out1_buf_9_1_1 = alloca i32"
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%out1_buf_9_1_3 = alloca i32"
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%out1_buf_10_1_1 = alloca i32"
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%out1_buf_10_1_3 = alloca i32"
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%out1_buf_11_1_1 = alloca i32"
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%out1_buf_11_1_3 = alloca i32"
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%out1_buf_12_1_1 = alloca i32"
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%out1_buf_12_1_3 = alloca i32"
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%out1_buf_13_1_1 = alloca i32"
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%out1_buf_13_1_3 = alloca i32"
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%out1_buf_14_1_1 = alloca i32"
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%out1_buf_14_1_3 = alloca i32"
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%out1_buf_15_1_1 = alloca i32"
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%out1_buf_15_1_3 = alloca i32"
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%y_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %y)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%y1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %y_read, i32 2, i32 63)"
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = zext i62 %y1 to i64"
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%BUS_SRC_DST_addr = getelementptr i32* %BUS_SRC_DST, i64 %tmp"

 <State 2> : 2.62ns
ST_2 : Operation 91 [7/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 2.62ns
ST_3 : Operation 92 [6/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 2.62ns
ST_4 : Operation 93 [5/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 2.62ns
ST_5 : Operation 94 [4/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 2.62ns
ST_6 : Operation 95 [3/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 2.62ns
ST_7 : Operation 96 [2/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 2.62ns
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %BUS_SRC_DST), !map !276"
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([38 x i8]* @ChenIDct_f2r_vectorB) nounwind"
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %BUS_SRC_DST, [6 x i8]* @p_str38, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 64, [12 x i8]* @p_str240, [6 x i8]* @p_str341, [1 x i8]* @p_str139, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str139, [1 x i8]* @p_str139)"
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %y, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 64, [1 x i8]* @bundle, [6 x i8]* @p_str341, [1 x i8]* @p_str139, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str139, [1 x i8]* @p_str139)"
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str442, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 0, [9 x i8]* @p_str543, [1 x i8]* @p_str139, [1 x i8]* @p_str139, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str139, [1 x i8]* @p_str139) nounwind" [../src/chenidct.c:63]
ST_8 : Operation 102 [1/7] (2.62ns)   --->   "%BUS_SRC_DST_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 103 [1/1] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_s = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 64)" [../src/chenidct.c:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 104 [1/1] (0.65ns)   --->   "br label %memcpy.tail" [../src/chenidct.c:72]

 <State 9> : 2.62ns
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %memcpy.tail.loopexit ]"
ST_9 : Operation 106 [1/1] (0.44ns)   --->   "%exitcond1 = icmp eq i2 %i, -2" [../src/chenidct.c:72]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.54ns)   --->   "%i_1 = add i2 %i, 1" [../src/chenidct.c:72]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %2, label %1" [../src/chenidct.c:72]
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_9 : Operation 110 [1/1] (0.65ns)   --->   "br label %burst.rd.header"
ST_9 : Operation 111 [5/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 1.21ns
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%indvar = phi i6 [ 0, %1 ], [ %indvar_next, %burst.rd.body342 ]"
ST_10 : Operation 113 [1/1] (0.78ns)   --->   "%exitcond2 = icmp eq i6 %indvar, -32"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.78ns)   --->   "%indvar_next = add i6 %indvar, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %burst.rd.end.0.preheader, label %burst.rd.body"
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i6 %indvar to i4"
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %indvar, i32 4)"
ST_10 : Operation 118 [1/1] (0.78ns)   --->   "switch i4 %tmp_1, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [../src/chenidct.c:83]

 <State 11> : 2.62ns
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind"
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_inp1_buf_O) nounwind"
ST_11 : Operation 123 [1/1] (2.62ns)   --->   "%inp1_buf_0_0 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:83]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "br label %burst.rd.body342" [../src/chenidct.c:83]

 <State 12> : 0.48ns
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_60_lo_1 = load i32* %inp1_buf_0_1_60" [../src/chenidct.c:83]
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_61_lo_1 = load i32* %inp1_buf_0_1_61" [../src/chenidct.c:83]
ST_12 : Operation 142 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_86 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_61_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_87 = select i1 %tmp_2, i32 %inp1_buf_0_1_60_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_86, i32* %inp1_buf_0_1_61" [../src/chenidct.c:83]
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_87, i32* %inp1_buf_0_1_60" [../src/chenidct.c:83]
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_58_lo_1 = load i32* %inp1_buf_0_1_58" [../src/chenidct.c:83]
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_59_lo_1 = load i32* %inp1_buf_0_1_59" [../src/chenidct.c:83]
ST_12 : Operation 148 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_84 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_59_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_85 = select i1 %tmp_2, i32 %inp1_buf_0_1_58_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_84, i32* %inp1_buf_0_1_59" [../src/chenidct.c:83]
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_85, i32* %inp1_buf_0_1_58" [../src/chenidct.c:83]
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_56_lo_1 = load i32* %inp1_buf_0_1_56" [../src/chenidct.c:83]
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_57_lo_1 = load i32* %inp1_buf_0_1_57" [../src/chenidct.c:83]
ST_12 : Operation 154 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_82 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_57_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_83 = select i1 %tmp_2, i32 %inp1_buf_0_1_56_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_82, i32* %inp1_buf_0_1_57" [../src/chenidct.c:83]
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_83, i32* %inp1_buf_0_1_56" [../src/chenidct.c:83]
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_54_lo_1 = load i32* %inp1_buf_0_1_54" [../src/chenidct.c:83]
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_55_lo_1 = load i32* %inp1_buf_0_1_55" [../src/chenidct.c:83]
ST_12 : Operation 160 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_80 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_55_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_81 = select i1 %tmp_2, i32 %inp1_buf_0_1_54_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_80, i32* %inp1_buf_0_1_55" [../src/chenidct.c:83]
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_81, i32* %inp1_buf_0_1_54" [../src/chenidct.c:83]
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_52_lo_1 = load i32* %inp1_buf_0_1_52" [../src/chenidct.c:83]
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_53_lo_1 = load i32* %inp1_buf_0_1_53" [../src/chenidct.c:83]
ST_12 : Operation 166 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_78 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_53_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_79 = select i1 %tmp_2, i32 %inp1_buf_0_1_52_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_78, i32* %inp1_buf_0_1_53" [../src/chenidct.c:83]
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_79, i32* %inp1_buf_0_1_52" [../src/chenidct.c:83]
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_50_lo_1 = load i32* %inp1_buf_0_1_50" [../src/chenidct.c:83]
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_51_lo_1 = load i32* %inp1_buf_0_1_51" [../src/chenidct.c:83]
ST_12 : Operation 172 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_76 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_51_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 173 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_77 = select i1 %tmp_2, i32 %inp1_buf_0_1_50_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_76, i32* %inp1_buf_0_1_51" [../src/chenidct.c:83]
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_77, i32* %inp1_buf_0_1_50" [../src/chenidct.c:83]
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_48_lo_1 = load i32* %inp1_buf_0_1_48" [../src/chenidct.c:83]
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_49_lo_1 = load i32* %inp1_buf_0_1_49" [../src/chenidct.c:83]
ST_12 : Operation 178 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_74 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_49_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_75 = select i1 %tmp_2, i32 %inp1_buf_0_1_48_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_74, i32* %inp1_buf_0_1_49" [../src/chenidct.c:83]
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_75, i32* %inp1_buf_0_1_48" [../src/chenidct.c:83]
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_46_lo_1 = load i32* %inp1_buf_0_1_46" [../src/chenidct.c:83]
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_47_lo_1 = load i32* %inp1_buf_0_1_47" [../src/chenidct.c:83]
ST_12 : Operation 184 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_72 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_47_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 185 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_73 = select i1 %tmp_2, i32 %inp1_buf_0_1_46_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_72, i32* %inp1_buf_0_1_47" [../src/chenidct.c:83]
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_73, i32* %inp1_buf_0_1_46" [../src/chenidct.c:83]
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_44_lo_1 = load i32* %inp1_buf_0_1_44" [../src/chenidct.c:83]
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_45_lo_1 = load i32* %inp1_buf_0_1_45" [../src/chenidct.c:83]
ST_12 : Operation 190 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_70 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_45_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_71 = select i1 %tmp_2, i32 %inp1_buf_0_1_44_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_70, i32* %inp1_buf_0_1_45" [../src/chenidct.c:83]
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_71, i32* %inp1_buf_0_1_44" [../src/chenidct.c:83]
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_42_lo_1 = load i32* %inp1_buf_0_1_42" [../src/chenidct.c:83]
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_43_lo_1 = load i32* %inp1_buf_0_1_43" [../src/chenidct.c:83]
ST_12 : Operation 196 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_68 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_43_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 197 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_69 = select i1 %tmp_2, i32 %inp1_buf_0_1_42_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_68, i32* %inp1_buf_0_1_43" [../src/chenidct.c:83]
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_69, i32* %inp1_buf_0_1_42" [../src/chenidct.c:83]
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_40_lo_1 = load i32* %inp1_buf_0_1_40" [../src/chenidct.c:83]
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_41_lo_1 = load i32* %inp1_buf_0_1_41" [../src/chenidct.c:83]
ST_12 : Operation 202 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_66 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_41_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 203 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_67 = select i1 %tmp_2, i32 %inp1_buf_0_1_40_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_66, i32* %inp1_buf_0_1_41" [../src/chenidct.c:83]
ST_12 : Operation 205 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_67, i32* %inp1_buf_0_1_40" [../src/chenidct.c:83]
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_38_lo_1 = load i32* %inp1_buf_0_1_38" [../src/chenidct.c:83]
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_39_lo_1 = load i32* %inp1_buf_0_1_39" [../src/chenidct.c:83]
ST_12 : Operation 208 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_9 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_39_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_65 = select i1 %tmp_2, i32 %inp1_buf_0_1_38_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 210 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_9, i32* %inp1_buf_0_1_39" [../src/chenidct.c:83]
ST_12 : Operation 211 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_65, i32* %inp1_buf_0_1_38" [../src/chenidct.c:83]
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_36_lo_1 = load i32* %inp1_buf_0_1_36" [../src/chenidct.c:83]
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_37_lo_1 = load i32* %inp1_buf_0_1_37" [../src/chenidct.c:83]
ST_12 : Operation 214 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_7 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_37_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 215 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_8 = select i1 %tmp_2, i32 %inp1_buf_0_1_36_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_7, i32* %inp1_buf_0_1_37" [../src/chenidct.c:83]
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_8, i32* %inp1_buf_0_1_36" [../src/chenidct.c:83]
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_34_lo_1 = load i32* %inp1_buf_0_1_34" [../src/chenidct.c:83]
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_35_lo_1 = load i32* %inp1_buf_0_1_35" [../src/chenidct.c:83]
ST_12 : Operation 220 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_5 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_35_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_6 = select i1 %tmp_2, i32 %inp1_buf_0_1_34_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_5, i32* %inp1_buf_0_1_35" [../src/chenidct.c:83]
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_6, i32* %inp1_buf_0_1_34" [../src/chenidct.c:83]
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_2_loa_1 = load i32* %inp1_buf_0_1_2" [../src/chenidct.c:83]
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_33_lo_1 = load i32* %inp1_buf_0_1_33" [../src/chenidct.c:83]
ST_12 : Operation 226 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_3 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_33_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 227 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_4 = select i1 %tmp_2, i32 %inp1_buf_0_1_2_loa_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_3, i32* %inp1_buf_0_1_33" [../src/chenidct.c:83]
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_4, i32* %inp1_buf_0_1_2" [../src/chenidct.c:83]
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_62_lo_1 = load i32* %inp1_buf_0_1_62" [../src/chenidct.c:83]
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_63_lo_1 = load i32* %inp1_buf_0_1_63" [../src/chenidct.c:83]
ST_12 : Operation 232 [1/1] (0.48ns)   --->   "%inp1_buf_0_1 = select i1 %tmp_2, i32 %inp1_buf_0_0, i32 %inp1_buf_0_1_63_lo_1" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.48ns)   --->   "%inp1_buf_0_1_1 = select i1 %tmp_2, i32 %inp1_buf_0_1_62_lo_1, i32 %inp1_buf_0_0" [../src/chenidct.c:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1, i32* %inp1_buf_0_1_63" [../src/chenidct.c:83]
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "store i32 %inp1_buf_0_1_1, i32* %inp1_buf_0_1_62" [../src/chenidct.c:83]
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind"
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "br label %burst.rd.header"

 <State 13> : 0.66ns
ST_13 : Operation 238 [1/1] (0.65ns)   --->   "br label %burst.rd.end.0"

 <State 14> : 2.51ns
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%k = phi i6 [ %k_1_s, %burst.rd.end.1_ifconv ], [ 0, %burst.rd.end.0.preheader ]" [../src/chenidct.c:88]
ST_14 : Operation 240 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"
ST_14 : Operation 241 [1/1] (0.78ns)   --->   "%exitcond = icmp eq i6 %k, -32" [../src/chenidct.c:88]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %burst.wr.header.preheader, label %burst.rd.end.1_ifconv" [../src/chenidct.c:88]
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_2_loa = load i32* %inp1_buf_0_1_2" [../src/chenidct.c:90]
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_33_lo = load i32* %inp1_buf_0_1_33" [../src/chenidct.c:90]
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_34_lo = load i32* %inp1_buf_0_1_34" [../src/chenidct.c:90]
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_35_lo = load i32* %inp1_buf_0_1_35" [../src/chenidct.c:90]
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_36_lo = load i32* %inp1_buf_0_1_36" [../src/chenidct.c:90]
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_37_lo = load i32* %inp1_buf_0_1_37" [../src/chenidct.c:90]
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_38_lo = load i32* %inp1_buf_0_1_38" [../src/chenidct.c:90]
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_39_lo = load i32* %inp1_buf_0_1_39" [../src/chenidct.c:90]
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_40_lo = load i32* %inp1_buf_0_1_40" [../src/chenidct.c:90]
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_41_lo = load i32* %inp1_buf_0_1_41" [../src/chenidct.c:90]
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_42_lo = load i32* %inp1_buf_0_1_42" [../src/chenidct.c:90]
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_43_lo = load i32* %inp1_buf_0_1_43" [../src/chenidct.c:90]
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_44_lo = load i32* %inp1_buf_0_1_44" [../src/chenidct.c:90]
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_45_lo = load i32* %inp1_buf_0_1_45" [../src/chenidct.c:90]
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_46_lo = load i32* %inp1_buf_0_1_46" [../src/chenidct.c:90]
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_47_lo = load i32* %inp1_buf_0_1_47" [../src/chenidct.c:90]
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_48_lo = load i32* %inp1_buf_0_1_48" [../src/chenidct.c:90]
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_49_lo = load i32* %inp1_buf_0_1_49" [../src/chenidct.c:90]
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_50_lo = load i32* %inp1_buf_0_1_50" [../src/chenidct.c:90]
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_51_lo = load i32* %inp1_buf_0_1_51" [../src/chenidct.c:90]
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_52_lo = load i32* %inp1_buf_0_1_52" [../src/chenidct.c:90]
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_53_lo = load i32* %inp1_buf_0_1_53" [../src/chenidct.c:90]
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_54_lo = load i32* %inp1_buf_0_1_54" [../src/chenidct.c:90]
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_55_lo = load i32* %inp1_buf_0_1_55" [../src/chenidct.c:90]
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_56_lo = load i32* %inp1_buf_0_1_56" [../src/chenidct.c:90]
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_57_lo = load i32* %inp1_buf_0_1_57" [../src/chenidct.c:90]
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_58_lo = load i32* %inp1_buf_0_1_58" [../src/chenidct.c:90]
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_59_lo = load i32* %inp1_buf_0_1_59" [../src/chenidct.c:90]
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_60_lo = load i32* %inp1_buf_0_1_60" [../src/chenidct.c:90]
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_61_lo = load i32* %inp1_buf_0_1_61" [../src/chenidct.c:90]
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_62_lo = load i32* %inp1_buf_0_1_62" [../src/chenidct.c:90]
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%inp1_buf_0_1_63_lo = load i32* %inp1_buf_0_1_63" [../src/chenidct.c:90]
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %k, i32 4)" [../src/chenidct.c:88]
ST_14 : Operation 276 [1/1] (0.48ns)   --->   "%inp1_buf_load_0_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_33_lo, i32 %inp1_buf_0_1_2_loa" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_0_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_4_cast_cast = select i1 %tmp_8, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 279 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_s = add i32 %tmp_4_cast_cast, %inp1_buf_load_0_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_s, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 281 [1/1] (1.01ns)   --->   "%p_neg = sub i32 0, %tmp_s" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_4 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_7 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_s, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 284 [1/1] (0.48ns)   --->   "%inp1_buf_load_1_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_35_lo, i32 %inp1_buf_0_1_34_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node tmp_1_21)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_1_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node tmp_1_21)   --->   "%tmp_11_cast_cast = select i1 %tmp_12, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 287 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_1_21 = add i32 %tmp_11_cast_cast, %inp1_buf_load_1_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_1_21, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 289 [1/1] (1.01ns)   --->   "%p_neg_1 = sub i32 0, %tmp_1_21" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_10 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_1, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_11 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_1_21, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 292 [1/1] (0.48ns)   --->   "%inp1_buf_load_2_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_37_lo, i32 %inp1_buf_0_1_36_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node tmp_2_22)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_2_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node tmp_2_22)   --->   "%tmp_14_cast_cast = select i1 %tmp_18, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 295 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_2_22 = add i32 %tmp_14_cast_cast, %inp1_buf_load_2_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_2_22, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 297 [1/1] (1.01ns)   --->   "%p_neg_2 = sub i32 0, %tmp_2_22" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_13 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_2, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_14 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_2_22, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 300 [1/1] (0.48ns)   --->   "%inp1_buf_load_3_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_39_lo, i32 %inp1_buf_0_1_38_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node tmp_3_23)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_3_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node tmp_3_23)   --->   "%tmp_17_cast_cast = select i1 %tmp_24, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 303 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_3_23 = add i32 %tmp_17_cast_cast, %inp1_buf_load_3_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_3_23, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 305 [1/1] (1.01ns)   --->   "%p_neg_3 = sub i32 0, %tmp_3_23" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_16 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_3, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_17 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_3_23, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 308 [1/1] (0.48ns)   --->   "%inp1_buf_load_4_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_41_lo, i32 %inp1_buf_0_1_40_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_24)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_4_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node tmp_4_24)   --->   "%tmp_20_cast_cast = select i1 %tmp_30, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 311 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_4_24 = add i32 %tmp_20_cast_cast, %inp1_buf_load_4_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_4_24, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 313 [1/1] (1.01ns)   --->   "%p_neg_4 = sub i32 0, %tmp_4_24" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_19 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_4, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_20 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_4_24, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 316 [1/1] (0.48ns)   --->   "%inp1_buf_load_5_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_43_lo, i32 %inp1_buf_0_1_42_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_5_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%tmp_23_cast_cast = select i1 %tmp_34, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 319 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_5 = add i32 %tmp_23_cast_cast, %inp1_buf_load_5_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_5, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 321 [1/1] (1.01ns)   --->   "%p_neg_5 = sub i32 0, %tmp_5" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_22 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_5, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_23 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_5, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 324 [1/1] (0.48ns)   --->   "%inp1_buf_load_6_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_45_lo, i32 %inp1_buf_0_1_44_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_6_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node tmp_6)   --->   "%tmp_26_cast_cast = select i1 %tmp_38, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 327 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_6 = add i32 %tmp_26_cast_cast, %inp1_buf_load_6_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_6, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 329 [1/1] (1.01ns)   --->   "%p_neg_6 = sub i32 0, %tmp_6" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_25 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_6, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_26 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_6, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 332 [1/1] (0.48ns)   --->   "%inp1_buf_load_7_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_47_lo, i32 %inp1_buf_0_1_46_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_25)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_7_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node tmp_7_25)   --->   "%tmp_29_cast_cast = select i1 %tmp_42, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 335 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_7_25 = add i32 %tmp_29_cast_cast, %inp1_buf_load_7_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_7_25, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 337 [1/1] (1.01ns)   --->   "%p_neg_7 = sub i32 0, %tmp_7_25" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_28 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_7, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_29 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_7_25, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 340 [1/1] (0.48ns)   --->   "%inp1_buf_load_8_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_49_lo, i32 %inp1_buf_0_1_48_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_26)   --->   "%tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_8_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_26)   --->   "%tmp_32_cast_cast = select i1 %tmp_55, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 343 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_8_26 = add i32 %tmp_32_cast_cast, %inp1_buf_load_8_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_8_26, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 345 [1/1] (1.01ns)   --->   "%p_neg_8 = sub i32 0, %tmp_8_26" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_31 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_8, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_33 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_8_26, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 348 [1/1] (0.48ns)   --->   "%inp1_buf_load_9_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_51_lo, i32 %inp1_buf_0_1_50_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node tmp_9_27)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_9_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node tmp_9_27)   --->   "%tmp_35_cast_cast = select i1 %tmp_57, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 351 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_9_27 = add i32 %tmp_35_cast_cast, %inp1_buf_load_9_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_9_27, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 353 [1/1] (1.01ns)   --->   "%p_neg_9 = sub i32 0, %tmp_9_27" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_35 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_9, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_37 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_9_27, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 356 [1/1] (0.48ns)   --->   "%inp1_buf_load_10_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_53_lo, i32 %inp1_buf_0_1_52_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node tmp_s_28)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_10_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node tmp_s_28)   --->   "%tmp_38_cast_cast = select i1 %tmp_59, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 359 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_s_28 = add i32 %tmp_38_cast_cast, %inp1_buf_load_10_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_s_28, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 361 [1/1] (1.01ns)   --->   "%p_neg_s = sub i32 0, %tmp_s_28" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_39 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_s, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_41 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_s_28, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 364 [1/1] (0.48ns)   --->   "%inp1_buf_load_11_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_55_lo, i32 %inp1_buf_0_1_54_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_31)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_11_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node tmp_10_31)   --->   "%tmp_41_cast_cast = select i1 %tmp_61, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 367 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_10_31 = add i32 %tmp_41_cast_cast, %inp1_buf_load_11_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_10_31, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 369 [1/1] (1.01ns)   --->   "%p_neg_10 = sub i32 0, %tmp_10_31" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_43 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_10, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_45 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_10_31, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 372 [1/1] (0.48ns)   --->   "%inp1_buf_load_12_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_57_lo, i32 %inp1_buf_0_1_56_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node tmp_11_32)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_12_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node tmp_11_32)   --->   "%tmp_44_cast_cast = select i1 %tmp_63, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 375 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_11_32 = add i32 %tmp_44_cast_cast, %inp1_buf_load_12_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_11_32, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 377 [1/1] (1.01ns)   --->   "%p_neg_11 = sub i32 0, %tmp_11_32" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_46 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_11, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_48 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_11_32, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 380 [1/1] (0.48ns)   --->   "%inp1_buf_load_13_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_59_lo, i32 %inp1_buf_0_1_58_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_33)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_13_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_33)   --->   "%tmp_47_cast_cast = select i1 %tmp_65, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 383 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_12_33 = add i32 %tmp_47_cast_cast, %inp1_buf_load_13_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_12_33, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 385 [1/1] (1.01ns)   --->   "%p_neg_12 = sub i32 0, %tmp_12_33" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_49 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_12, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_50 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_12_33, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 388 [1/1] (0.48ns)   --->   "%inp1_buf_load_14_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_61_lo, i32 %inp1_buf_0_1_60_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_34)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_14_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node tmp_13_34)   --->   "%tmp_50_cast_cast = select i1 %tmp_67, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 391 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_13_34 = add i32 %tmp_50_cast_cast, %inp1_buf_load_14_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_13_34, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 393 [1/1] (1.01ns)   --->   "%p_neg_13 = sub i32 0, %tmp_13_34" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_51 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_13, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_52 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_13_34, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 396 [1/1] (0.48ns)   --->   "%inp1_buf_load_15_phi = select i1 %tmp_3, i32 %inp1_buf_0_1_63_lo, i32 %inp1_buf_0_1_62_lo" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node tmp_14_35)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %inp1_buf_load_15_phi, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node tmp_14_35)   --->   "%tmp_53_cast_cast = select i1 %tmp_69, i32 -8, i32 8" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 399 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_14_35 = add i32 %tmp_53_cast_cast, %inp1_buf_load_15_phi" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_14_35, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 401 [1/1] (1.01ns)   --->   "%p_neg_14 = sub i32 0, %tmp_14_35" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_53 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %p_neg_14, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_54 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %tmp_14_35, i32 4, i32 31)" [../src/chenidct.c:90]
ST_14 : Operation 404 [1/1] (0.78ns)   --->   "%k_1_s = add i6 %k, 16" [../src/chenidct.c:88]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 405 [1/1] (0.65ns)   --->   "br label %burst.wr.header"

 <State 15> : 1.94ns
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "%out1_buf_0_1_1_loa = load i32* %out1_buf_0_1_1"
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "%out1_buf_0_1_3_loa = load i32* %out1_buf_0_1_3"
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "%out1_buf_1_1_1_loa = load i32* %out1_buf_1_1_1"
ST_15 : Operation 409 [1/1] (0.00ns)   --->   "%out1_buf_1_1_3_loa = load i32* %out1_buf_1_1_3"
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%out1_buf_2_1_1_loa = load i32* %out1_buf_2_1_1"
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%out1_buf_2_1_3_loa = load i32* %out1_buf_2_1_3"
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "%out1_buf_3_1_1_loa = load i32* %out1_buf_3_1_1"
ST_15 : Operation 413 [1/1] (0.00ns)   --->   "%out1_buf_3_1_3_loa = load i32* %out1_buf_3_1_3"
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%out1_buf_4_1_1_loa = load i32* %out1_buf_4_1_1"
ST_15 : Operation 415 [1/1] (0.00ns)   --->   "%out1_buf_4_1_3_loa = load i32* %out1_buf_4_1_3"
ST_15 : Operation 416 [1/1] (0.00ns)   --->   "%out1_buf_5_1_1_loa = load i32* %out1_buf_5_1_1"
ST_15 : Operation 417 [1/1] (0.00ns)   --->   "%out1_buf_5_1_3_loa = load i32* %out1_buf_5_1_3"
ST_15 : Operation 418 [1/1] (0.00ns)   --->   "%out1_buf_6_1_1_loa = load i32* %out1_buf_6_1_1"
ST_15 : Operation 419 [1/1] (0.00ns)   --->   "%out1_buf_6_1_3_loa = load i32* %out1_buf_6_1_3"
ST_15 : Operation 420 [1/1] (0.00ns)   --->   "%out1_buf_7_1_1_loa = load i32* %out1_buf_7_1_1"
ST_15 : Operation 421 [1/1] (0.00ns)   --->   "%out1_buf_7_1_3_loa = load i32* %out1_buf_7_1_3"
ST_15 : Operation 422 [1/1] (0.00ns)   --->   "%out1_buf_8_1_1_loa = load i32* %out1_buf_8_1_1"
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "%out1_buf_8_1_3_loa = load i32* %out1_buf_8_1_3"
ST_15 : Operation 424 [1/1] (0.00ns)   --->   "%out1_buf_9_1_1_loa = load i32* %out1_buf_9_1_1"
ST_15 : Operation 425 [1/1] (0.00ns)   --->   "%out1_buf_9_1_3_loa = load i32* %out1_buf_9_1_3"
ST_15 : Operation 426 [1/1] (0.00ns)   --->   "%out1_buf_10_1_1_lo = load i32* %out1_buf_10_1_1"
ST_15 : Operation 427 [1/1] (0.00ns)   --->   "%out1_buf_10_1_3_lo = load i32* %out1_buf_10_1_3"
ST_15 : Operation 428 [1/1] (0.00ns)   --->   "%out1_buf_11_1_1_lo = load i32* %out1_buf_11_1_1"
ST_15 : Operation 429 [1/1] (0.00ns)   --->   "%out1_buf_11_1_3_lo = load i32* %out1_buf_11_1_3"
ST_15 : Operation 430 [1/1] (0.00ns)   --->   "%out1_buf_12_1_1_lo = load i32* %out1_buf_12_1_1"
ST_15 : Operation 431 [1/1] (0.00ns)   --->   "%out1_buf_12_1_3_lo = load i32* %out1_buf_12_1_3"
ST_15 : Operation 432 [1/1] (0.00ns)   --->   "%out1_buf_13_1_1_lo = load i32* %out1_buf_13_1_1"
ST_15 : Operation 433 [1/1] (0.00ns)   --->   "%out1_buf_13_1_3_lo = load i32* %out1_buf_13_1_3"
ST_15 : Operation 434 [1/1] (0.00ns)   --->   "%out1_buf_14_1_1_lo = load i32* %out1_buf_14_1_1"
ST_15 : Operation 435 [1/1] (0.00ns)   --->   "%out1_buf_14_1_3_lo = load i32* %out1_buf_14_1_3"
ST_15 : Operation 436 [1/1] (0.00ns)   --->   "%out1_buf_15_1_1_lo = load i32* %out1_buf_15_1_1"
ST_15 : Operation 437 [1/1] (0.00ns)   --->   "%out1_buf_15_1_3_lo = load i32* %out1_buf_15_1_3"
ST_15 : Operation 438 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i28 %tmp_4 to i29" [../src/chenidct.c:90]
ST_15 : Operation 439 [1/1] (0.97ns)   --->   "%p_neg_t = sub i29 0, %p_lshr_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 440 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i28 %tmp_7 to i29" [../src/chenidct.c:90]
ST_15 : Operation 441 [1/1] (0.48ns)   --->   "%out1_buf_0_1_5 = select i1 %tmp_9, i29 %p_neg_t, i29 %p_lshr_f_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 442 [1/1] (0.00ns)   --->   "%out1_buf_0_1_0_cas = sext i29 %out1_buf_0_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 443 [1/1] (0.48ns)   --->   "%out1_buf_0_1 = select i1 %tmp_3, i32 %out1_buf_0_1_0_cas, i32 %out1_buf_0_1_3_loa" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 444 [1/1] (0.48ns)   --->   "%out1_buf_0_1_2 = select i1 %tmp_3, i32 %out1_buf_0_1_1_loa, i32 %out1_buf_0_1_0_cas" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 445 [1/1] (0.00ns)   --->   "%p_lshr_1_cast = zext i28 %tmp_10 to i29" [../src/chenidct.c:90]
ST_15 : Operation 446 [1/1] (0.97ns)   --->   "%p_neg_t_1 = sub i29 0, %p_lshr_1_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 447 [1/1] (0.00ns)   --->   "%p_lshr_f_1_cast = zext i28 %tmp_11 to i29" [../src/chenidct.c:90]
ST_15 : Operation 448 [1/1] (0.48ns)   --->   "%out1_buf_1_1_5 = select i1 %tmp_15, i29 %p_neg_t_1, i29 %p_lshr_f_1_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 449 [1/1] (0.00ns)   --->   "%out1_buf_1_1_0_cas = sext i29 %out1_buf_1_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 450 [1/1] (0.48ns)   --->   "%out1_buf_1_1 = select i1 %tmp_3, i32 %out1_buf_1_1_0_cas, i32 %out1_buf_1_1_3_loa" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 451 [1/1] (0.48ns)   --->   "%out1_buf_1_1_2 = select i1 %tmp_3, i32 %out1_buf_1_1_1_loa, i32 %out1_buf_1_1_0_cas" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 452 [1/1] (0.00ns)   --->   "%p_lshr_2_cast = zext i28 %tmp_13 to i29" [../src/chenidct.c:90]
ST_15 : Operation 453 [1/1] (0.97ns)   --->   "%p_neg_t_2 = sub i29 0, %p_lshr_2_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 454 [1/1] (0.00ns)   --->   "%p_lshr_f_2_cast = zext i28 %tmp_14 to i29" [../src/chenidct.c:90]
ST_15 : Operation 455 [1/1] (0.48ns)   --->   "%out1_buf_2_1_5 = select i1 %tmp_21, i29 %p_neg_t_2, i29 %p_lshr_f_2_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 456 [1/1] (0.00ns)   --->   "%out1_buf_2_1_0_cas = sext i29 %out1_buf_2_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 457 [1/1] (0.48ns)   --->   "%out1_buf_2_1 = select i1 %tmp_3, i32 %out1_buf_2_1_0_cas, i32 %out1_buf_2_1_3_loa" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 458 [1/1] (0.48ns)   --->   "%out1_buf_2_1_2 = select i1 %tmp_3, i32 %out1_buf_2_1_1_loa, i32 %out1_buf_2_1_0_cas" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 459 [1/1] (0.00ns)   --->   "%p_lshr_3_cast = zext i28 %tmp_16 to i29" [../src/chenidct.c:90]
ST_15 : Operation 460 [1/1] (0.97ns)   --->   "%p_neg_t_3 = sub i29 0, %p_lshr_3_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%p_lshr_f_3_cast = zext i28 %tmp_17 to i29" [../src/chenidct.c:90]
ST_15 : Operation 462 [1/1] (0.48ns)   --->   "%out1_buf_3_1_5 = select i1 %tmp_27, i29 %p_neg_t_3, i29 %p_lshr_f_3_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 463 [1/1] (0.00ns)   --->   "%out1_buf_3_1_0_cas = sext i29 %out1_buf_3_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 464 [1/1] (0.48ns)   --->   "%out1_buf_3_1 = select i1 %tmp_3, i32 %out1_buf_3_1_0_cas, i32 %out1_buf_3_1_3_loa" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 465 [1/1] (0.48ns)   --->   "%out1_buf_3_1_2 = select i1 %tmp_3, i32 %out1_buf_3_1_1_loa, i32 %out1_buf_3_1_0_cas" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 466 [1/1] (0.00ns)   --->   "%p_lshr_4_cast = zext i28 %tmp_19 to i29" [../src/chenidct.c:90]
ST_15 : Operation 467 [1/1] (0.97ns)   --->   "%p_neg_t_4 = sub i29 0, %p_lshr_4_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 468 [1/1] (0.00ns)   --->   "%p_lshr_f_4_cast = zext i28 %tmp_20 to i29" [../src/chenidct.c:90]
ST_15 : Operation 469 [1/1] (0.48ns)   --->   "%out1_buf_4_1_5 = select i1 %tmp_32, i29 %p_neg_t_4, i29 %p_lshr_f_4_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 470 [1/1] (0.00ns)   --->   "%out1_buf_4_1_0_cas = sext i29 %out1_buf_4_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 471 [1/1] (0.48ns)   --->   "%out1_buf_4_1 = select i1 %tmp_3, i32 %out1_buf_4_1_0_cas, i32 %out1_buf_4_1_3_loa" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 472 [1/1] (0.48ns)   --->   "%out1_buf_4_1_2 = select i1 %tmp_3, i32 %out1_buf_4_1_1_loa, i32 %out1_buf_4_1_0_cas" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 473 [1/1] (0.00ns)   --->   "%p_lshr_5_cast = zext i28 %tmp_22 to i29" [../src/chenidct.c:90]
ST_15 : Operation 474 [1/1] (0.97ns)   --->   "%p_neg_t_5 = sub i29 0, %p_lshr_5_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%p_lshr_f_5_cast = zext i28 %tmp_23 to i29" [../src/chenidct.c:90]
ST_15 : Operation 476 [1/1] (0.48ns)   --->   "%out1_buf_5_1_5 = select i1 %tmp_36, i29 %p_neg_t_5, i29 %p_lshr_f_5_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 477 [1/1] (0.00ns)   --->   "%out1_buf_5_1_0_cas = sext i29 %out1_buf_5_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 478 [1/1] (0.48ns)   --->   "%out1_buf_5_1 = select i1 %tmp_3, i32 %out1_buf_5_1_0_cas, i32 %out1_buf_5_1_3_loa" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 479 [1/1] (0.48ns)   --->   "%out1_buf_5_1_2 = select i1 %tmp_3, i32 %out1_buf_5_1_1_loa, i32 %out1_buf_5_1_0_cas" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 480 [1/1] (0.00ns)   --->   "%p_lshr_6_cast = zext i28 %tmp_25 to i29" [../src/chenidct.c:90]
ST_15 : Operation 481 [1/1] (0.97ns)   --->   "%p_neg_t_6 = sub i29 0, %p_lshr_6_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%p_lshr_f_6_cast = zext i28 %tmp_26 to i29" [../src/chenidct.c:90]
ST_15 : Operation 483 [1/1] (0.48ns)   --->   "%out1_buf_6_1_5 = select i1 %tmp_40, i29 %p_neg_t_6, i29 %p_lshr_f_6_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%out1_buf_6_1_0_cas = sext i29 %out1_buf_6_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 485 [1/1] (0.48ns)   --->   "%out1_buf_6_1 = select i1 %tmp_3, i32 %out1_buf_6_1_0_cas, i32 %out1_buf_6_1_3_loa" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 486 [1/1] (0.48ns)   --->   "%out1_buf_6_1_2 = select i1 %tmp_3, i32 %out1_buf_6_1_1_loa, i32 %out1_buf_6_1_0_cas" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 487 [1/1] (0.00ns)   --->   "%p_lshr_7_cast = zext i28 %tmp_28 to i29" [../src/chenidct.c:90]
ST_15 : Operation 488 [1/1] (0.97ns)   --->   "%p_neg_t_7 = sub i29 0, %p_lshr_7_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%p_lshr_f_7_cast = zext i28 %tmp_29 to i29" [../src/chenidct.c:90]
ST_15 : Operation 490 [1/1] (0.48ns)   --->   "%out1_buf_7_1_5 = select i1 %tmp_44, i29 %p_neg_t_7, i29 %p_lshr_f_7_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 491 [1/1] (0.00ns)   --->   "%out1_buf_7_1_0_cas = sext i29 %out1_buf_7_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 492 [1/1] (0.48ns)   --->   "%out1_buf_7_1 = select i1 %tmp_3, i32 %out1_buf_7_1_0_cas, i32 %out1_buf_7_1_3_loa" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 493 [1/1] (0.48ns)   --->   "%out1_buf_7_1_2 = select i1 %tmp_3, i32 %out1_buf_7_1_1_loa, i32 %out1_buf_7_1_0_cas" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%p_lshr_8_cast = zext i28 %tmp_31 to i29" [../src/chenidct.c:90]
ST_15 : Operation 495 [1/1] (0.97ns)   --->   "%p_neg_t_8 = sub i29 0, %p_lshr_8_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 496 [1/1] (0.00ns)   --->   "%p_lshr_f_8_cast = zext i28 %tmp_33 to i29" [../src/chenidct.c:90]
ST_15 : Operation 497 [1/1] (0.48ns)   --->   "%out1_buf_8_1_5 = select i1 %tmp_56, i29 %p_neg_t_8, i29 %p_lshr_f_8_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 498 [1/1] (0.00ns)   --->   "%out1_buf_8_1_0_cas = sext i29 %out1_buf_8_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 499 [1/1] (0.48ns)   --->   "%out1_buf_8_1 = select i1 %tmp_3, i32 %out1_buf_8_1_0_cas, i32 %out1_buf_8_1_3_loa" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 500 [1/1] (0.48ns)   --->   "%out1_buf_8_1_2 = select i1 %tmp_3, i32 %out1_buf_8_1_1_loa, i32 %out1_buf_8_1_0_cas" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "%p_lshr_9_cast = zext i28 %tmp_35 to i29" [../src/chenidct.c:90]
ST_15 : Operation 502 [1/1] (0.97ns)   --->   "%p_neg_t_9 = sub i29 0, %p_lshr_9_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%p_lshr_f_9_cast = zext i28 %tmp_37 to i29" [../src/chenidct.c:90]
ST_15 : Operation 504 [1/1] (0.48ns)   --->   "%out1_buf_9_1_5 = select i1 %tmp_58, i29 %p_neg_t_9, i29 %p_lshr_f_9_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%out1_buf_9_1_0_cas = sext i29 %out1_buf_9_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 506 [1/1] (0.48ns)   --->   "%out1_buf_9_1 = select i1 %tmp_3, i32 %out1_buf_9_1_0_cas, i32 %out1_buf_9_1_3_loa" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 507 [1/1] (0.48ns)   --->   "%out1_buf_9_1_2 = select i1 %tmp_3, i32 %out1_buf_9_1_1_loa, i32 %out1_buf_9_1_0_cas" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 508 [1/1] (0.00ns)   --->   "%p_lshr_cast_29 = zext i28 %tmp_39 to i29" [../src/chenidct.c:90]
ST_15 : Operation 509 [1/1] (0.97ns)   --->   "%p_neg_t_s = sub i29 0, %p_lshr_cast_29" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 510 [1/1] (0.00ns)   --->   "%p_lshr_f_cast_30 = zext i28 %tmp_41 to i29" [../src/chenidct.c:90]
ST_15 : Operation 511 [1/1] (0.48ns)   --->   "%out1_buf_10_1_5 = select i1 %tmp_60, i29 %p_neg_t_s, i29 %p_lshr_f_cast_30" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 512 [1/1] (0.00ns)   --->   "%out1_buf_10_1_0_ca = sext i29 %out1_buf_10_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 513 [1/1] (0.48ns)   --->   "%out1_buf_10_1 = select i1 %tmp_3, i32 %out1_buf_10_1_0_ca, i32 %out1_buf_10_1_3_lo" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 514 [1/1] (0.48ns)   --->   "%out1_buf_10_1_2 = select i1 %tmp_3, i32 %out1_buf_10_1_1_lo, i32 %out1_buf_10_1_0_ca" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 515 [1/1] (0.00ns)   --->   "%p_lshr_10_cast = zext i28 %tmp_43 to i29" [../src/chenidct.c:90]
ST_15 : Operation 516 [1/1] (0.97ns)   --->   "%p_neg_t_10 = sub i29 0, %p_lshr_10_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 517 [1/1] (0.00ns)   --->   "%p_lshr_f_10_cast = zext i28 %tmp_45 to i29" [../src/chenidct.c:90]
ST_15 : Operation 518 [1/1] (0.48ns)   --->   "%out1_buf_11_1_5 = select i1 %tmp_62, i29 %p_neg_t_10, i29 %p_lshr_f_10_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 519 [1/1] (0.00ns)   --->   "%out1_buf_11_1_0_ca = sext i29 %out1_buf_11_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 520 [1/1] (0.48ns)   --->   "%out1_buf_11_1 = select i1 %tmp_3, i32 %out1_buf_11_1_0_ca, i32 %out1_buf_11_1_3_lo" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 521 [1/1] (0.48ns)   --->   "%out1_buf_11_1_2 = select i1 %tmp_3, i32 %out1_buf_11_1_1_lo, i32 %out1_buf_11_1_0_ca" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 522 [1/1] (0.00ns)   --->   "%p_lshr_11_cast = zext i28 %tmp_46 to i29" [../src/chenidct.c:90]
ST_15 : Operation 523 [1/1] (0.97ns)   --->   "%p_neg_t_11 = sub i29 0, %p_lshr_11_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 524 [1/1] (0.00ns)   --->   "%p_lshr_f_11_cast = zext i28 %tmp_48 to i29" [../src/chenidct.c:90]
ST_15 : Operation 525 [1/1] (0.48ns)   --->   "%out1_buf_12_1_5 = select i1 %tmp_64, i29 %p_neg_t_11, i29 %p_lshr_f_11_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 526 [1/1] (0.00ns)   --->   "%out1_buf_12_1_0_ca = sext i29 %out1_buf_12_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 527 [1/1] (0.48ns)   --->   "%out1_buf_12_1 = select i1 %tmp_3, i32 %out1_buf_12_1_0_ca, i32 %out1_buf_12_1_3_lo" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 528 [1/1] (0.48ns)   --->   "%out1_buf_12_1_2 = select i1 %tmp_3, i32 %out1_buf_12_1_1_lo, i32 %out1_buf_12_1_0_ca" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 529 [1/1] (0.00ns)   --->   "%p_lshr_12_cast = zext i28 %tmp_49 to i29" [../src/chenidct.c:90]
ST_15 : Operation 530 [1/1] (0.97ns)   --->   "%p_neg_t_12 = sub i29 0, %p_lshr_12_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 531 [1/1] (0.00ns)   --->   "%p_lshr_f_12_cast = zext i28 %tmp_50 to i29" [../src/chenidct.c:90]
ST_15 : Operation 532 [1/1] (0.48ns)   --->   "%out1_buf_13_1_5 = select i1 %tmp_66, i29 %p_neg_t_12, i29 %p_lshr_f_12_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 533 [1/1] (0.00ns)   --->   "%out1_buf_13_1_0_ca = sext i29 %out1_buf_13_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 534 [1/1] (0.48ns)   --->   "%out1_buf_13_1 = select i1 %tmp_3, i32 %out1_buf_13_1_0_ca, i32 %out1_buf_13_1_3_lo" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 535 [1/1] (0.48ns)   --->   "%out1_buf_13_1_2 = select i1 %tmp_3, i32 %out1_buf_13_1_1_lo, i32 %out1_buf_13_1_0_ca" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 536 [1/1] (0.00ns)   --->   "%p_lshr_13_cast = zext i28 %tmp_51 to i29" [../src/chenidct.c:90]
ST_15 : Operation 537 [1/1] (0.97ns)   --->   "%p_neg_t_13 = sub i29 0, %p_lshr_13_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 538 [1/1] (0.00ns)   --->   "%p_lshr_f_13_cast = zext i28 %tmp_52 to i29" [../src/chenidct.c:90]
ST_15 : Operation 539 [1/1] (0.48ns)   --->   "%out1_buf_14_1_5 = select i1 %tmp_68, i29 %p_neg_t_13, i29 %p_lshr_f_13_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 540 [1/1] (0.00ns)   --->   "%out1_buf_14_1_0_ca = sext i29 %out1_buf_14_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 541 [1/1] (0.48ns)   --->   "%out1_buf_14_1 = select i1 %tmp_3, i32 %out1_buf_14_1_0_ca, i32 %out1_buf_14_1_3_lo" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 542 [1/1] (0.48ns)   --->   "%out1_buf_14_1_2 = select i1 %tmp_3, i32 %out1_buf_14_1_1_lo, i32 %out1_buf_14_1_0_ca" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 543 [1/1] (0.00ns)   --->   "%p_lshr_14_cast = zext i28 %tmp_53 to i29" [../src/chenidct.c:90]
ST_15 : Operation 544 [1/1] (0.97ns)   --->   "%p_neg_t_14 = sub i29 0, %p_lshr_14_cast" [../src/chenidct.c:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 545 [1/1] (0.00ns)   --->   "%p_lshr_f_14_cast = zext i28 %tmp_54 to i29" [../src/chenidct.c:90]
ST_15 : Operation 546 [1/1] (0.48ns)   --->   "%out1_buf_15_1_5 = select i1 %tmp_70, i29 %p_neg_t_14, i29 %p_lshr_f_14_cast" [../src/chenidct.c:90]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 547 [1/1] (0.00ns)   --->   "%out1_buf_15_1_0_ca = sext i29 %out1_buf_15_1_5 to i32" [../src/chenidct.c:90]
ST_15 : Operation 548 [1/1] (0.48ns)   --->   "%out1_buf_15_1 = select i1 %tmp_3, i32 %out1_buf_15_1_0_ca, i32 %out1_buf_15_1_3_lo" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 549 [1/1] (0.48ns)   --->   "%out1_buf_15_1_2 = select i1 %tmp_3, i32 %out1_buf_15_1_1_lo, i32 %out1_buf_15_1_0_ca" [../src/chenidct.c:88]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 550 [1/1] (0.00ns)   --->   "store i32 %out1_buf_15_1, i32* %out1_buf_15_1_3" [../src/chenidct.c:90]
ST_15 : Operation 551 [1/1] (0.00ns)   --->   "store i32 %out1_buf_15_1_2, i32* %out1_buf_15_1_1" [../src/chenidct.c:90]
ST_15 : Operation 552 [1/1] (0.00ns)   --->   "store i32 %out1_buf_14_1, i32* %out1_buf_14_1_3" [../src/chenidct.c:90]
ST_15 : Operation 553 [1/1] (0.00ns)   --->   "store i32 %out1_buf_14_1_2, i32* %out1_buf_14_1_1" [../src/chenidct.c:90]
ST_15 : Operation 554 [1/1] (0.00ns)   --->   "store i32 %out1_buf_13_1, i32* %out1_buf_13_1_3" [../src/chenidct.c:90]
ST_15 : Operation 555 [1/1] (0.00ns)   --->   "store i32 %out1_buf_13_1_2, i32* %out1_buf_13_1_1" [../src/chenidct.c:90]
ST_15 : Operation 556 [1/1] (0.00ns)   --->   "store i32 %out1_buf_12_1, i32* %out1_buf_12_1_3" [../src/chenidct.c:90]
ST_15 : Operation 557 [1/1] (0.00ns)   --->   "store i32 %out1_buf_12_1_2, i32* %out1_buf_12_1_1" [../src/chenidct.c:90]
ST_15 : Operation 558 [1/1] (0.00ns)   --->   "store i32 %out1_buf_11_1, i32* %out1_buf_11_1_3" [../src/chenidct.c:90]
ST_15 : Operation 559 [1/1] (0.00ns)   --->   "store i32 %out1_buf_11_1_2, i32* %out1_buf_11_1_1" [../src/chenidct.c:90]
ST_15 : Operation 560 [1/1] (0.00ns)   --->   "store i32 %out1_buf_10_1, i32* %out1_buf_10_1_3" [../src/chenidct.c:90]
ST_15 : Operation 561 [1/1] (0.00ns)   --->   "store i32 %out1_buf_10_1_2, i32* %out1_buf_10_1_1" [../src/chenidct.c:90]
ST_15 : Operation 562 [1/1] (0.00ns)   --->   "store i32 %out1_buf_9_1, i32* %out1_buf_9_1_3" [../src/chenidct.c:90]
ST_15 : Operation 563 [1/1] (0.00ns)   --->   "store i32 %out1_buf_9_1_2, i32* %out1_buf_9_1_1" [../src/chenidct.c:90]
ST_15 : Operation 564 [1/1] (0.00ns)   --->   "store i32 %out1_buf_8_1, i32* %out1_buf_8_1_3" [../src/chenidct.c:90]
ST_15 : Operation 565 [1/1] (0.00ns)   --->   "store i32 %out1_buf_8_1_2, i32* %out1_buf_8_1_1" [../src/chenidct.c:90]
ST_15 : Operation 566 [1/1] (0.00ns)   --->   "store i32 %out1_buf_7_1, i32* %out1_buf_7_1_3" [../src/chenidct.c:90]
ST_15 : Operation 567 [1/1] (0.00ns)   --->   "store i32 %out1_buf_7_1_2, i32* %out1_buf_7_1_1" [../src/chenidct.c:90]
ST_15 : Operation 568 [1/1] (0.00ns)   --->   "store i32 %out1_buf_6_1, i32* %out1_buf_6_1_3" [../src/chenidct.c:90]
ST_15 : Operation 569 [1/1] (0.00ns)   --->   "store i32 %out1_buf_6_1_2, i32* %out1_buf_6_1_1" [../src/chenidct.c:90]
ST_15 : Operation 570 [1/1] (0.00ns)   --->   "store i32 %out1_buf_5_1, i32* %out1_buf_5_1_3" [../src/chenidct.c:90]
ST_15 : Operation 571 [1/1] (0.00ns)   --->   "store i32 %out1_buf_5_1_2, i32* %out1_buf_5_1_1" [../src/chenidct.c:90]
ST_15 : Operation 572 [1/1] (0.00ns)   --->   "store i32 %out1_buf_4_1, i32* %out1_buf_4_1_3" [../src/chenidct.c:90]
ST_15 : Operation 573 [1/1] (0.00ns)   --->   "store i32 %out1_buf_4_1_2, i32* %out1_buf_4_1_1" [../src/chenidct.c:90]
ST_15 : Operation 574 [1/1] (0.00ns)   --->   "store i32 %out1_buf_3_1, i32* %out1_buf_3_1_3" [../src/chenidct.c:90]
ST_15 : Operation 575 [1/1] (0.00ns)   --->   "store i32 %out1_buf_3_1_2, i32* %out1_buf_3_1_1" [../src/chenidct.c:90]
ST_15 : Operation 576 [1/1] (0.00ns)   --->   "store i32 %out1_buf_2_1, i32* %out1_buf_2_1_3" [../src/chenidct.c:90]
ST_15 : Operation 577 [1/1] (0.00ns)   --->   "store i32 %out1_buf_2_1_2, i32* %out1_buf_2_1_1" [../src/chenidct.c:90]
ST_15 : Operation 578 [1/1] (0.00ns)   --->   "store i32 %out1_buf_1_1, i32* %out1_buf_1_1_3" [../src/chenidct.c:90]
ST_15 : Operation 579 [1/1] (0.00ns)   --->   "store i32 %out1_buf_1_1_2, i32* %out1_buf_1_1_1" [../src/chenidct.c:90]
ST_15 : Operation 580 [1/1] (0.00ns)   --->   "store i32 %out1_buf_0_1, i32* %out1_buf_0_1_3" [../src/chenidct.c:90]
ST_15 : Operation 581 [1/1] (0.00ns)   --->   "store i32 %out1_buf_0_1_2, i32* %out1_buf_0_1_1" [../src/chenidct.c:90]
ST_15 : Operation 582 [1/1] (0.00ns)   --->   "br label %burst.rd.end.0" [../src/chenidct.c:88]

 <State 16> : 1.21ns
ST_16 : Operation 583 [1/1] (0.00ns)   --->   "%indvar5 = phi i6 [ %indvar_next6, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]"
ST_16 : Operation 584 [1/1] (0.78ns)   --->   "%exitcond7 = icmp eq i6 %indvar5, -32"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 585 [1/1] (0.78ns)   --->   "%indvar_next6 = add i6 %indvar5, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 586 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %memcpy.tail.loopexit, label %burst.wr.body"
ST_16 : Operation 587 [1/1] (0.00ns)   --->   "%out1_buf_0_1_1_loa_1 = load i32* %out1_buf_0_1_1"
ST_16 : Operation 588 [1/1] (0.00ns)   --->   "%out1_buf_0_1_3_loa_1 = load i32* %out1_buf_0_1_3"
ST_16 : Operation 589 [1/1] (0.00ns)   --->   "%out1_buf_1_1_1_loa_1 = load i32* %out1_buf_1_1_1"
ST_16 : Operation 590 [1/1] (0.00ns)   --->   "%out1_buf_1_1_3_loa_1 = load i32* %out1_buf_1_1_3"
ST_16 : Operation 591 [1/1] (0.00ns)   --->   "%out1_buf_2_1_1_loa_1 = load i32* %out1_buf_2_1_1"
ST_16 : Operation 592 [1/1] (0.00ns)   --->   "%out1_buf_2_1_3_loa_1 = load i32* %out1_buf_2_1_3"
ST_16 : Operation 593 [1/1] (0.00ns)   --->   "%out1_buf_3_1_1_loa_1 = load i32* %out1_buf_3_1_1"
ST_16 : Operation 594 [1/1] (0.00ns)   --->   "%out1_buf_3_1_3_loa_1 = load i32* %out1_buf_3_1_3"
ST_16 : Operation 595 [1/1] (0.00ns)   --->   "%out1_buf_4_1_1_loa_1 = load i32* %out1_buf_4_1_1"
ST_16 : Operation 596 [1/1] (0.00ns)   --->   "%out1_buf_4_1_3_loa_1 = load i32* %out1_buf_4_1_3"
ST_16 : Operation 597 [1/1] (0.00ns)   --->   "%out1_buf_5_1_1_loa_1 = load i32* %out1_buf_5_1_1"
ST_16 : Operation 598 [1/1] (0.00ns)   --->   "%out1_buf_5_1_3_loa_1 = load i32* %out1_buf_5_1_3"
ST_16 : Operation 599 [1/1] (0.00ns)   --->   "%out1_buf_6_1_1_loa_1 = load i32* %out1_buf_6_1_1"
ST_16 : Operation 600 [1/1] (0.00ns)   --->   "%out1_buf_6_1_3_loa_1 = load i32* %out1_buf_6_1_3"
ST_16 : Operation 601 [1/1] (0.00ns)   --->   "%out1_buf_7_1_1_loa_1 = load i32* %out1_buf_7_1_1"
ST_16 : Operation 602 [1/1] (0.00ns)   --->   "%out1_buf_7_1_3_loa_1 = load i32* %out1_buf_7_1_3"
ST_16 : Operation 603 [1/1] (0.00ns)   --->   "%out1_buf_8_1_1_loa_1 = load i32* %out1_buf_8_1_1"
ST_16 : Operation 604 [1/1] (0.00ns)   --->   "%out1_buf_8_1_3_loa_1 = load i32* %out1_buf_8_1_3"
ST_16 : Operation 605 [1/1] (0.00ns)   --->   "%out1_buf_9_1_1_loa_1 = load i32* %out1_buf_9_1_1"
ST_16 : Operation 606 [1/1] (0.00ns)   --->   "%out1_buf_9_1_3_loa_1 = load i32* %out1_buf_9_1_3"
ST_16 : Operation 607 [1/1] (0.00ns)   --->   "%out1_buf_10_1_1_lo_1 = load i32* %out1_buf_10_1_1"
ST_16 : Operation 608 [1/1] (0.00ns)   --->   "%out1_buf_10_1_3_lo_1 = load i32* %out1_buf_10_1_3"
ST_16 : Operation 609 [1/1] (0.00ns)   --->   "%out1_buf_11_1_1_lo_1 = load i32* %out1_buf_11_1_1"
ST_16 : Operation 610 [1/1] (0.00ns)   --->   "%out1_buf_11_1_3_lo_1 = load i32* %out1_buf_11_1_3"
ST_16 : Operation 611 [1/1] (0.00ns)   --->   "%out1_buf_12_1_1_lo_1 = load i32* %out1_buf_12_1_1"
ST_16 : Operation 612 [1/1] (0.00ns)   --->   "%out1_buf_12_1_3_lo_1 = load i32* %out1_buf_12_1_3"
ST_16 : Operation 613 [1/1] (0.00ns)   --->   "%out1_buf_13_1_1_lo_1 = load i32* %out1_buf_13_1_1"
ST_16 : Operation 614 [1/1] (0.00ns)   --->   "%out1_buf_13_1_3_lo_1 = load i32* %out1_buf_13_1_3"
ST_16 : Operation 615 [1/1] (0.00ns)   --->   "%out1_buf_14_1_1_lo_1 = load i32* %out1_buf_14_1_1"
ST_16 : Operation 616 [1/1] (0.00ns)   --->   "%out1_buf_14_1_3_lo_1 = load i32* %out1_buf_14_1_3"
ST_16 : Operation 617 [1/1] (0.00ns)   --->   "%out1_buf_15_1_1_lo_1 = load i32* %out1_buf_15_1_1"
ST_16 : Operation 618 [1/1] (0.00ns)   --->   "%out1_buf_15_1_3_lo_1 = load i32* %out1_buf_15_1_3"
ST_16 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i6 %indvar5 to i4"
ST_16 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %indvar5, i32 4)"
ST_16 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_5_39 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_71, i1 %tmp_72)"
ST_16 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_6_40 = zext i5 %tmp_5_39 to i6"
ST_16 : Operation 623 [1/1] (0.78ns)   --->   "%tmp_47 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i6(i32 %out1_buf_0_1_1_loa_1, i32 %out1_buf_0_1_3_loa_1, i32 %out1_buf_1_1_1_loa_1, i32 %out1_buf_1_1_3_loa_1, i32 %out1_buf_2_1_1_loa_1, i32 %out1_buf_2_1_3_loa_1, i32 %out1_buf_3_1_1_loa_1, i32 %out1_buf_3_1_3_loa_1, i32 %out1_buf_4_1_1_loa_1, i32 %out1_buf_4_1_3_loa_1, i32 %out1_buf_5_1_1_loa_1, i32 %out1_buf_5_1_3_loa_1, i32 %out1_buf_6_1_1_loa_1, i32 %out1_buf_6_1_3_loa_1, i32 %out1_buf_7_1_1_loa_1, i32 %out1_buf_7_1_3_loa_1, i32 %out1_buf_8_1_1_loa_1, i32 %out1_buf_8_1_3_loa_1, i32 %out1_buf_9_1_1_loa_1, i32 %out1_buf_9_1_3_loa_1, i32 %out1_buf_10_1_1_lo_1, i32 %out1_buf_10_1_3_lo_1, i32 %out1_buf_11_1_1_lo_1, i32 %out1_buf_11_1_3_lo_1, i32 %out1_buf_12_1_1_lo_1, i32 %out1_buf_12_1_3_lo_1, i32 %out1_buf_13_1_1_lo_1, i32 %out1_buf_13_1_3_lo_1, i32 %out1_buf_14_1_1_lo_1, i32 %out1_buf_14_1_3_lo_1, i32 %out1_buf_15_1_1_lo_1, i32 %out1_buf_15_1_3_lo_1, i6 %tmp_6_40) nounwind"   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 2.62ns
ST_17 : Operation 624 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"
ST_17 : Operation 625 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind"
ST_17 : Operation 626 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind"
ST_17 : Operation 627 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopName([22 x i8]* @memcpy_OC_y_OC_out1_s) nounwind"
ST_17 : Operation 628 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %BUS_SRC_DST_addr, i32 %tmp_47, i4 -1)" [../src/chenidct.c:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 629 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind"
ST_17 : Operation 630 [1/1] (0.00ns)   --->   "br label %burst.wr.header"

 <State 18> : 0.00ns
ST_18 : Operation 631 [1/1] (0.00ns)   --->   "br label %memcpy.tail"

 <State 19> : 2.62ns
ST_19 : Operation 632 [4/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 2.62ns
ST_20 : Operation 633 [3/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 2.62ns
ST_21 : Operation 634 [2/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 2.62ns
ST_22 : Operation 635 [1/5] (2.62ns)   --->   "%BUS_SRC_DST_addr_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %BUS_SRC_DST_addr)" [../src/chenidct.c:100]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 636 [1/1] (0.00ns)   --->   "ret void" [../src/chenidct.c:104]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'y' [67]  (1 ns)
	'getelementptr' operation ('BUS_SRC_DST_addr') [70]  (0 ns)

 <State 2>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:83) [76]  (2.62 ns)

 <State 3>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:83) [76]  (2.62 ns)

 <State 4>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:83) [76]  (2.62 ns)

 <State 5>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:83) [76]  (2.62 ns)

 <State 6>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:83) [76]  (2.62 ns)

 <State 7>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:83) [76]  (2.62 ns)

 <State 8>: 2.62ns
The critical path consists of the following:
	bus request on port 'BUS_SRC_DST' (../src/chenidct.c:83) [76]  (2.62 ns)

 <State 9>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:100) [634]  (2.62 ns)

 <State 10>: 1.21ns
The critical path consists of the following:
	'icmp' operation ('exitcond2') [89]  (0.785 ns)
	blocking operation 0.422 ns on control path)

 <State 11>: 2.62ns
The critical path consists of the following:
	bus read on port 'BUS_SRC_DST' (../src/chenidct.c:83) [97]  (2.62 ns)

 <State 12>: 0.48ns
The critical path consists of the following:
	'load' operation ('inp1_buf_0_1_60_lo_1', ../src/chenidct.c:83) on local variable 'inp1_buf[0][1]' [102]  (0 ns)
	'select' operation ('inp1_buf[0][1]', ../src/chenidct.c:83) [105]  (0.48 ns)
	'store' operation (../src/chenidct.c:83) of variable 'inp1_buf[0][1]', ../src/chenidct.c:83 on local variable 'inp1_buf[0][1]' [107]  (0 ns)

 <State 13>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', ../src/chenidct.c:88) with incoming values : ('k_1_s', ../src/chenidct.c:88) [235]  (0.656 ns)

 <State 14>: 2.51ns
The critical path consists of the following:
	'phi' operation ('k', ../src/chenidct.c:88) with incoming values : ('k_1_s', ../src/chenidct.c:88) [235]  (0 ns)
	'select' operation ('inp1_buf_load_10_phi', ../src/chenidct.c:90) [455]  (0.48 ns)
	'add' operation ('tmp_s_28', ../src/chenidct.c:90) [458]  (1.02 ns)
	'sub' operation ('p_neg_s', ../src/chenidct.c:90) [460]  (1.02 ns)

 <State 15>: 1.94ns
The critical path consists of the following:
	'sub' operation ('p_neg_t', ../src/chenidct.c:90) [313]  (0.975 ns)
	'select' operation ('out1_buf[0][1]', ../src/chenidct.c:90) [316]  (0.48 ns)
	'select' operation ('out1_buf[0][1]', ../src/chenidct.c:88) [318]  (0.48 ns)

 <State 16>: 1.21ns
The critical path consists of the following:
	'icmp' operation ('exitcond7') [583]  (0.785 ns)
	blocking operation 0.422 ns on control path)

 <State 17>: 2.62ns
The critical path consists of the following:
	bus write on port 'BUS_SRC_DST' (../src/chenidct.c:100) [628]  (2.62 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:100) [634]  (2.62 ns)

 <State 20>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:100) [634]  (2.62 ns)

 <State 21>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:100) [634]  (2.62 ns)

 <State 22>: 2.62ns
The critical path consists of the following:
	bus access on port 'BUS_SRC_DST' (../src/chenidct.c:100) [634]  (2.62 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
