{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714756812255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714756812255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 14:20:12 2024 " "Processing started: Fri May 03 14:20:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714756812255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1714756812255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Aula14 -c Aula14 " "Command: quartus_drc Aula14 -c Aula14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1714756812255 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Aula14.sdc " "Synopsys Design Constraints File file not found: 'Aula14.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1714756813674 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1714756813674 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1714756813705 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1714756813705 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 108 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 108 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " registradorGenerico:PC\|DOUT\[2\] " "Node  \"registradorGenerico:PC\|DOUT\[2\]\"" {  } { { "registradorGenerico.vhd" "" { Text "C:/DESCOMP/AULA14/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " KEY\[0\]~inputCLKENA0 " "Node  \"KEY\[0\]~inputCLKENA0\"" {  } { { "Aula14.vhd" "" { Text "C:/DESCOMP/AULA14/Aula14.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " decoderGeneric:decoderInstru\|Equal1~0 " "Node  \"decoderGeneric:decoderInstru\|Equal1~0\"" {  } { { "decoderGeneric.vhd" "" { Text "C:/DESCOMP/AULA14/decoderGeneric.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ROMMIPS:ROM\|memROM~0 " "Node  \"ROMMIPS:ROM\|memROM~0\"" {  } { { "ROMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/ROMMIPS.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1094 " "Node  \"bancoReg:bancoRegs\|registrador~1094\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ULASomaSub:ULA\|Add0~29 " "Node  \"ULASomaSub:ULA\|Add0~29\"" {  } { { "ULASomaSub.vhd" "" { Text "C:/DESCOMP/AULA14/ULASomaSub.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ULASomaSub:ULA\|Add0~13 " "Node  \"ULASomaSub:ULA\|Add0~13\"" {  } { { "ULASomaSub.vhd" "" { Text "C:/DESCOMP/AULA14/ULASomaSub.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ULASomaSub:ULA\|Add0~25 " "Node  \"ULASomaSub:ULA\|Add0~25\"" {  } { { "ULASomaSub.vhd" "" { Text "C:/DESCOMP/AULA14/ULASomaSub.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ULASomaSub:ULA\|Add0~9 " "Node  \"ULASomaSub:ULA\|Add0~9\"" {  } { { "ULASomaSub.vhd" "" { Text "C:/DESCOMP/AULA14/ULASomaSub.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ULASomaSub:ULA\|Add0~21 " "Node  \"ULASomaSub:ULA\|Add0~21\"" {  } { { "ULASomaSub.vhd" "" { Text "C:/DESCOMP/AULA14/ULASomaSub.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ULASomaSub:ULA\|Add0~17 " "Node  \"ULASomaSub:ULA\|Add0~17\"" {  } { { "ULASomaSub.vhd" "" { Text "C:/DESCOMP/AULA14/ULASomaSub.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2886 " "Node  \"RAMMIPS:RAM\|memRAM~2886\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1066 " "Node  \"bancoReg:bancoRegs\|registrador~1066\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2878 " "Node  \"RAMMIPS:RAM\|memRAM~2878\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2870 " "Node  \"RAMMIPS:RAM\|memRAM~2870\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2862 " "Node  \"RAMMIPS:RAM\|memRAM~2862\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2854 " "Node  \"RAMMIPS:RAM\|memRAM~2854\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2852 " "Node  \"RAMMIPS:RAM\|memRAM~2852\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2850 " "Node  \"RAMMIPS:RAM\|memRAM~2850\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2848 " "Node  \"RAMMIPS:RAM\|memRAM~2848\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2822 " "Node  \"RAMMIPS:RAM\|memRAM~2822\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2814 " "Node  \"RAMMIPS:RAM\|memRAM~2814\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2806 " "Node  \"RAMMIPS:RAM\|memRAM~2806\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2798 " "Node  \"RAMMIPS:RAM\|memRAM~2798\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2790 " "Node  \"RAMMIPS:RAM\|memRAM~2790\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2782 " "Node  \"RAMMIPS:RAM\|memRAM~2782\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2774 " "Node  \"RAMMIPS:RAM\|memRAM~2774\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2766 " "Node  \"RAMMIPS:RAM\|memRAM~2766\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2884 " "Node  \"RAMMIPS:RAM\|memRAM~2884\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " RAMMIPS:RAM\|memRAM~2846 " "Node  \"RAMMIPS:RAM\|memRAM~2846\"" {  } { { "RAMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/RAMMIPS.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1714756813969 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1714756813969 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ROMMIPS:ROM\|memROM~0 " "Node  \"ROMMIPS:ROM\|memROM~0\"" {  } { { "ROMMIPS.vhd" "" { Text "C:/DESCOMP/AULA14/ROMMIPS.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " KEY\[0\]~inputCLKENA0 " "Node  \"KEY\[0\]~inputCLKENA0\"" {  } { { "Aula14.vhd" "" { Text "C:/DESCOMP/AULA14/Aula14.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 3690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ULASomaSub:ULA\|Add0~25 " "Node  \"ULASomaSub:ULA\|Add0~25\"" {  } { { "ULASomaSub.vhd" "" { Text "C:/DESCOMP/AULA14/ULASomaSub.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ULASomaSub:ULA\|Add0~29 " "Node  \"ULASomaSub:ULA\|Add0~29\"" {  } { { "ULASomaSub.vhd" "" { Text "C:/DESCOMP/AULA14/ULASomaSub.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ULASomaSub:ULA\|Add0~17 " "Node  \"ULASomaSub:ULA\|Add0~17\"" {  } { { "ULASomaSub.vhd" "" { Text "C:/DESCOMP/AULA14/ULASomaSub.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ULASomaSub:ULA\|Add0~21 " "Node  \"ULASomaSub:ULA\|Add0~21\"" {  } { { "ULASomaSub.vhd" "" { Text "C:/DESCOMP/AULA14/ULASomaSub.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ULASomaSub:ULA\|Add0~13 " "Node  \"ULASomaSub:ULA\|Add0~13\"" {  } { { "ULASomaSub.vhd" "" { Text "C:/DESCOMP/AULA14/ULASomaSub.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " ULASomaSub:ULA\|Add0~9 " "Node  \"ULASomaSub:ULA\|Add0~9\"" {  } { { "ULASomaSub.vhd" "" { Text "C:/DESCOMP/AULA14/ULASomaSub.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " decoderGeneric:decoderInstru\|Equal1~0 " "Node  \"decoderGeneric:decoderInstru\|Equal1~0\"" {  } { { "decoderGeneric.vhd" "" { Text "C:/DESCOMP/AULA14/decoderGeneric.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " registradorGenerico:PC\|DOUT\[2\] " "Node  \"registradorGenerico:PC\|DOUT\[2\]\"" {  } { { "registradorGenerico.vhd" "" { Text "C:/DESCOMP/AULA14/registradorGenerico.vhd" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1068 " "Node  \"bancoReg:bancoRegs\|registrador~1068\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1066 " "Node  \"bancoReg:bancoRegs\|registrador~1066\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1080 " "Node  \"bancoReg:bancoRegs\|registrador~1080\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1067 " "Node  \"bancoReg:bancoRegs\|registrador~1067\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1078 " "Node  \"bancoReg:bancoRegs\|registrador~1078\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1071 " "Node  \"bancoReg:bancoRegs\|registrador~1071\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1065 " "Node  \"bancoReg:bancoRegs\|registrador~1065\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1093 " "Node  \"bancoReg:bancoRegs\|registrador~1093\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1064 " "Node  \"bancoReg:bancoRegs\|registrador~1064\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1075 " "Node  \"bancoReg:bancoRegs\|registrador~1075\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1069 " "Node  \"bancoReg:bancoRegs\|registrador~1069\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1062 " "Node  \"bancoReg:bancoRegs\|registrador~1062\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1070 " "Node  \"bancoReg:bancoRegs\|registrador~1070\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1074 " "Node  \"bancoReg:bancoRegs\|registrador~1074\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1079 " "Node  \"bancoReg:bancoRegs\|registrador~1079\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1076 " "Node  \"bancoReg:bancoRegs\|registrador~1076\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1072 " "Node  \"bancoReg:bancoRegs\|registrador~1072\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1073 " "Node  \"bancoReg:bancoRegs\|registrador~1073\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1063 " "Node  \"bancoReg:bancoRegs\|registrador~1063\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_NODES_INFO" " bancoReg:bancoRegs\|registrador~1077 " "Node  \"bancoReg:bancoRegs\|registrador~1077\"" {  } { { "bancoReg.vhd" "" { Text "C:/DESCOMP/AULA14/bancoReg.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/DESCOMP/AULA14/" { { 0 { 0 ""} 0 2562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1714756813969 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1714756813969 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1714756813969 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "158 0 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 158 information messages and 0 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1714756813984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 1  Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714756814032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 14:20:14 2024 " "Processing ended: Fri May 03 14:20:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714756814032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714756814032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714756814032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1714756814032 ""}
