`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: The College of New Jersey
// Engineer: Jeffrey Blanda
// 
// Create Date: 08/18/2021 02:40:21 PM
// Design Name: Clock Transformer
// Module Name: Clk
// Project Name: Video FX FPGA
// Target Devices: Nexus 4 DDR
// Tool Versions: 
// Description: This will generate a 40Mhz clock from a 100 Mhz clock
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Clk(
    input Clk,
    output OutClk
    );
endmodule
