

================================================================
== Vitis HLS Report for 'eucDistHW'
================================================================
* Date:           Sun Mar 13 22:26:15 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        EucHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.207 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_293  |sqrt_fixed_32_32_s  |        8|        8|  80.000 ns|  80.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT | URAM|
+-----------------+---------+-----+-------+------+-----+
|DSP              |        -|    -|      -|     -|    -|
|Expression       |        -|    -|      0|  1164|    -|
|FIFO             |        -|    -|      -|     -|    -|
|Instance         |        -|   48|   3293|  2185|    -|
|Memory           |        -|    -|      -|     -|    -|
|Multiplexer      |        -|    -|      -|    87|    -|
|Register         |        -|    -|   1233|     -|    -|
+-----------------+---------+-----+-------+------+-----+
|Total            |        0|   48|   4526|  3436|    0|
+-----------------+---------+-----+-------+------+-----+
|Available        |       40|   40|  16000|  8000|    0|
+-----------------+---------+-----+-------+------+-----+
|Utilization (%)  |        0|  120|     28|    42|    0|
+-----------------+---------+-----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+----+-----+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+--------------------+---------+----+-----+------+-----+
    |mul_32s_32s_32_2_1_U2          |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U3          |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U4          |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U5          |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U6          |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U7          |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U8          |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U9          |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U10         |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U11         |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U12         |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U13         |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U14         |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U15         |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U16         |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |mul_32s_32s_32_2_1_U17         |mul_32s_32s_32_2_1  |        0|   3|  165|    50|    0|
    |grp_sqrt_fixed_32_32_s_fu_293  |sqrt_fixed_32_32_s  |        0|   0|  653|  1385|    0|
    +-------------------------------+--------------------+---------+----+-----+------+-----+
    |Total                          |                    |        0|  48| 3293|  2185|    0|
    +-------------------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln14_10_fu_467_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_11_fu_458_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_12_fu_462_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_13_fu_471_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_14_fu_519_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln14_1_fu_481_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln14_2_fu_485_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_3_fu_491_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_4_fu_495_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln14_5_fu_499_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_6_fu_524_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_7_fu_505_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln14_8_fu_509_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln14_9_fu_513_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln14_fu_476_p2     |         +|   0|  0|  32|          32|          32|
    |xf_V_fu_528_p2         |         +|   0|  0|  32|          32|          32|
    |sub_ln14_10_fu_400_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln14_11_fu_316_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln14_12_fu_322_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln14_13_fu_298_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln14_14_fu_304_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln14_15_fu_310_p2  |         -|   0|  0|  39|          32|          32|
    |sub_ln14_1_fu_346_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln14_2_fu_352_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln14_3_fu_358_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln14_4_fu_364_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln14_5_fu_370_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln14_6_fu_376_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln14_7_fu_382_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln14_8_fu_388_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln14_9_fu_394_p2   |         -|   0|  0|  39|          32|          32|
    |sub_ln14_fu_340_p2     |         -|   0|  0|  39|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|1164|        1024|        1024|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  87|         18|    1|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  87|         18|    1|         18|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln14_12_reg_659  |  32|   0|   32|          0|
    |add_ln14_13_reg_719  |  32|   0|   32|          0|
    |add_ln14_14_reg_734  |  32|   0|   32|          0|
    |add_ln14_2_reg_724   |  32|   0|   32|          0|
    |add_ln14_5_reg_729   |  32|   0|   32|          0|
    |ap_CS_fsm            |  17|   0|   17|          0|
    |mul_ln14_10_reg_714  |  32|   0|   32|          0|
    |mul_ln14_11_reg_649  |  32|   0|   32|          0|
    |mul_ln14_12_reg_654  |  32|   0|   32|          0|
    |mul_ln14_13_reg_634  |  32|   0|   32|          0|
    |mul_ln14_14_reg_639  |  32|   0|   32|          0|
    |mul_ln14_15_reg_644  |  32|   0|   32|          0|
    |mul_ln14_1_reg_669   |  32|   0|   32|          0|
    |mul_ln14_2_reg_674   |  32|   0|   32|          0|
    |mul_ln14_3_reg_679   |  32|   0|   32|          0|
    |mul_ln14_4_reg_684   |  32|   0|   32|          0|
    |mul_ln14_5_reg_689   |  32|   0|   32|          0|
    |mul_ln14_6_reg_694   |  32|   0|   32|          0|
    |mul_ln14_7_reg_699   |  32|   0|   32|          0|
    |mul_ln14_8_reg_704   |  32|   0|   32|          0|
    |mul_ln14_9_reg_709   |  32|   0|   32|          0|
    |mul_ln14_reg_664     |  32|   0|   32|          0|
    |sub_ln14_10_reg_628  |  32|   0|   32|          0|
    |sub_ln14_11_reg_556  |  32|   0|   32|          0|
    |sub_ln14_12_reg_562  |  32|   0|   32|          0|
    |sub_ln14_13_reg_538  |  32|   0|   32|          0|
    |sub_ln14_14_reg_544  |  32|   0|   32|          0|
    |sub_ln14_15_reg_550  |  32|   0|   32|          0|
    |sub_ln14_1_reg_574   |  32|   0|   32|          0|
    |sub_ln14_2_reg_580   |  32|   0|   32|          0|
    |sub_ln14_3_reg_586   |  32|   0|   32|          0|
    |sub_ln14_4_reg_592   |  32|   0|   32|          0|
    |sub_ln14_5_reg_598   |  32|   0|   32|          0|
    |sub_ln14_6_reg_604   |  32|   0|   32|          0|
    |sub_ln14_7_reg_610   |  32|   0|   32|          0|
    |sub_ln14_8_reg_616   |  32|   0|   32|          0|
    |sub_ln14_9_reg_622   |  32|   0|   32|          0|
    |sub_ln14_reg_568     |  32|   0|   32|          0|
    |xf_V_reg_739         |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |1233|   0| 1233|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     eucDistHW|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     eucDistHW|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     eucDistHW|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     eucDistHW|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     eucDistHW|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     eucDistHW|  return value|
|A_0         |   in|   32|     ap_none|           A_0|       pointer|
|A_1         |   in|   32|     ap_none|           A_1|       pointer|
|A_2         |   in|   32|     ap_none|           A_2|       pointer|
|A_3         |   in|   32|     ap_none|           A_3|       pointer|
|A_4         |   in|   32|     ap_none|           A_4|       pointer|
|A_5         |   in|   32|     ap_none|           A_5|       pointer|
|A_6         |   in|   32|     ap_none|           A_6|       pointer|
|A_7         |   in|   32|     ap_none|           A_7|       pointer|
|A_8         |   in|   32|     ap_none|           A_8|       pointer|
|A_9         |   in|   32|     ap_none|           A_9|       pointer|
|A_10        |   in|   32|     ap_none|          A_10|       pointer|
|A_11        |   in|   32|     ap_none|          A_11|       pointer|
|A_12        |   in|   32|     ap_none|          A_12|       pointer|
|A_13        |   in|   32|     ap_none|          A_13|       pointer|
|A_14        |   in|   32|     ap_none|          A_14|       pointer|
|A_15        |   in|   32|     ap_none|          A_15|       pointer|
|B_0         |   in|   32|     ap_none|           B_0|       pointer|
|B_1         |   in|   32|     ap_none|           B_1|       pointer|
|B_2         |   in|   32|     ap_none|           B_2|       pointer|
|B_3         |   in|   32|     ap_none|           B_3|       pointer|
|B_4         |   in|   32|     ap_none|           B_4|       pointer|
|B_5         |   in|   32|     ap_none|           B_5|       pointer|
|B_6         |   in|   32|     ap_none|           B_6|       pointer|
|B_7         |   in|   32|     ap_none|           B_7|       pointer|
|B_8         |   in|   32|     ap_none|           B_8|       pointer|
|B_9         |   in|   32|     ap_none|           B_9|       pointer|
|B_10        |   in|   32|     ap_none|          B_10|       pointer|
|B_11        |   in|   32|     ap_none|          B_11|       pointer|
|B_12        |   in|   32|     ap_none|          B_12|       pointer|
|B_13        |   in|   32|     ap_none|          B_13|       pointer|
|B_14        |   in|   32|     ap_none|          B_14|       pointer|
|B_15        |   in|   32|     ap_none|          B_15|       pointer|
|C_i         |   in|   32|     ap_ovld|             C|       pointer|
|C_o         |  out|   32|     ap_ovld|             C|       pointer|
|C_o_ap_vld  |  out|    1|     ap_ovld|             C|       pointer|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_13" [src/EucHW.cpp:14]   --->   Operation 18 'read' 'A_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%B_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_13" [src/EucHW.cpp:14]   --->   Operation 19 'read' 'B_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.70ns)   --->   "%sub_ln14_13 = sub i32 %A_13_read, i32 %B_13_read" [src/EucHW.cpp:14]   --->   Operation 20 'sub' 'sub_ln14_13' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_14" [src/EucHW.cpp:14]   --->   Operation 21 'read' 'A_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%B_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_14" [src/EucHW.cpp:14]   --->   Operation 22 'read' 'B_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.70ns)   --->   "%sub_ln14_14 = sub i32 %A_14_read, i32 %B_14_read" [src/EucHW.cpp:14]   --->   Operation 23 'sub' 'sub_ln14_14' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%A_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_15" [src/EucHW.cpp:14]   --->   Operation 24 'read' 'A_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%B_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_15" [src/EucHW.cpp:14]   --->   Operation 25 'read' 'B_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.70ns)   --->   "%sub_ln14_15 = sub i32 %A_15_read, i32 %B_15_read" [src/EucHW.cpp:14]   --->   Operation 26 'sub' 'sub_ln14_15' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.86>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%A_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_11" [src/EucHW.cpp:14]   --->   Operation 27 'read' 'A_11_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%B_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_11" [src/EucHW.cpp:14]   --->   Operation 28 'read' 'B_11_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.70ns)   --->   "%sub_ln14_11 = sub i32 %A_11_read, i32 %B_11_read" [src/EucHW.cpp:14]   --->   Operation 29 'sub' 'sub_ln14_11' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%A_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_12" [src/EucHW.cpp:14]   --->   Operation 30 'read' 'A_12_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%B_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_12" [src/EucHW.cpp:14]   --->   Operation 31 'read' 'B_12_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.70ns)   --->   "%sub_ln14_12 = sub i32 %A_12_read, i32 %B_12_read" [src/EucHW.cpp:14]   --->   Operation 32 'sub' 'sub_ln14_12' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [2/2] (6.86ns)   --->   "%mul_ln14_13 = mul i32 %sub_ln14_13, i32 %sub_ln14_13" [src/EucHW.cpp:14]   --->   Operation 33 'mul' 'mul_ln14_13' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [2/2] (6.86ns)   --->   "%mul_ln14_14 = mul i32 %sub_ln14_14, i32 %sub_ln14_14" [src/EucHW.cpp:14]   --->   Operation 34 'mul' 'mul_ln14_14' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [2/2] (6.86ns)   --->   "%mul_ln14_15 = mul i32 %sub_ln14_15, i32 %sub_ln14_15" [src/EucHW.cpp:14]   --->   Operation 35 'mul' 'mul_ln14_15' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.86>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%A_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_0" [src/EucHW.cpp:14]   --->   Operation 36 'read' 'A_0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%B_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_0" [src/EucHW.cpp:14]   --->   Operation 37 'read' 'B_0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.70ns)   --->   "%sub_ln14 = sub i32 %A_0_read, i32 %B_0_read" [src/EucHW.cpp:14]   --->   Operation 38 'sub' 'sub_ln14' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%A_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_1" [src/EucHW.cpp:14]   --->   Operation 39 'read' 'A_1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%B_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_1" [src/EucHW.cpp:14]   --->   Operation 40 'read' 'B_1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.70ns)   --->   "%sub_ln14_1 = sub i32 %A_1_read, i32 %B_1_read" [src/EucHW.cpp:14]   --->   Operation 41 'sub' 'sub_ln14_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%A_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_2" [src/EucHW.cpp:14]   --->   Operation 42 'read' 'A_2_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%B_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_2" [src/EucHW.cpp:14]   --->   Operation 43 'read' 'B_2_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.70ns)   --->   "%sub_ln14_2 = sub i32 %A_2_read, i32 %B_2_read" [src/EucHW.cpp:14]   --->   Operation 44 'sub' 'sub_ln14_2' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%A_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_3" [src/EucHW.cpp:14]   --->   Operation 45 'read' 'A_3_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%B_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_3" [src/EucHW.cpp:14]   --->   Operation 46 'read' 'B_3_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.70ns)   --->   "%sub_ln14_3 = sub i32 %A_3_read, i32 %B_3_read" [src/EucHW.cpp:14]   --->   Operation 47 'sub' 'sub_ln14_3' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%A_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_4" [src/EucHW.cpp:14]   --->   Operation 48 'read' 'A_4_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%B_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_4" [src/EucHW.cpp:14]   --->   Operation 49 'read' 'B_4_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.70ns)   --->   "%sub_ln14_4 = sub i32 %A_4_read, i32 %B_4_read" [src/EucHW.cpp:14]   --->   Operation 50 'sub' 'sub_ln14_4' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%A_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_5" [src/EucHW.cpp:14]   --->   Operation 51 'read' 'A_5_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%B_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_5" [src/EucHW.cpp:14]   --->   Operation 52 'read' 'B_5_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.70ns)   --->   "%sub_ln14_5 = sub i32 %A_5_read, i32 %B_5_read" [src/EucHW.cpp:14]   --->   Operation 53 'sub' 'sub_ln14_5' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%A_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_6" [src/EucHW.cpp:14]   --->   Operation 54 'read' 'A_6_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%B_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_6" [src/EucHW.cpp:14]   --->   Operation 55 'read' 'B_6_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.70ns)   --->   "%sub_ln14_6 = sub i32 %A_6_read, i32 %B_6_read" [src/EucHW.cpp:14]   --->   Operation 56 'sub' 'sub_ln14_6' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%A_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_7" [src/EucHW.cpp:14]   --->   Operation 57 'read' 'A_7_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%B_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_7" [src/EucHW.cpp:14]   --->   Operation 58 'read' 'B_7_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.70ns)   --->   "%sub_ln14_7 = sub i32 %A_7_read, i32 %B_7_read" [src/EucHW.cpp:14]   --->   Operation 59 'sub' 'sub_ln14_7' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%A_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_8" [src/EucHW.cpp:14]   --->   Operation 60 'read' 'A_8_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%B_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_8" [src/EucHW.cpp:14]   --->   Operation 61 'read' 'B_8_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (2.70ns)   --->   "%sub_ln14_8 = sub i32 %A_8_read, i32 %B_8_read" [src/EucHW.cpp:14]   --->   Operation 62 'sub' 'sub_ln14_8' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%A_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_9" [src/EucHW.cpp:14]   --->   Operation 63 'read' 'A_9_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%B_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_9" [src/EucHW.cpp:14]   --->   Operation 64 'read' 'B_9_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.70ns)   --->   "%sub_ln14_9 = sub i32 %A_9_read, i32 %B_9_read" [src/EucHW.cpp:14]   --->   Operation 65 'sub' 'sub_ln14_9' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%A_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_10" [src/EucHW.cpp:14]   --->   Operation 66 'read' 'A_10_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%B_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %B_10" [src/EucHW.cpp:14]   --->   Operation 67 'read' 'B_10_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (2.70ns)   --->   "%sub_ln14_10 = sub i32 %A_10_read, i32 %B_10_read" [src/EucHW.cpp:14]   --->   Operation 68 'sub' 'sub_ln14_10' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [2/2] (6.86ns)   --->   "%mul_ln14_11 = mul i32 %sub_ln14_11, i32 %sub_ln14_11" [src/EucHW.cpp:14]   --->   Operation 69 'mul' 'mul_ln14_11' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [2/2] (6.86ns)   --->   "%mul_ln14_12 = mul i32 %sub_ln14_12, i32 %sub_ln14_12" [src/EucHW.cpp:14]   --->   Operation 70 'mul' 'mul_ln14_12' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/2] (6.86ns)   --->   "%mul_ln14_13 = mul i32 %sub_ln14_13, i32 %sub_ln14_13" [src/EucHW.cpp:14]   --->   Operation 71 'mul' 'mul_ln14_13' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/2] (6.86ns)   --->   "%mul_ln14_14 = mul i32 %sub_ln14_14, i32 %sub_ln14_14" [src/EucHW.cpp:14]   --->   Operation 72 'mul' 'mul_ln14_14' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/2] (6.86ns)   --->   "%mul_ln14_15 = mul i32 %sub_ln14_15, i32 %sub_ln14_15" [src/EucHW.cpp:14]   --->   Operation 73 'mul' 'mul_ln14_15' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.86>
ST_4 : Operation 74 [2/2] (6.86ns)   --->   "%mul_ln14 = mul i32 %sub_ln14, i32 %sub_ln14" [src/EucHW.cpp:14]   --->   Operation 74 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [2/2] (6.86ns)   --->   "%mul_ln14_1 = mul i32 %sub_ln14_1, i32 %sub_ln14_1" [src/EucHW.cpp:14]   --->   Operation 75 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [2/2] (6.86ns)   --->   "%mul_ln14_2 = mul i32 %sub_ln14_2, i32 %sub_ln14_2" [src/EucHW.cpp:14]   --->   Operation 76 'mul' 'mul_ln14_2' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [2/2] (6.86ns)   --->   "%mul_ln14_3 = mul i32 %sub_ln14_3, i32 %sub_ln14_3" [src/EucHW.cpp:14]   --->   Operation 77 'mul' 'mul_ln14_3' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [2/2] (6.86ns)   --->   "%mul_ln14_4 = mul i32 %sub_ln14_4, i32 %sub_ln14_4" [src/EucHW.cpp:14]   --->   Operation 78 'mul' 'mul_ln14_4' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [2/2] (6.86ns)   --->   "%mul_ln14_5 = mul i32 %sub_ln14_5, i32 %sub_ln14_5" [src/EucHW.cpp:14]   --->   Operation 79 'mul' 'mul_ln14_5' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [2/2] (6.86ns)   --->   "%mul_ln14_6 = mul i32 %sub_ln14_6, i32 %sub_ln14_6" [src/EucHW.cpp:14]   --->   Operation 80 'mul' 'mul_ln14_6' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [2/2] (6.86ns)   --->   "%mul_ln14_7 = mul i32 %sub_ln14_7, i32 %sub_ln14_7" [src/EucHW.cpp:14]   --->   Operation 81 'mul' 'mul_ln14_7' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [2/2] (6.86ns)   --->   "%mul_ln14_8 = mul i32 %sub_ln14_8, i32 %sub_ln14_8" [src/EucHW.cpp:14]   --->   Operation 82 'mul' 'mul_ln14_8' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [2/2] (6.86ns)   --->   "%mul_ln14_9 = mul i32 %sub_ln14_9, i32 %sub_ln14_9" [src/EucHW.cpp:14]   --->   Operation 83 'mul' 'mul_ln14_9' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [2/2] (6.86ns)   --->   "%mul_ln14_10 = mul i32 %sub_ln14_10, i32 %sub_ln14_10" [src/EucHW.cpp:14]   --->   Operation 84 'mul' 'mul_ln14_10' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/2] (6.86ns)   --->   "%mul_ln14_11 = mul i32 %sub_ln14_11, i32 %sub_ln14_11" [src/EucHW.cpp:14]   --->   Operation 85 'mul' 'mul_ln14_11' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/2] (6.86ns)   --->   "%mul_ln14_12 = mul i32 %sub_ln14_12, i32 %sub_ln14_12" [src/EucHW.cpp:14]   --->   Operation 86 'mul' 'mul_ln14_12' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_11 = add i32 %mul_ln14_14, i32 %mul_ln14_15" [src/EucHW.cpp:14]   --->   Operation 87 'add' 'add_ln14_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln14_12 = add i32 %add_ln14_11, i32 %mul_ln14_13" [src/EucHW.cpp:14]   --->   Operation 88 'add' 'add_ln14_12' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 89 [1/2] (6.86ns)   --->   "%mul_ln14 = mul i32 %sub_ln14, i32 %sub_ln14" [src/EucHW.cpp:14]   --->   Operation 89 'mul' 'mul_ln14' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/2] (6.86ns)   --->   "%mul_ln14_1 = mul i32 %sub_ln14_1, i32 %sub_ln14_1" [src/EucHW.cpp:14]   --->   Operation 90 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/2] (6.86ns)   --->   "%mul_ln14_2 = mul i32 %sub_ln14_2, i32 %sub_ln14_2" [src/EucHW.cpp:14]   --->   Operation 91 'mul' 'mul_ln14_2' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/2] (6.86ns)   --->   "%mul_ln14_3 = mul i32 %sub_ln14_3, i32 %sub_ln14_3" [src/EucHW.cpp:14]   --->   Operation 92 'mul' 'mul_ln14_3' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/2] (6.86ns)   --->   "%mul_ln14_4 = mul i32 %sub_ln14_4, i32 %sub_ln14_4" [src/EucHW.cpp:14]   --->   Operation 93 'mul' 'mul_ln14_4' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/2] (6.86ns)   --->   "%mul_ln14_5 = mul i32 %sub_ln14_5, i32 %sub_ln14_5" [src/EucHW.cpp:14]   --->   Operation 94 'mul' 'mul_ln14_5' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/2] (6.86ns)   --->   "%mul_ln14_6 = mul i32 %sub_ln14_6, i32 %sub_ln14_6" [src/EucHW.cpp:14]   --->   Operation 95 'mul' 'mul_ln14_6' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/2] (6.86ns)   --->   "%mul_ln14_7 = mul i32 %sub_ln14_7, i32 %sub_ln14_7" [src/EucHW.cpp:14]   --->   Operation 96 'mul' 'mul_ln14_7' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/2] (6.86ns)   --->   "%mul_ln14_8 = mul i32 %sub_ln14_8, i32 %sub_ln14_8" [src/EucHW.cpp:14]   --->   Operation 97 'mul' 'mul_ln14_8' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/2] (6.86ns)   --->   "%mul_ln14_9 = mul i32 %sub_ln14_9, i32 %sub_ln14_9" [src/EucHW.cpp:14]   --->   Operation 98 'mul' 'mul_ln14_9' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/2] (6.86ns)   --->   "%mul_ln14_10 = mul i32 %sub_ln14_10, i32 %sub_ln14_10" [src/EucHW.cpp:14]   --->   Operation 99 'mul' 'mul_ln14_10' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_10 = add i32 %mul_ln14_11, i32 %mul_ln14_12" [src/EucHW.cpp:14]   --->   Operation 100 'add' 'add_ln14_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 101 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln14_13 = add i32 %add_ln14_12, i32 %add_ln14_10" [src/EucHW.cpp:14]   --->   Operation 101 'add' 'add_ln14_13' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 7.20>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %C" [src/EucHW.cpp:14]   --->   Operation 102 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14 = add i32 %C_read, i32 %mul_ln14" [src/EucHW.cpp:14]   --->   Operation 103 'add' 'add_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/1] (2.70ns)   --->   "%add_ln14_1 = add i32 %mul_ln14_1, i32 %mul_ln14_2" [src/EucHW.cpp:14]   --->   Operation 104 'add' 'add_ln14_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln14_2 = add i32 %add_ln14_1, i32 %add_ln14" [src/EucHW.cpp:14]   --->   Operation 105 'add' 'add_ln14_2' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_3 = add i32 %mul_ln14_3, i32 %mul_ln14_4" [src/EucHW.cpp:14]   --->   Operation 106 'add' 'add_ln14_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 107 [1/1] (2.70ns)   --->   "%add_ln14_4 = add i32 %mul_ln14_5, i32 %mul_ln14_6" [src/EucHW.cpp:14]   --->   Operation 107 'add' 'add_ln14_4' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln14_5 = add i32 %add_ln14_4, i32 %add_ln14_3" [src/EucHW.cpp:14]   --->   Operation 108 'add' 'add_ln14_5' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/1] (2.70ns)   --->   "%add_ln14_7 = add i32 %mul_ln14_7, i32 %mul_ln14_8" [src/EucHW.cpp:14]   --->   Operation 109 'add' 'add_ln14_7' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (2.70ns)   --->   "%add_ln14_8 = add i32 %mul_ln14_9, i32 %mul_ln14_10" [src/EucHW.cpp:14]   --->   Operation 110 'add' 'add_ln14_8' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_9 = add i32 %add_ln14_8, i32 %add_ln14_7" [src/EucHW.cpp:14]   --->   Operation 111 'add' 'add_ln14_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln14_14 = add i32 %add_ln14_13, i32 %add_ln14_9" [src/EucHW.cpp:14]   --->   Operation 112 'add' 'add_ln14_14' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14_6 = add i32 %add_ln14_5, i32 %add_ln14_2" [src/EucHW.cpp:14]   --->   Operation 113 'add' 'add_ln14_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 114 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%xf_V = add i32 %add_ln14_14, i32 %add_ln14_6" [src/EucHW.cpp:14]   --->   Operation 114 'add' 'xf_V' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 7.07>
ST_8 : Operation 115 [10/10] (7.07ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 115 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.07>
ST_9 : Operation 116 [9/10] (7.07ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 116 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.07>
ST_10 : Operation 117 [8/10] (7.07ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 117 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.07>
ST_11 : Operation 118 [7/10] (7.07ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 118 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.07>
ST_12 : Operation 119 [6/10] (7.07ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 119 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.07>
ST_13 : Operation 120 [5/10] (7.07ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 120 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.07>
ST_14 : Operation 121 [4/10] (7.07ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 121 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.07>
ST_15 : Operation 122 [3/10] (7.07ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 122 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.07>
ST_16 : Operation 123 [2/10] (7.07ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 123 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.10>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 124 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_2"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_3"   --->   Operation 131 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_4"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_5"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_6"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_7"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_8"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_9"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_10"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_11"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_12"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_13"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_14"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_15"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_8"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_9"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_10"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_11"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_12"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_13"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_14"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_15"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 189 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 190 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [1/10] (5.10ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 191 'call' 'p_Val2_s' <Predicate = true> <Delay = 5.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i16 %p_Val2_s"   --->   Operation 192 'zext' 'zext_ln840' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%write_ln16 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %C, i32 %zext_ln840" [src/EucHW.cpp:16]   --->   Operation 193 'write' 'write_ln16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%ret_ln17 = ret" [src/EucHW.cpp:17]   --->   Operation 194 'ret' 'ret_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
A_13_read         (read         ) [ 000000000000000000]
B_13_read         (read         ) [ 000000000000000000]
sub_ln14_13       (sub          ) [ 001100000000000000]
A_14_read         (read         ) [ 000000000000000000]
B_14_read         (read         ) [ 000000000000000000]
sub_ln14_14       (sub          ) [ 001100000000000000]
A_15_read         (read         ) [ 000000000000000000]
B_15_read         (read         ) [ 000000000000000000]
sub_ln14_15       (sub          ) [ 001100000000000000]
A_11_read         (read         ) [ 000000000000000000]
B_11_read         (read         ) [ 000000000000000000]
sub_ln14_11       (sub          ) [ 000110000000000000]
A_12_read         (read         ) [ 000000000000000000]
B_12_read         (read         ) [ 000000000000000000]
sub_ln14_12       (sub          ) [ 000110000000000000]
A_0_read          (read         ) [ 000000000000000000]
B_0_read          (read         ) [ 000000000000000000]
sub_ln14          (sub          ) [ 000011000000000000]
A_1_read          (read         ) [ 000000000000000000]
B_1_read          (read         ) [ 000000000000000000]
sub_ln14_1        (sub          ) [ 000011000000000000]
A_2_read          (read         ) [ 000000000000000000]
B_2_read          (read         ) [ 000000000000000000]
sub_ln14_2        (sub          ) [ 000011000000000000]
A_3_read          (read         ) [ 000000000000000000]
B_3_read          (read         ) [ 000000000000000000]
sub_ln14_3        (sub          ) [ 000011000000000000]
A_4_read          (read         ) [ 000000000000000000]
B_4_read          (read         ) [ 000000000000000000]
sub_ln14_4        (sub          ) [ 000011000000000000]
A_5_read          (read         ) [ 000000000000000000]
B_5_read          (read         ) [ 000000000000000000]
sub_ln14_5        (sub          ) [ 000011000000000000]
A_6_read          (read         ) [ 000000000000000000]
B_6_read          (read         ) [ 000000000000000000]
sub_ln14_6        (sub          ) [ 000011000000000000]
A_7_read          (read         ) [ 000000000000000000]
B_7_read          (read         ) [ 000000000000000000]
sub_ln14_7        (sub          ) [ 000011000000000000]
A_8_read          (read         ) [ 000000000000000000]
B_8_read          (read         ) [ 000000000000000000]
sub_ln14_8        (sub          ) [ 000011000000000000]
A_9_read          (read         ) [ 000000000000000000]
B_9_read          (read         ) [ 000000000000000000]
sub_ln14_9        (sub          ) [ 000011000000000000]
A_10_read         (read         ) [ 000000000000000000]
B_10_read         (read         ) [ 000000000000000000]
sub_ln14_10       (sub          ) [ 000011000000000000]
mul_ln14_13       (mul          ) [ 000010000000000000]
mul_ln14_14       (mul          ) [ 000010000000000000]
mul_ln14_15       (mul          ) [ 000010000000000000]
mul_ln14_11       (mul          ) [ 000001000000000000]
mul_ln14_12       (mul          ) [ 000001000000000000]
add_ln14_11       (add          ) [ 000000000000000000]
add_ln14_12       (add          ) [ 000001000000000000]
mul_ln14          (mul          ) [ 000000100000000000]
mul_ln14_1        (mul          ) [ 000000100000000000]
mul_ln14_2        (mul          ) [ 000000100000000000]
mul_ln14_3        (mul          ) [ 000000100000000000]
mul_ln14_4        (mul          ) [ 000000100000000000]
mul_ln14_5        (mul          ) [ 000000100000000000]
mul_ln14_6        (mul          ) [ 000000100000000000]
mul_ln14_7        (mul          ) [ 000000100000000000]
mul_ln14_8        (mul          ) [ 000000100000000000]
mul_ln14_9        (mul          ) [ 000000100000000000]
mul_ln14_10       (mul          ) [ 000000100000000000]
add_ln14_10       (add          ) [ 000000000000000000]
add_ln14_13       (add          ) [ 000000100000000000]
C_read            (read         ) [ 000000000000000000]
add_ln14          (add          ) [ 000000000000000000]
add_ln14_1        (add          ) [ 000000000000000000]
add_ln14_2        (add          ) [ 000000010000000000]
add_ln14_3        (add          ) [ 000000000000000000]
add_ln14_4        (add          ) [ 000000000000000000]
add_ln14_5        (add          ) [ 000000010000000000]
add_ln14_7        (add          ) [ 000000000000000000]
add_ln14_8        (add          ) [ 000000000000000000]
add_ln14_9        (add          ) [ 000000000000000000]
add_ln14_14       (add          ) [ 000000010000000000]
add_ln14_6        (add          ) [ 000000000000000000]
xf_V              (add          ) [ 000000001111111111]
spectopmodule_ln0 (spectopmodule) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
p_Val2_s          (call         ) [ 000000000000000000]
zext_ln840        (zext         ) [ 000000000000000000]
write_ln16        (write        ) [ 000000000000000000]
ret_ln17          (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="A_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="A_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="A_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="A_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="A_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="A_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="A_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="A_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="A_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="B_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="B_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="B_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="B_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="B_4">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="B_5">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="B_6">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="B_7">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="B_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="B_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="B_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="B_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="B_12">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="B_13">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="B_14">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="B_15">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="C">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_fixed<32, 32>"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="A_13_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_13_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="B_13_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_13_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="A_14_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_14_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="B_14_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_14_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="A_15_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_15_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="B_15_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_15_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="A_11_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_11_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="B_11_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_11_read/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="A_12_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_12_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="B_12_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_12_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="A_0_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_read/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="B_0_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_0_read/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="A_1_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_1_read/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="B_1_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_1_read/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="A_2_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_2_read/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="B_2_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_2_read/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="A_3_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_3_read/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="B_3_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_3_read/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="A_4_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_4_read/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="B_4_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_4_read/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="A_5_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_5_read/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="B_5_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_5_read/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="A_6_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_6_read/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="B_6_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_6_read/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="A_7_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_7_read/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="B_7_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_7_read/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="A_8_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_8_read/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="B_8_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_8_read/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="A_9_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_9_read/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="B_9_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_9_read/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="A_10_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_10_read/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="B_10_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_10_read/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="C_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="write_ln16_write_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="16" slack="0"/>
<pin id="290" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln16/17 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_sqrt_fixed_32_32_s_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sub_ln14_13_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_13/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sub_ln14_14_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_14/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sub_ln14_15_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_15/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sub_ln14_11_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_11/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sub_ln14_12_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_12/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="1"/>
<pin id="331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_13/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_14/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="0" index="1" bw="32" slack="1"/>
<pin id="339" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_15/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sub_ln14_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sub_ln14_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_1/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sub_ln14_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_2/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sub_ln14_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_3/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln14_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_4/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sub_ln14_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_5/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sub_ln14_6_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_6/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="sub_ln14_7_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_7/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sub_ln14_8_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_8/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sub_ln14_9_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_9/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sub_ln14_10_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14_10/3 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_11/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_12/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="32" slack="1"/>
<pin id="421" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_1/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="1"/>
<pin id="425" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_2/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="0" index="1" bw="32" slack="1"/>
<pin id="429" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_3/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="0" index="1" bw="32" slack="1"/>
<pin id="433" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_4/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="0" index="1" bw="32" slack="1"/>
<pin id="437" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_5/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_6/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="0" index="1" bw="32" slack="1"/>
<pin id="445" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_7/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="0" index="1" bw="32" slack="1"/>
<pin id="449" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_8/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_9/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="0" index="1" bw="32" slack="1"/>
<pin id="457" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_10/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln14_11_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_11/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln14_12_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="1"/>
<pin id="465" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_12/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln14_10_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="0" index="1" bw="32" slack="1"/>
<pin id="470" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_10/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln14_13_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_13/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln14_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln14_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="32" slack="1"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln14_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_2/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln14_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="1"/>
<pin id="493" dir="0" index="1" bw="32" slack="1"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln14_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="0" index="1" bw="32" slack="1"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_4/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln14_5_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="0"/>
<pin id="502" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_5/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="add_ln14_7_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="0" index="1" bw="32" slack="1"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_7/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln14_8_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="0" index="1" bw="32" slack="1"/>
<pin id="512" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_8/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln14_9_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_9/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln14_14_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_14/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln14_6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="0" index="1" bw="32" slack="1"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_6/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="xf_V_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln840_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840/17 "/>
</bind>
</comp>

<comp id="538" class="1005" name="sub_ln14_13_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_13 "/>
</bind>
</comp>

<comp id="544" class="1005" name="sub_ln14_14_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_14 "/>
</bind>
</comp>

<comp id="550" class="1005" name="sub_ln14_15_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_15 "/>
</bind>
</comp>

<comp id="556" class="1005" name="sub_ln14_11_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_11 "/>
</bind>
</comp>

<comp id="562" class="1005" name="sub_ln14_12_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_12 "/>
</bind>
</comp>

<comp id="568" class="1005" name="sub_ln14_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14 "/>
</bind>
</comp>

<comp id="574" class="1005" name="sub_ln14_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="sub_ln14_2_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_2 "/>
</bind>
</comp>

<comp id="586" class="1005" name="sub_ln14_3_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_3 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sub_ln14_4_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_4 "/>
</bind>
</comp>

<comp id="598" class="1005" name="sub_ln14_5_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_5 "/>
</bind>
</comp>

<comp id="604" class="1005" name="sub_ln14_6_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_6 "/>
</bind>
</comp>

<comp id="610" class="1005" name="sub_ln14_7_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_7 "/>
</bind>
</comp>

<comp id="616" class="1005" name="sub_ln14_8_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_8 "/>
</bind>
</comp>

<comp id="622" class="1005" name="sub_ln14_9_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_9 "/>
</bind>
</comp>

<comp id="628" class="1005" name="sub_ln14_10_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14_10 "/>
</bind>
</comp>

<comp id="634" class="1005" name="mul_ln14_13_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_13 "/>
</bind>
</comp>

<comp id="639" class="1005" name="mul_ln14_14_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_14 "/>
</bind>
</comp>

<comp id="644" class="1005" name="mul_ln14_15_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_15 "/>
</bind>
</comp>

<comp id="649" class="1005" name="mul_ln14_11_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_11 "/>
</bind>
</comp>

<comp id="654" class="1005" name="mul_ln14_12_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_12 "/>
</bind>
</comp>

<comp id="659" class="1005" name="add_ln14_12_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14_12 "/>
</bind>
</comp>

<comp id="664" class="1005" name="mul_ln14_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14 "/>
</bind>
</comp>

<comp id="669" class="1005" name="mul_ln14_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="mul_ln14_2_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_2 "/>
</bind>
</comp>

<comp id="679" class="1005" name="mul_ln14_3_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_3 "/>
</bind>
</comp>

<comp id="684" class="1005" name="mul_ln14_4_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_4 "/>
</bind>
</comp>

<comp id="689" class="1005" name="mul_ln14_5_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_5 "/>
</bind>
</comp>

<comp id="694" class="1005" name="mul_ln14_6_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_6 "/>
</bind>
</comp>

<comp id="699" class="1005" name="mul_ln14_7_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_7 "/>
</bind>
</comp>

<comp id="704" class="1005" name="mul_ln14_8_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_8 "/>
</bind>
</comp>

<comp id="709" class="1005" name="mul_ln14_9_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_9 "/>
</bind>
</comp>

<comp id="714" class="1005" name="mul_ln14_10_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14_10 "/>
</bind>
</comp>

<comp id="719" class="1005" name="add_ln14_13_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14_13 "/>
</bind>
</comp>

<comp id="724" class="1005" name="add_ln14_2_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14_2 "/>
</bind>
</comp>

<comp id="729" class="1005" name="add_ln14_5_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14_5 "/>
</bind>
</comp>

<comp id="734" class="1005" name="add_ln14_14_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14_14 "/>
</bind>
</comp>

<comp id="739" class="1005" name="xf_V_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="66" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="66" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="58" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="66" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="66" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="60" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="66" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="66" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="66" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="66" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="66" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="56" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="66" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="66" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="66" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="66" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="66" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="66" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="66" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="66" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="66" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="46" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="66" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="66" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="66" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="52" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="66" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="64" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="86" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="64" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="88" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="94" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="100" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="106" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="112" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="118" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="124" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="130" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="136" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="142" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="344"><net_src comp="148" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="154" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="160" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="166" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="172" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="178" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="184" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="190" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="196" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="202" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="208" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="214" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="220" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="226" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="232" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="238" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="244" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="250" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="256" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="262" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="268" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="274" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="466"><net_src comp="458" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="475"><net_src comp="467" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="280" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="489"><net_src comp="481" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="476" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="491" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="517"><net_src comp="509" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="505" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="293" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="541"><net_src comp="298" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="547"><net_src comp="304" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="553"><net_src comp="310" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="559"><net_src comp="316" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="565"><net_src comp="322" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="571"><net_src comp="340" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="577"><net_src comp="346" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="583"><net_src comp="352" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="589"><net_src comp="358" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="595"><net_src comp="364" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="601"><net_src comp="370" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="607"><net_src comp="376" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="613"><net_src comp="382" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="619"><net_src comp="388" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="625"><net_src comp="394" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="631"><net_src comp="400" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="637"><net_src comp="328" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="642"><net_src comp="332" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="647"><net_src comp="336" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="652"><net_src comp="406" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="657"><net_src comp="410" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="662"><net_src comp="462" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="667"><net_src comp="414" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="672"><net_src comp="418" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="677"><net_src comp="422" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="682"><net_src comp="426" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="687"><net_src comp="430" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="692"><net_src comp="434" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="697"><net_src comp="438" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="702"><net_src comp="442" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="707"><net_src comp="446" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="712"><net_src comp="450" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="717"><net_src comp="454" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="722"><net_src comp="471" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="727"><net_src comp="485" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="732"><net_src comp="499" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="737"><net_src comp="519" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="742"><net_src comp="528" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="293" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {17 }
 - Input state : 
	Port: eucDistHW : A_0 | {3 }
	Port: eucDistHW : A_1 | {3 }
	Port: eucDistHW : A_2 | {3 }
	Port: eucDistHW : A_3 | {3 }
	Port: eucDistHW : A_4 | {3 }
	Port: eucDistHW : A_5 | {3 }
	Port: eucDistHW : A_6 | {3 }
	Port: eucDistHW : A_7 | {3 }
	Port: eucDistHW : A_8 | {3 }
	Port: eucDistHW : A_9 | {3 }
	Port: eucDistHW : A_10 | {3 }
	Port: eucDistHW : A_11 | {2 }
	Port: eucDistHW : A_12 | {2 }
	Port: eucDistHW : A_13 | {1 }
	Port: eucDistHW : A_14 | {1 }
	Port: eucDistHW : A_15 | {1 }
	Port: eucDistHW : B_0 | {3 }
	Port: eucDistHW : B_1 | {3 }
	Port: eucDistHW : B_2 | {3 }
	Port: eucDistHW : B_3 | {3 }
	Port: eucDistHW : B_4 | {3 }
	Port: eucDistHW : B_5 | {3 }
	Port: eucDistHW : B_6 | {3 }
	Port: eucDistHW : B_7 | {3 }
	Port: eucDistHW : B_8 | {3 }
	Port: eucDistHW : B_9 | {3 }
	Port: eucDistHW : B_10 | {3 }
	Port: eucDistHW : B_11 | {2 }
	Port: eucDistHW : B_12 | {2 }
	Port: eucDistHW : B_13 | {1 }
	Port: eucDistHW : B_14 | {1 }
	Port: eucDistHW : B_15 | {1 }
	Port: eucDistHW : C | {6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		add_ln14_12 : 1
	State 5
		add_ln14_13 : 1
	State 6
		add_ln14_2 : 1
		add_ln14_5 : 1
		add_ln14_9 : 1
		add_ln14_14 : 2
	State 7
		xf_V : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		zext_ln840 : 1
		write_ln16 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_328          |    3    |   165   |    50   |
|          |           grp_fu_332          |    3    |   165   |    50   |
|          |           grp_fu_336          |    3    |   165   |    50   |
|          |           grp_fu_406          |    3    |   165   |    50   |
|          |           grp_fu_410          |    3    |   165   |    50   |
|          |           grp_fu_414          |    3    |   165   |    50   |
|          |           grp_fu_418          |    3    |   165   |    50   |
|    mul   |           grp_fu_422          |    3    |   165   |    50   |
|          |           grp_fu_426          |    3    |   165   |    50   |
|          |           grp_fu_430          |    3    |   165   |    50   |
|          |           grp_fu_434          |    3    |   165   |    50   |
|          |           grp_fu_438          |    3    |   165   |    50   |
|          |           grp_fu_442          |    3    |   165   |    50   |
|          |           grp_fu_446          |    3    |   165   |    50   |
|          |           grp_fu_450          |    3    |   165   |    50   |
|          |           grp_fu_454          |    3    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|   call   | grp_sqrt_fixed_32_32_s_fu_293 |    0    |   557   |   1351  |
|----------|-------------------------------|---------|---------|---------|
|          |       sub_ln14_13_fu_298      |    0    |    0    |    39   |
|          |       sub_ln14_14_fu_304      |    0    |    0    |    39   |
|          |       sub_ln14_15_fu_310      |    0    |    0    |    39   |
|          |       sub_ln14_11_fu_316      |    0    |    0    |    39   |
|          |       sub_ln14_12_fu_322      |    0    |    0    |    39   |
|          |        sub_ln14_fu_340        |    0    |    0    |    39   |
|          |       sub_ln14_1_fu_346       |    0    |    0    |    39   |
|    sub   |       sub_ln14_2_fu_352       |    0    |    0    |    39   |
|          |       sub_ln14_3_fu_358       |    0    |    0    |    39   |
|          |       sub_ln14_4_fu_364       |    0    |    0    |    39   |
|          |       sub_ln14_5_fu_370       |    0    |    0    |    39   |
|          |       sub_ln14_6_fu_376       |    0    |    0    |    39   |
|          |       sub_ln14_7_fu_382       |    0    |    0    |    39   |
|          |       sub_ln14_8_fu_388       |    0    |    0    |    39   |
|          |       sub_ln14_9_fu_394       |    0    |    0    |    39   |
|          |       sub_ln14_10_fu_400      |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln14_11_fu_458      |    0    |    0    |    32   |
|          |       add_ln14_12_fu_462      |    0    |    0    |    32   |
|          |       add_ln14_10_fu_467      |    0    |    0    |    32   |
|          |       add_ln14_13_fu_471      |    0    |    0    |    32   |
|          |        add_ln14_fu_476        |    0    |    0    |    32   |
|          |       add_ln14_1_fu_481       |    0    |    0    |    39   |
|          |       add_ln14_2_fu_485       |    0    |    0    |    32   |
|    add   |       add_ln14_3_fu_491       |    0    |    0    |    32   |
|          |       add_ln14_4_fu_495       |    0    |    0    |    39   |
|          |       add_ln14_5_fu_499       |    0    |    0    |    32   |
|          |       add_ln14_7_fu_505       |    0    |    0    |    39   |
|          |       add_ln14_8_fu_509       |    0    |    0    |    39   |
|          |       add_ln14_9_fu_513       |    0    |    0    |    32   |
|          |       add_ln14_14_fu_519      |    0    |    0    |    32   |
|          |       add_ln14_6_fu_524       |    0    |    0    |    32   |
|          |          xf_V_fu_528          |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|          |      A_13_read_read_fu_88     |    0    |    0    |    0    |
|          |      B_13_read_read_fu_94     |    0    |    0    |    0    |
|          |     A_14_read_read_fu_100     |    0    |    0    |    0    |
|          |     B_14_read_read_fu_106     |    0    |    0    |    0    |
|          |     A_15_read_read_fu_112     |    0    |    0    |    0    |
|          |     B_15_read_read_fu_118     |    0    |    0    |    0    |
|          |     A_11_read_read_fu_124     |    0    |    0    |    0    |
|          |     B_11_read_read_fu_130     |    0    |    0    |    0    |
|          |     A_12_read_read_fu_136     |    0    |    0    |    0    |
|          |     B_12_read_read_fu_142     |    0    |    0    |    0    |
|          |      A_0_read_read_fu_148     |    0    |    0    |    0    |
|          |      B_0_read_read_fu_154     |    0    |    0    |    0    |
|          |      A_1_read_read_fu_160     |    0    |    0    |    0    |
|          |      B_1_read_read_fu_166     |    0    |    0    |    0    |
|          |      A_2_read_read_fu_172     |    0    |    0    |    0    |
|          |      B_2_read_read_fu_178     |    0    |    0    |    0    |
|   read   |      A_3_read_read_fu_184     |    0    |    0    |    0    |
|          |      B_3_read_read_fu_190     |    0    |    0    |    0    |
|          |      A_4_read_read_fu_196     |    0    |    0    |    0    |
|          |      B_4_read_read_fu_202     |    0    |    0    |    0    |
|          |      A_5_read_read_fu_208     |    0    |    0    |    0    |
|          |      B_5_read_read_fu_214     |    0    |    0    |    0    |
|          |      A_6_read_read_fu_220     |    0    |    0    |    0    |
|          |      B_6_read_read_fu_226     |    0    |    0    |    0    |
|          |      A_7_read_read_fu_232     |    0    |    0    |    0    |
|          |      B_7_read_read_fu_238     |    0    |    0    |    0    |
|          |      A_8_read_read_fu_244     |    0    |    0    |    0    |
|          |      B_8_read_read_fu_250     |    0    |    0    |    0    |
|          |      A_9_read_read_fu_256     |    0    |    0    |    0    |
|          |      B_9_read_read_fu_262     |    0    |    0    |    0    |
|          |     A_10_read_read_fu_268     |    0    |    0    |    0    |
|          |     B_10_read_read_fu_274     |    0    |    0    |    0    |
|          |       C_read_read_fu_280      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln16_write_fu_286    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |       zext_ln840_fu_533       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    48   |   3197  |   3315  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|add_ln14_12_reg_659|   32   |
|add_ln14_13_reg_719|   32   |
|add_ln14_14_reg_734|   32   |
| add_ln14_2_reg_724|   32   |
| add_ln14_5_reg_729|   32   |
|mul_ln14_10_reg_714|   32   |
|mul_ln14_11_reg_649|   32   |
|mul_ln14_12_reg_654|   32   |
|mul_ln14_13_reg_634|   32   |
|mul_ln14_14_reg_639|   32   |
|mul_ln14_15_reg_644|   32   |
| mul_ln14_1_reg_669|   32   |
| mul_ln14_2_reg_674|   32   |
| mul_ln14_3_reg_679|   32   |
| mul_ln14_4_reg_684|   32   |
| mul_ln14_5_reg_689|   32   |
| mul_ln14_6_reg_694|   32   |
| mul_ln14_7_reg_699|   32   |
| mul_ln14_8_reg_704|   32   |
| mul_ln14_9_reg_709|   32   |
|  mul_ln14_reg_664 |   32   |
|sub_ln14_10_reg_628|   32   |
|sub_ln14_11_reg_556|   32   |
|sub_ln14_12_reg_562|   32   |
|sub_ln14_13_reg_538|   32   |
|sub_ln14_14_reg_544|   32   |
|sub_ln14_15_reg_550|   32   |
| sub_ln14_1_reg_574|   32   |
| sub_ln14_2_reg_580|   32   |
| sub_ln14_3_reg_586|   32   |
| sub_ln14_4_reg_592|   32   |
| sub_ln14_5_reg_598|   32   |
| sub_ln14_6_reg_604|   32   |
| sub_ln14_7_reg_610|   32   |
| sub_ln14_8_reg_616|   32   |
| sub_ln14_9_reg_622|   32   |
|  sub_ln14_reg_568 |   32   |
|    xf_V_reg_739   |   32   |
+-------------------+--------+
|       Total       |  1216  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   48   |  3197  |  3315  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |  1216  |    -   |
+-----------+--------+--------+--------+
|   Total   |   48   |  4413  |  3315  |
+-----------+--------+--------+--------+
