\hypertarget{group__ALT__I2C}{}\section{I2C Controller A\+PI}
\label{group__ALT__I2C}\index{I2C Controller API@{I2C Controller API}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__ALT__I2C__DMA}{D\+M\+A Interface}}
\item 
\mbox{\hyperlink{group__ALT__I2C__GEN__CALL}{General Call}}
\item 
\mbox{\hyperlink{group__ALT__I2C__INT}{Interrupt and Status Conditions}}
\item 
\mbox{\hyperlink{group__ALT__I2C__RX__FIFO}{R\+X F\+I\+F\+O Management}}
\item 
\mbox{\hyperlink{group__ALT__I2C__SDA__HOLD}{S\+D\+A Hold Time Configuration}}
\item 
\mbox{\hyperlink{group__ALT__I2C__TX__FIFO}{T\+X F\+I\+F\+O Management}}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+s}}
\item 
struct \mbox{\hyperlink{structALT__I2C__MASTER__CONFIG__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}}
\item 
struct \mbox{\hyperlink{structALT__I2C__SLAVE__CONFIG__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__ALT__I2C_gac5671984a2084fced59a4c2b55a80171}{alt\+\_\+i2c\+\_\+cfg\+\_\+to\+\_\+speed}}(\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}},  speed\+\_\+in\+\_\+hz,  cfg)~\mbox{\hyperlink{group__ALT__I2C_ga90d8a89d7b447bede11a9c1c79ea3b99}{alt\+\_\+i2c\+\_\+master\+\_\+config\+\_\+speed\+\_\+get}}((\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}), (cfg), (speed\+\_\+in\+\_\+hz))
\item 
\#define \mbox{\hyperlink{group__ALT__I2C_ga00ab3f8d3299c796d4c3624db67e4f79}{alt\+\_\+i2c\+\_\+speed\+\_\+to\+\_\+cfg}}(\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}},  speed\+\_\+in\+\_\+hz,  cfg)~\mbox{\hyperlink{group__ALT__I2C_gab7a9d3d9d126cce421b7a9e0254b2a6e}{alt\+\_\+i2c\+\_\+master\+\_\+config\+\_\+speed\+\_\+set}}((\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}), (cfg), (speed\+\_\+in\+\_\+hz))
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__ALT__I2C_gab45046fdc6d7cbe49fc048f26fd88719}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+e}} \mbox{\hyperlink{group__ALT__I2C_gab9525a902b2ee7ce1ffa4b8f99b75f42}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+t}}
\item 
\mbox{\Hypertarget{group__ALT__I2C_gadc20577390424fdf00139156643216cb}\label{group__ALT__I2C_gadc20577390424fdf00139156643216cb}} 
typedef struct \mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+s}} {\bfseries A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}
\item 
typedef enum \mbox{\hyperlink{group__ALT__I2C_ga01201dba4856c4a6fcf418d24b5d809a}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+C\+T\+L\+R\+\_\+e}} \mbox{\hyperlink{group__ALT__I2C_ga1db51a8ca7c78d287a620a1f894ba1c5}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+C\+T\+L\+R\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__I2C_gacf173458ee847bebf75871c319aab2af}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+e}} \mbox{\hyperlink{group__ALT__I2C_ga15e9cb79693e43e74075112b2aebe1e2}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__I2C_gad65b1b276561735ec5613ae1b1a000b7}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+P\+E\+E\+D\+\_\+e}} \mbox{\hyperlink{group__ALT__I2C_ga1601b0e27fb2a82170d10b4f6bdedbf6}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+P\+E\+E\+D\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__I2C_ga9f24389b4997825c99f8e6f8846be810}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+e}} \mbox{\hyperlink{group__ALT__I2C_gacaf56449440abffe69a7941f24f9bf5b}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__I2C_ga229c6d995595615ca923ecc8b6490603}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}} \mbox{\hyperlink{group__ALT__I2C_gaff6fbc8f47536dd27035588f0ea138fe}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__I2C_ga321dbe61df714c442640f1c4a908aabf}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+e}} \mbox{\hyperlink{group__ALT__I2C_gae7ca3bb5e96b3425588a975987407738}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+t}}
\item 
typedef struct \mbox{\hyperlink{structALT__I2C__MASTER__CONFIG__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}} \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}}
\item 
typedef struct \mbox{\hyperlink{structALT__I2C__SLAVE__CONFIG__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}} \mbox{\hyperlink{group__ALT__I2C_ga9c0d22378cb1d6eb0194ca424026081d}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__ALT__I2C_gab45046fdc6d7cbe49fc048f26fd88719}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a32e4340e6199326b4a0f40551418e837}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+N\+O\+NE}} = 0, 
\mbox{\hyperlink{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a7f39c16ecc9e2737eac47dc83af565d0}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+S\+T\+A\+RT}} = 1, 
\mbox{\hyperlink{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a6c8e61df90bd93935a0a6dfdd48e867a}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE}} = 2, 
\mbox{\hyperlink{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a277c5ca8aaa81a2e022183e783e36074}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+R\+E\+AD}} = 3, 
\newline
\mbox{\hyperlink{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a3a187f7a87ec845a0fc43cf1351a3e8d}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+W\+R\+I\+TE}} = 4
 \}
\item 
enum \mbox{\hyperlink{group__ALT__I2C_ga01201dba4856c4a6fcf418d24b5d809a}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+C\+T\+L\+R\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__I2C_gga01201dba4856c4a6fcf418d24b5d809aa64db0ab02d64998354a9891bcd8a9bc4}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+I2\+C0}} = (int)A\+L\+T\+\_\+\+I2\+C0\+\_\+\+O\+F\+ST, 
\mbox{\hyperlink{group__ALT__I2C_gga01201dba4856c4a6fcf418d24b5d809aa3bea8345403fdc1f2737f683d888139e}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+I2\+C1}} = (int)A\+L\+T\+\_\+\+I2\+C1\+\_\+\+O\+F\+ST, 
\mbox{\hyperlink{group__ALT__I2C_gga01201dba4856c4a6fcf418d24b5d809aa069eeb97c0a3db2c099536083f850266}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+I2\+C2}} = (int)A\+L\+T\+\_\+\+I2\+C2\+\_\+\+O\+F\+ST, 
\mbox{\hyperlink{group__ALT__I2C_gga01201dba4856c4a6fcf418d24b5d809aaf85010f83f4759bccddb39d35cfc855a}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+I2\+C3}} = (int)A\+L\+T\+\_\+\+I2\+C3\+\_\+\+O\+F\+ST
 \}
\item 
enum \mbox{\hyperlink{group__ALT__I2C_gacf173458ee847bebf75871c319aab2af}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__I2C_ggacf173458ee847bebf75871c319aab2afaa18ebb4c48e771eb6d6903223d308fa4}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE}} = A\+L\+T\+\_\+\+I2\+C\+\_\+\+C\+O\+N\+\_\+\+M\+S\+T\+\_\+\+M\+O\+D\+\_\+\+E\+\_\+\+D\+IS, 
\mbox{\hyperlink{group__ALT__I2C_ggacf173458ee847bebf75871c319aab2afae4ef988cfcd5b3e534395b11ad7b58cd}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+S\+T\+ER}} = A\+L\+T\+\_\+\+I2\+C\+\_\+\+C\+O\+N\+\_\+\+M\+S\+T\+\_\+\+M\+O\+D\+\_\+\+E\+\_\+\+EN
 \}
\item 
enum \mbox{\hyperlink{group__ALT__I2C_gad65b1b276561735ec5613ae1b1a000b7}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+P\+E\+E\+D\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__I2C_ggad65b1b276561735ec5613ae1b1a000b7a2e0a7aa944c0bafa0f02d474c672a6ab}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+N\+D\+A\+RD}} = A\+L\+T\+\_\+\+I2\+C\+\_\+\+C\+O\+N\+\_\+\+S\+P\+E\+E\+D\+\_\+\+E\+\_\+\+S\+T\+A\+N\+D\+A\+RD, 
\mbox{\hyperlink{group__ALT__I2C_ggad65b1b276561735ec5613ae1b1a000b7a2981a6ba7691f5c26d60a5aa00bf5466}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+P\+E\+E\+D\+\_\+\+F\+A\+ST}} = A\+L\+T\+\_\+\+I2\+C\+\_\+\+C\+O\+N\+\_\+\+S\+P\+E\+E\+D\+\_\+\+E\+\_\+\+F\+A\+ST
 \}
\item 
enum \mbox{\hyperlink{group__ALT__I2C_ga9f24389b4997825c99f8e6f8846be810}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__I2C_gga9f24389b4997825c99f8e6f8846be810accff0afaa6849f1f5c2bc688b78670db}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+7\+\_\+\+B\+IT}} = A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+A\+R\+\_\+\+I\+C\+\_\+10\+B\+I\+T\+A\+D\+D\+R\+\_\+\+M\+S\+T\+\_\+\+E\+\_\+\+S\+T\+A\+R\+T7, 
\mbox{\hyperlink{group__ALT__I2C_gga9f24389b4997825c99f8e6f8846be810a7130f74072ffa24078e96f184689b8f5}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+10\+\_\+\+B\+IT}} = A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+A\+R\+\_\+\+I\+C\+\_\+10\+B\+I\+T\+A\+D\+D\+R\+\_\+\+M\+S\+T\+\_\+\+E\+\_\+\+S\+T\+A\+R\+T10
 \}
\item 
enum \mbox{\hyperlink{group__ALT__I2C_ga229c6d995595615ca923ecc8b6490603}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a90ca29e2de258befcec4c4164232a1f1}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+U\+N\+D\+ER}} = 1UL $<$$<$ 0, 
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a22b0a9e0ff216b7cded5072d52987070}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+O\+V\+ER}} = 1UL $<$$<$ 1, 
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603afa25a14f2647196a6d94dfe7f9e9db79}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+F\+U\+LL}} = 1UL $<$$<$ 2, 
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a6f17bfac16b8a3b0fdd6702ce70a5434}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+O\+V\+ER}} = 1UL $<$$<$ 3, 
\newline
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a83021f8b43d450947fed8f4be8d8440e}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+E\+M\+P\+TY}} = 1UL $<$$<$ 4, 
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603ac2e6202cb8a0e9cf804a1f6ca0dbc6d1}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+D\+\_\+\+R\+EQ}} = 1UL $<$$<$ 5, 
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a10730c376d727e9a7d7597bb61c3c296}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+A\+B\+O\+RT}} = 1UL $<$$<$ 6, 
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603aa7e8235315c7d8adcceb16b35ef690a4}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+D\+O\+NE}} = 1UL $<$$<$ 7, 
\newline
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a06d34863df76363170b3a9f7f31facbd}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+A\+C\+T\+I\+V\+I\+TY}} = 1UL $<$$<$ 8, 
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603ad2390f0db52489a6975f2302ef0dbd70}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+S\+T\+O\+P\+\_\+\+D\+ET}} = 1UL $<$$<$ 9, 
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a0b6811cd6836045a64467646ecfc8a75}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+S\+T\+A\+R\+T\+\_\+\+D\+ET}} = 1UL $<$$<$ 10, 
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603ab1c1569f2060691e867c1a53ce578525}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+\_\+\+C\+A\+LL}} = 1UL $<$$<$ 11, 
\newline
\mbox{\hyperlink{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603ab87517d404a73d013623aadecf758a7e}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+\_\+\+A\+LL}} = 0x\+F\+FF
 \}
\item 
enum \mbox{\hyperlink{group__ALT__I2C_ga321dbe61df714c442640f1c4a908aabf}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfac605a53909853df1f2716fa4d39dc37e}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+7\+B\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+A\+CK}} = 1UL $<$$<$ 0, 
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa6447ffe2462fb7497d3c7f871aefc5da}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+10\+A\+D\+D\+R1\+\_\+\+N\+O\+A\+CK}} = 1UL $<$$<$ 1, 
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa0847428d94253dd2da2718bd8d1e9cd9}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+10\+A\+D\+D\+R2\+\_\+\+N\+O\+A\+CK}} = 1UL $<$$<$ 2, 
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa4e9b85d06d705de00829268fe9084c01}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+T\+X\+D\+A\+T\+A\+\_\+\+N\+O\+A\+CK}} = 1UL $<$$<$ 3, 
\newline
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfae95b4faeccbc6c553ce8349e91c78b1b}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+G\+C\+A\+L\+L\+\_\+\+N\+O\+A\+CK}} = 1UL $<$$<$ 4, 
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa300ccdfc227e05ebbdc13e13a4e6b10a}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+G\+C\+A\+L\+L\+\_\+\+RD}} = 1UL $<$$<$ 5, 
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa567f580663bb0c0b9578919177592bc9}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+H\+S\+\_\+\+A\+C\+K\+D\+ET}} = 1UL $<$$<$ 6, 
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfaa4ea377254b2ea42a730e51bc4b1120a}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+S\+B\+Y\+T\+E\+\_\+\+A\+C\+K\+D\+ET}} = 1UL $<$$<$ 7, 
\newline
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa4dc74fc90f82604a35070f3425b58489}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+H\+S\+\_\+\+N\+O\+R\+S\+T\+RT}} = 1UL $<$$<$ 8, 
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa8c1f72561a9fd7229a5ab74b9b88286e}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+S\+B\+Y\+T\+E\+\_\+\+N\+O\+R\+S\+T\+RT}} = 1UL $<$$<$ 9, 
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfafb17f88d06d808137c54de64568105d1}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+10\+B\+\_\+\+R\+D\+\_\+\+N\+O\+R\+S\+T\+RT}} = 1UL $<$$<$ 10, 
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa20e4fdecb895ba70c89c9909dff0a77c}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+M\+S\+T\+\_\+\+D\+IS}} = 1UL $<$$<$ 11, 
\newline
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa40a64d4ca3b52c6e7f91cdf273cd0e49}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+A\+R\+B\+\_\+\+L\+O\+ST}} = 1UL $<$$<$ 12, 
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfac0c26aa1362ddfc9cc0bac1c67cca2fe}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+S\+L\+V\+F\+L\+U\+S\+H\+\_\+\+T\+X\+F\+I\+FO}} = 1UL $<$$<$ 13, 
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa598fa279cf304f1ab3792ef9a17b4e01}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+S\+L\+V\+\_\+\+A\+R\+B\+L\+O\+ST}} = 1UL $<$$<$ 14, 
\mbox{\hyperlink{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa2614ceb1001e929a135764323c823992}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+S\+L\+V\+R\+D\+\_\+\+I\+N\+TX}} = 1UL $<$$<$ 15
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga6c4e543ed4ae5b99e8e2ff02eae463cc}{alt\+\_\+i2c\+\_\+init}} (const \mbox{\hyperlink{group__ALT__I2C_ga1db51a8ca7c78d287a620a1f894ba1c5}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+C\+T\+L\+R\+\_\+t}} \mbox{\hyperlink{structi2c}{i2c}}, \mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_gaeabf95833cc757c3ff6315c13194777d}{alt\+\_\+i2c\+\_\+reset}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_gae7cc51922c0e90eb3695c4757fb7eba3}{alt\+\_\+i2c\+\_\+uninit}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_gad16c19c9abacbfbe6f4501b0db490322}{alt\+\_\+i2c\+\_\+disable}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga60c931e6e918b963313fc729c5418289}{alt\+\_\+i2c\+\_\+enable}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga766698352e55a0abdf158be06c7faed1}{alt\+\_\+i2c\+\_\+is\+\_\+enabled}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga33fc9aa9f017d7ae7eb0779415e9d69f}{alt\+\_\+i2c\+\_\+master\+\_\+config\+\_\+get}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_gae1e81c86d394a6cc962598e3e32931d5}{alt\+\_\+i2c\+\_\+master\+\_\+config\+\_\+set}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, const \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga90d8a89d7b447bede11a9c1c79ea3b99}{alt\+\_\+i2c\+\_\+master\+\_\+config\+\_\+speed\+\_\+get}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, const \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg, uint32\+\_\+t $\ast$speed\+\_\+in\+\_\+hz)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_gab7a9d3d9d126cce421b7a9e0254b2a6e}{alt\+\_\+i2c\+\_\+master\+\_\+config\+\_\+speed\+\_\+set}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg, uint32\+\_\+t speed\+\_\+in\+\_\+hz)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga2db2575ff493909f71d05f9aa37848b6}{alt\+\_\+i2c\+\_\+slave\+\_\+config\+\_\+get}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, \mbox{\hyperlink{group__ALT__I2C_ga9c0d22378cb1d6eb0194ca424026081d}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_gaf11d526a49799f04d8f5336bce0dde18}{alt\+\_\+i2c\+\_\+slave\+\_\+config\+\_\+set}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, const \mbox{\hyperlink{group__ALT__I2C_ga9c0d22378cb1d6eb0194ca424026081d}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga422d03c04681a4c27b1894ffe133213c}{alt\+\_\+i2c\+\_\+op\+\_\+mode\+\_\+get}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, \mbox{\hyperlink{group__ALT__I2C_ga15e9cb79693e43e74075112b2aebe1e2}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+t}} $\ast$mode)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_gafc79f16589bc6e18cfa6841d316c8109}{alt\+\_\+i2c\+\_\+op\+\_\+mode\+\_\+set}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, const \mbox{\hyperlink{group__ALT__I2C_ga15e9cb79693e43e74075112b2aebe1e2}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+t}} mode)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga511834bf99afd6c808d4fdc593a40bde}{alt\+\_\+i2c\+\_\+is\+\_\+busy}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga4fef6676a5473f870bf441d29932239b}{alt\+\_\+i2c\+\_\+read}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, uint8\+\_\+t $\ast$val)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga22c701c3cecc56086156a0cde75277ef}{alt\+\_\+i2c\+\_\+write}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, const uint8\+\_\+t val)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_gaadba976480855d6b962cd0abbdb01c42}{alt\+\_\+i2c\+\_\+slave\+\_\+receive}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, uint8\+\_\+t $\ast$data)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga3137e57044cb1f6d1b8ce9b09baf61e3}{alt\+\_\+i2c\+\_\+slave\+\_\+transmit}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, const uint8\+\_\+t data)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga0328c19c0b8da8349533947b15ae291d}{alt\+\_\+i2c\+\_\+slave\+\_\+bulk\+\_\+transmit}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, const void $\ast$data, const size\+\_\+t \mbox{\hyperlink{sun4u_2tte_8h_a245260f6f74972558f61b85227df5aae}{size}})
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_gaa24c8832ba8eb5643a4455adfaf48b3c}{alt\+\_\+i2c\+\_\+master\+\_\+target\+\_\+get}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, uint32\+\_\+t $\ast$target\+\_\+addr)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga9069f423699fb1a1a7ba60ce524a8320}{alt\+\_\+i2c\+\_\+master\+\_\+target\+\_\+set}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, uint32\+\_\+t target\+\_\+addr)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga1dcffc4f158e9b5c4ddab03f75e1a393}{alt\+\_\+i2c\+\_\+master\+\_\+transmit}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, const void $\ast$data, const size\+\_\+t \mbox{\hyperlink{sun4u_2tte_8h_a245260f6f74972558f61b85227df5aae}{size}}, const bool issue\+\_\+restart, const bool issue\+\_\+stop)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_gab0663c3f923ca348dc16b5f4a4f96f9b}{alt\+\_\+i2c\+\_\+master\+\_\+receive}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, void $\ast$data, const size\+\_\+t \mbox{\hyperlink{sun4u_2tte_8h_a245260f6f74972558f61b85227df5aae}{size}}, const bool issue\+\_\+restart, const bool issue\+\_\+stop)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_gad3dbad0b53d35273f476b2c9c6284fae}{alt\+\_\+i2c\+\_\+issue\+\_\+read}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, const bool issue\+\_\+restart, const bool issue\+\_\+stop)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__I2C_ga25b161ac5d073c8f1ba5ad3bb822b951}{alt\+\_\+i2c\+\_\+issue\+\_\+write}} (\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}, const uint8\+\_\+t value, const bool issue\+\_\+restart, const bool issue\+\_\+stop)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This module defines an A\+PI for configuring and managing the H\+PS I2C controllers.

The I2C controller provides support for a communication link between integrated circuits on a board. It is a simple two-\/wire bus which consists of a serial data line (S\+DA) and a serial clock (S\+CL) for use in applications such as temperature sensors and voltage level translators to E\+E\+P\+R\+O\+Ms, A/D and D/A converters, C\+O\+D\+E\+Cs, and many types of microprocessors.

The Hard Processor System (H\+PS) provides four I2C controllers to enable system software to communicate serially with I2C buses. Each I2C controller can operate in master or slave mode, and support standard mode of up to 100 kilobits per second (Kbps) or fast mode of up to 400 Kbps. These I2C controllers are instances of the Synopsys Design\+Ware A\+PB I2C (D\+W\+\_\+apb\+\_\+i2c) controller.

N\+O\+TE\+: Each I2C controller must be programmed to operate in either master or slave mode only. Operating as a master and slave simultaneously is not supported.

Features of the I2C Controller\+:
\begin{DoxyItemize}
\item Support both 100 K\+Bps and 400 K\+Bps modes
\item One of the following I2C operations\+: master or slave
\item Support both 7-\/bit and 10-\/bit addressing modes
\item Mixed read and write combined-\/format transactions
\item Bulk transmit mode
\item D\+MA handshaking interface
\end{DoxyItemize}

For a complete details on the configuration and operation of I2C controller, consult the following references\+:
\begin{DoxyItemize}
\item {\itshape Cyclone V Device Handbook Volume 3\+: Hard Processor System Technical Reference Manual, Chapter 20. I2C Controller (cv\+\_\+54020-\/1.\+2)}
\item {\itshape Synopsys Design\+Ware D\+W\+\_\+apb\+\_\+i2c Databook D\+W\+\_\+apb\+\_\+i2c, Version 1.\+15a}
\item {\itshape The I2\+C-\/\+Bus Specification Version 2.\+1} 
\end{DoxyItemize}

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__ALT__I2C_gac5671984a2084fced59a4c2b55a80171}\label{group__ALT__I2C_gac5671984a2084fced59a4c2b55a80171}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_cfg\_to\_speed@{alt\_i2c\_cfg\_to\_speed}}
\index{alt\_i2c\_cfg\_to\_speed@{alt\_i2c\_cfg\_to\_speed}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_cfg\_to\_speed}{alt\_i2c\_cfg\_to\_speed}}
{\footnotesize\ttfamily \#define alt\+\_\+i2c\+\_\+cfg\+\_\+to\+\_\+speed(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}},  }\item[{}]{speed\+\_\+in\+\_\+hz,  }\item[{}]{cfg }\end{DoxyParamCaption})~\mbox{\hyperlink{group__ALT__I2C_ga90d8a89d7b447bede11a9c1c79ea3b99}{alt\+\_\+i2c\+\_\+master\+\_\+config\+\_\+speed\+\_\+get}}((\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}), (cfg), (speed\+\_\+in\+\_\+hz))}

Definition included for backwards compatibility. \mbox{\Hypertarget{group__ALT__I2C_ga00ab3f8d3299c796d4c3624db67e4f79}\label{group__ALT__I2C_ga00ab3f8d3299c796d4c3624db67e4f79}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_speed\_to\_cfg@{alt\_i2c\_speed\_to\_cfg}}
\index{alt\_i2c\_speed\_to\_cfg@{alt\_i2c\_speed\_to\_cfg}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_speed\_to\_cfg}{alt\_i2c\_speed\_to\_cfg}}
{\footnotesize\ttfamily \#define alt\+\_\+i2c\+\_\+speed\+\_\+to\+\_\+cfg(\begin{DoxyParamCaption}\item[{}]{\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}},  }\item[{}]{speed\+\_\+in\+\_\+hz,  }\item[{}]{cfg }\end{DoxyParamCaption})~\mbox{\hyperlink{group__ALT__I2C_gab7a9d3d9d126cce421b7a9e0254b2a6e}{alt\+\_\+i2c\+\_\+master\+\_\+config\+\_\+speed\+\_\+set}}((\mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}), (cfg), (speed\+\_\+in\+\_\+hz))}

Definition included for backwards compatibility. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__ALT__I2C_gacaf56449440abffe69a7941f24f9bf5b}\label{group__ALT__I2C_gacaf56449440abffe69a7941f24f9bf5b}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_ADDR\_MODE\_t@{ALT\_I2C\_ADDR\_MODE\_t}}
\index{ALT\_I2C\_ADDR\_MODE\_t@{ALT\_I2C\_ADDR\_MODE\_t}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_ADDR\_MODE\_t}{ALT\_I2C\_ADDR\_MODE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__I2C_ga9f24389b4997825c99f8e6f8846be810}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+e}}  \mbox{\hyperlink{group__ALT__I2C_gacaf56449440abffe69a7941f24f9bf5b}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+t}}}

This type enumerates the two addressing modes formats supported by the I2C controller.

The I2C controller does not support mixed address format -\/ that is, a 7-\/bit address transaction followed by a 10-\/bit address transaction or vice versa -\/ combined format transactions. \mbox{\Hypertarget{group__ALT__I2C_ga1db51a8ca7c78d287a620a1f894ba1c5}\label{group__ALT__I2C_ga1db51a8ca7c78d287a620a1f894ba1c5}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_CTLR\_t@{ALT\_I2C\_CTLR\_t}}
\index{ALT\_I2C\_CTLR\_t@{ALT\_I2C\_CTLR\_t}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_CTLR\_t}{ALT\_I2C\_CTLR\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__I2C_ga01201dba4856c4a6fcf418d24b5d809a}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+C\+T\+L\+R\+\_\+e}}  \mbox{\hyperlink{group__ALT__I2C_ga1db51a8ca7c78d287a620a1f894ba1c5}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+C\+T\+L\+R\+\_\+t}}}

This type enumerates the H\+PS I2C controller instances. \mbox{\Hypertarget{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}\label{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_MASTER\_CONFIG\_t@{ALT\_I2C\_MASTER\_CONFIG\_t}}
\index{ALT\_I2C\_MASTER\_CONFIG\_t@{ALT\_I2C\_MASTER\_CONFIG\_t}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_MASTER\_CONFIG\_t}{ALT\_I2C\_MASTER\_CONFIG\_t}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{structALT__I2C__MASTER__CONFIG__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}}  \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}}}

This type defines a structure for configuration of the S\+CL high and low counts to ensure proper I/O timing with the device interface.

The S\+CL count values are only relevant if the I2C controller is enabled to as an I2C master. The S\+CL count values are ignored when the I2C controller is enabled as an I2C slave.

See\+: Clock Frequency Configuration section of {\itshape Chapter 20. I2C Controller} in the {\itshape Cyclone V Device Handbook Volume 3\+: Hard Processor System Technical Reference Manual} for a complete discussion of calculation of the proper S\+CL clock high and low times. \mbox{\Hypertarget{group__ALT__I2C_ga15e9cb79693e43e74075112b2aebe1e2}\label{group__ALT__I2C_ga15e9cb79693e43e74075112b2aebe1e2}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_MODE\_t@{ALT\_I2C\_MODE\_t}}
\index{ALT\_I2C\_MODE\_t@{ALT\_I2C\_MODE\_t}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_MODE\_t}{ALT\_I2C\_MODE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__I2C_gacf173458ee847bebf75871c319aab2af}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+e}}  \mbox{\hyperlink{group__ALT__I2C_ga15e9cb79693e43e74075112b2aebe1e2}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+t}}}

This type enumerates the modes that the I2C controller may operate in.

N\+O\+TE\+: Each I2C controller must be programmed to operate in either master or slave mode only. Operating as a master and slave simultaneously is not supported. \mbox{\Hypertarget{group__ALT__I2C_ga9c0d22378cb1d6eb0194ca424026081d}\label{group__ALT__I2C_ga9c0d22378cb1d6eb0194ca424026081d}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_SLAVE\_CONFIG\_t@{ALT\_I2C\_SLAVE\_CONFIG\_t}}
\index{ALT\_I2C\_SLAVE\_CONFIG\_t@{ALT\_I2C\_SLAVE\_CONFIG\_t}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_SLAVE\_CONFIG\_t}{ALT\_I2C\_SLAVE\_CONFIG\_t}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{structALT__I2C__SLAVE__CONFIG__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}}  \mbox{\hyperlink{group__ALT__I2C_ga9c0d22378cb1d6eb0194ca424026081d}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}}}

This type defines a structure for configuration of the I2C controller when it is operating in slave mode. \mbox{\Hypertarget{group__ALT__I2C_ga1601b0e27fb2a82170d10b4f6bdedbf6}\label{group__ALT__I2C_ga1601b0e27fb2a82170d10b4f6bdedbf6}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_SPEED\_t@{ALT\_I2C\_SPEED\_t}}
\index{ALT\_I2C\_SPEED\_t@{ALT\_I2C\_SPEED\_t}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_SPEED\_t}{ALT\_I2C\_SPEED\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__I2C_gad65b1b276561735ec5613ae1b1a000b7}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+P\+E\+E\+D\+\_\+e}}  \mbox{\hyperlink{group__ALT__I2C_ga1601b0e27fb2a82170d10b4f6bdedbf6}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+P\+E\+E\+D\+\_\+t}}}

This type enumerates the I2C controller operational speed modes.

The I2C controller can operate in standard mode (with data rates 0 to 100 Kbps) or fast mode (with data rates less than or equal to 400 Kbps). Additionally, fast mode devices are downward compatible. For instance, fast mode devices can communicate with standard mode devices in 0 to 100 Kbps I2C bus system. However, standard mode devices are not upward compatible and should not be incorporated in a fast-\/mode I2C bus system as they cannot follow the higher transfer rate and therefore unpredictable states would occur.

This setting is relevant only if one is operating the I2C in master mode. \mbox{\Hypertarget{group__ALT__I2C_gaff6fbc8f47536dd27035588f0ea138fe}\label{group__ALT__I2C_gaff6fbc8f47536dd27035588f0ea138fe}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_t@{ALT\_I2C\_STATUS\_t}}
\index{ALT\_I2C\_STATUS\_t@{ALT\_I2C\_STATUS\_t}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_STATUS\_t}{ALT\_I2C\_STATUS\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__I2C_ga229c6d995595615ca923ecc8b6490603}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}}  \mbox{\hyperlink{group__ALT__I2C_gaff6fbc8f47536dd27035588f0ea138fe}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+t}}}

This type enumerates interrupt status conditions for the I2C controller. \mbox{\Hypertarget{group__ALT__I2C_gab9525a902b2ee7ce1ffa4b8f99b75f42}\label{group__ALT__I2C_gab9525a902b2ee7ce1ffa4b8f99b75f42}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TRANSFER\_TYPE\_t@{ALT\_I2C\_TRANSFER\_TYPE\_t}}
\index{ALT\_I2C\_TRANSFER\_TYPE\_t@{ALT\_I2C\_TRANSFER\_TYPE\_t}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_TRANSFER\_TYPE\_t}{ALT\_I2C\_TRANSFER\_TYPE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__I2C_gab45046fdc6d7cbe49fc048f26fd88719}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+e}}
 \mbox{\hyperlink{group__ALT__I2C_gab9525a902b2ee7ce1ffa4b8f99b75f42}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+t}}}

This type definition enumerates the operational state of I2C by transfer operation. \mbox{\Hypertarget{group__ALT__I2C_gae7ca3bb5e96b3425588a975987407738}\label{group__ALT__I2C_gae7ca3bb5e96b3425588a975987407738}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_t@{ALT\_I2C\_TX\_ABORT\_CAUSE\_t}}
\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_t@{ALT\_I2C\_TX\_ABORT\_CAUSE\_t}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_TX\_ABORT\_CAUSE\_t}{ALT\_I2C\_TX\_ABORT\_CAUSE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__I2C_ga321dbe61df714c442640f1c4a908aabf}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+e}}  \mbox{\hyperlink{group__ALT__I2C_gae7ca3bb5e96b3425588a975987407738}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+t}}}

This type enumerates the source causes of a A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+A\+B\+O\+RT condition.

The active A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+t source conditions are cleared when \mbox{\hyperlink{group__ALT__I2C__INT_gae00500b27051a82ff75905e777f0e1c8}{alt\+\_\+i2c\+\_\+int\+\_\+clear()}} with is called A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+A\+B\+O\+RT in the mask or \mbox{\hyperlink{group__ALT__I2C__INT_gae00500b27051a82ff75905e777f0e1c8}{alt\+\_\+i2c\+\_\+int\+\_\+clear()}} is called with A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+A\+LL in the mask. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__ALT__I2C_ga9f24389b4997825c99f8e6f8846be810}\label{group__ALT__I2C_ga9f24389b4997825c99f8e6f8846be810}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_ADDR\_MODE\_e@{ALT\_I2C\_ADDR\_MODE\_e}}
\index{ALT\_I2C\_ADDR\_MODE\_e@{ALT\_I2C\_ADDR\_MODE\_e}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_ADDR\_MODE\_e}{ALT\_I2C\_ADDR\_MODE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__I2C_ga9f24389b4997825c99f8e6f8846be810}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+e}}}

This type enumerates the two addressing modes formats supported by the I2C controller.

The I2C controller does not support mixed address format -\/ that is, a 7-\/bit address transaction followed by a 10-\/bit address transaction or vice versa -\/ combined format transactions. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_ADDR\_MODE\_7\_BIT@{ALT\_I2C\_ADDR\_MODE\_7\_BIT}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_ADDR\_MODE\_7\_BIT@{ALT\_I2C\_ADDR\_MODE\_7\_BIT}}}\mbox{\Hypertarget{group__ALT__I2C_gga9f24389b4997825c99f8e6f8846be810accff0afaa6849f1f5c2bc688b78670db}\label{group__ALT__I2C_gga9f24389b4997825c99f8e6f8846be810accff0afaa6849f1f5c2bc688b78670db}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+7\+\_\+\+B\+IT&7-\/Bit Address Format \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_ADDR\_MODE\_10\_BIT@{ALT\_I2C\_ADDR\_MODE\_10\_BIT}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_ADDR\_MODE\_10\_BIT@{ALT\_I2C\_ADDR\_MODE\_10\_BIT}}}\mbox{\Hypertarget{group__ALT__I2C_gga9f24389b4997825c99f8e6f8846be810a7130f74072ffa24078e96f184689b8f5}\label{group__ALT__I2C_gga9f24389b4997825c99f8e6f8846be810a7130f74072ffa24078e96f184689b8f5}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+A\+D\+D\+R\+\_\+\+M\+O\+D\+E\+\_\+10\+\_\+\+B\+IT&10-\/Bit Address Format \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__I2C_ga01201dba4856c4a6fcf418d24b5d809a}\label{group__ALT__I2C_ga01201dba4856c4a6fcf418d24b5d809a}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_CTLR\_e@{ALT\_I2C\_CTLR\_e}}
\index{ALT\_I2C\_CTLR\_e@{ALT\_I2C\_CTLR\_e}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_CTLR\_e}{ALT\_I2C\_CTLR\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__I2C_ga01201dba4856c4a6fcf418d24b5d809a}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+C\+T\+L\+R\+\_\+e}}}

This type enumerates the H\+PS I2C controller instances. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_I2C0@{ALT\_I2C\_I2C0}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_I2C0@{ALT\_I2C\_I2C0}}}\mbox{\Hypertarget{group__ALT__I2C_gga01201dba4856c4a6fcf418d24b5d809aa64db0ab02d64998354a9891bcd8a9bc4}\label{group__ALT__I2C_gga01201dba4856c4a6fcf418d24b5d809aa64db0ab02d64998354a9891bcd8a9bc4}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+I2\+C0&I2\+C0 instance. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_I2C1@{ALT\_I2C\_I2C1}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_I2C1@{ALT\_I2C\_I2C1}}}\mbox{\Hypertarget{group__ALT__I2C_gga01201dba4856c4a6fcf418d24b5d809aa3bea8345403fdc1f2737f683d888139e}\label{group__ALT__I2C_gga01201dba4856c4a6fcf418d24b5d809aa3bea8345403fdc1f2737f683d888139e}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+I2\+C1&I2\+C1 instance. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_I2C2@{ALT\_I2C\_I2C2}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_I2C2@{ALT\_I2C\_I2C2}}}\mbox{\Hypertarget{group__ALT__I2C_gga01201dba4856c4a6fcf418d24b5d809aa069eeb97c0a3db2c099536083f850266}\label{group__ALT__I2C_gga01201dba4856c4a6fcf418d24b5d809aa069eeb97c0a3db2c099536083f850266}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+I2\+C2&I2\+C2 instance. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_I2C3@{ALT\_I2C\_I2C3}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_I2C3@{ALT\_I2C\_I2C3}}}\mbox{\Hypertarget{group__ALT__I2C_gga01201dba4856c4a6fcf418d24b5d809aaf85010f83f4759bccddb39d35cfc855a}\label{group__ALT__I2C_gga01201dba4856c4a6fcf418d24b5d809aaf85010f83f4759bccddb39d35cfc855a}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+I2\+C3&I2\+C3 instance. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__I2C_gacf173458ee847bebf75871c319aab2af}\label{group__ALT__I2C_gacf173458ee847bebf75871c319aab2af}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_MODE\_e@{ALT\_I2C\_MODE\_e}}
\index{ALT\_I2C\_MODE\_e@{ALT\_I2C\_MODE\_e}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_MODE\_e}{ALT\_I2C\_MODE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__I2C_gacf173458ee847bebf75871c319aab2af}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+e}}}

This type enumerates the modes that the I2C controller may operate in.

N\+O\+TE\+: Each I2C controller must be programmed to operate in either master or slave mode only. Operating as a master and slave simultaneously is not supported. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_MODE\_SLAVE@{ALT\_I2C\_MODE\_SLAVE}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_MODE\_SLAVE@{ALT\_I2C\_MODE\_SLAVE}}}\mbox{\Hypertarget{group__ALT__I2C_ggacf173458ee847bebf75871c319aab2afaa18ebb4c48e771eb6d6903223d308fa4}\label{group__ALT__I2C_ggacf173458ee847bebf75871c319aab2afaa18ebb4c48e771eb6d6903223d308fa4}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+\+S\+L\+A\+VE&Slave Mode \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_MODE\_MASTER@{ALT\_I2C\_MODE\_MASTER}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_MODE\_MASTER@{ALT\_I2C\_MODE\_MASTER}}}\mbox{\Hypertarget{group__ALT__I2C_ggacf173458ee847bebf75871c319aab2afae4ef988cfcd5b3e534395b11ad7b58cd}\label{group__ALT__I2C_ggacf173458ee847bebf75871c319aab2afae4ef988cfcd5b3e534395b11ad7b58cd}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+\+M\+A\+S\+T\+ER&Master Mode \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__I2C_gad65b1b276561735ec5613ae1b1a000b7}\label{group__ALT__I2C_gad65b1b276561735ec5613ae1b1a000b7}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_SPEED\_e@{ALT\_I2C\_SPEED\_e}}
\index{ALT\_I2C\_SPEED\_e@{ALT\_I2C\_SPEED\_e}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_SPEED\_e}{ALT\_I2C\_SPEED\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__I2C_gad65b1b276561735ec5613ae1b1a000b7}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+P\+E\+E\+D\+\_\+e}}}

This type enumerates the I2C controller operational speed modes.

The I2C controller can operate in standard mode (with data rates 0 to 100 Kbps) or fast mode (with data rates less than or equal to 400 Kbps). Additionally, fast mode devices are downward compatible. For instance, fast mode devices can communicate with standard mode devices in 0 to 100 Kbps I2C bus system. However, standard mode devices are not upward compatible and should not be incorporated in a fast-\/mode I2C bus system as they cannot follow the higher transfer rate and therefore unpredictable states would occur.

This setting is relevant only if one is operating the I2C in master mode. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_SPEED\_STANDARD@{ALT\_I2C\_SPEED\_STANDARD}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_SPEED\_STANDARD@{ALT\_I2C\_SPEED\_STANDARD}}}\mbox{\Hypertarget{group__ALT__I2C_ggad65b1b276561735ec5613ae1b1a000b7a2e0a7aa944c0bafa0f02d474c672a6ab}\label{group__ALT__I2C_ggad65b1b276561735ec5613ae1b1a000b7a2e0a7aa944c0bafa0f02d474c672a6ab}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+P\+E\+E\+D\+\_\+\+S\+T\+A\+N\+D\+A\+RD&Standard mode (0 to 100 Kbps) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_SPEED\_FAST@{ALT\_I2C\_SPEED\_FAST}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_SPEED\_FAST@{ALT\_I2C\_SPEED\_FAST}}}\mbox{\Hypertarget{group__ALT__I2C_ggad65b1b276561735ec5613ae1b1a000b7a2981a6ba7691f5c26d60a5aa00bf5466}\label{group__ALT__I2C_ggad65b1b276561735ec5613ae1b1a000b7a2981a6ba7691f5c26d60a5aa00bf5466}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+P\+E\+E\+D\+\_\+\+F\+A\+ST&Fast mode ($<$= 400 Kbps) \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__I2C_ga229c6d995595615ca923ecc8b6490603}\label{group__ALT__I2C_ga229c6d995595615ca923ecc8b6490603}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_e@{ALT\_I2C\_STATUS\_e}}
\index{ALT\_I2C\_STATUS\_e@{ALT\_I2C\_STATUS\_e}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_STATUS\_e}{ALT\_I2C\_STATUS\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__I2C_ga229c6d995595615ca923ecc8b6490603}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+e}}}

This type enumerates interrupt status conditions for the I2C controller. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_RX\_UNDER@{ALT\_I2C\_STATUS\_RX\_UNDER}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_RX\_UNDER@{ALT\_I2C\_STATUS\_RX\_UNDER}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a90ca29e2de258befcec4c4164232a1f1}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a90ca29e2de258befcec4c4164232a1f1}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+U\+N\+D\+ER&Set if the processor attempts to read the receive buffer when it is empty. If the I2C controller is disabled, this status keeps maintains its state until the master or slave state machines go into idle, then this interrupt is cleared. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_RX\_OVER@{ALT\_I2C\_STATUS\_RX\_OVER}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_RX\_OVER@{ALT\_I2C\_STATUS\_RX\_OVER}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a22b0a9e0ff216b7cded5072d52987070}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a22b0a9e0ff216b7cded5072d52987070}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+O\+V\+ER&Set if the receive buffer is completely filled to capacity and an additional byte is received from an external I2C device. The I2C controller acknowledges this, but any data bytes received after the F\+I\+FO is full are discarded. If the I2C controller is disabled, this status maintains its statue until the master or slave state machines go into idle, then this interrupt is cleared. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_RX\_FULL@{ALT\_I2C\_STATUS\_RX\_FULL}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_RX\_FULL@{ALT\_I2C\_STATUS\_RX\_FULL}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603afa25a14f2647196a6d94dfe7f9e9db79}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603afa25a14f2647196a6d94dfe7f9e9db79}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+F\+U\+LL&Set when the receive buffer reaches or goes above the R\+X\+\_\+\+TL threshold. It is automatically cleared by hardware when buffer level goes below the threshold. If the I2C controller is disabled, the RX F\+I\+FO is flushed and held in reset; therefore the RX F\+I\+FO is not full. So this bit is cleared once the I2C controller is disabled, regardless of the activity that continues. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_TX\_OVER@{ALT\_I2C\_STATUS\_TX\_OVER}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_TX\_OVER@{ALT\_I2C\_STATUS\_TX\_OVER}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a6f17bfac16b8a3b0fdd6702ce70a5434}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a6f17bfac16b8a3b0fdd6702ce70a5434}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+O\+V\+ER&Set during transmit if the transmit buffer is filled to capacity and the processor attempts to issue another I2C command. When the I2C controller is disabled, this bit maintains its state until the master or slave state machines go into idle, then this interrupt is cleared. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_TX\_EMPTY@{ALT\_I2C\_STATUS\_TX\_EMPTY}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_TX\_EMPTY@{ALT\_I2C\_STATUS\_TX\_EMPTY}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a83021f8b43d450947fed8f4be8d8440e}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a83021f8b43d450947fed8f4be8d8440e}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+E\+M\+P\+TY&This bit is set to 1 when the transmit buffer is at or below the configured threshold value. It is automatically cleared by hardware when the buffer level goes above the threshold. When the I2C controller is disabled, the TX F\+I\+FO is flushed and held in reset. The TX F\+I\+FO appears as if it has no data in it, so this bit is set to 1, provided there is activity in the master or slave state machines. When there is no longer activity, then this bit is set to 0. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_RD\_REQ@{ALT\_I2C\_STATUS\_RD\_REQ}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_RD\_REQ@{ALT\_I2C\_STATUS\_RD\_REQ}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603ac2e6202cb8a0e9cf804a1f6ca0dbc6d1}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603ac2e6202cb8a0e9cf804a1f6ca0dbc6d1}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+D\+\_\+\+R\+EQ&This bit is set to 1 when I2C is acting as a slave and another I2C master is attempting to read data from the I2C. The I2C holds the bus in a wait state until this interrupt is serviced, which means that the slave has been addressed by a remote master that is asking for data to be transferred. The processor must respond to this interrupt and then write the requested data. This bit is set to 0 just after the processor by calling \mbox{\hyperlink{group__ALT__I2C__INT_gae00500b27051a82ff75905e777f0e1c8}{alt\+\_\+i2c\+\_\+int\+\_\+clear()}} with A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+D\+\_\+\+R\+EQ in the mask.. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_TX\_ABORT@{ALT\_I2C\_STATUS\_TX\_ABORT}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_TX\_ABORT@{ALT\_I2C\_STATUS\_TX\_ABORT}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a10730c376d727e9a7d7597bb61c3c296}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a10730c376d727e9a7d7597bb61c3c296}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+A\+B\+O\+RT&This bit indicates if I2C, as an I2C transmitter, is unable to complete the intended actions on the contents of the transmit F\+I\+FO. This situation can occur both as an I2C master or an I2C slave, and is referred to as a \textquotesingle{}transmit abort\textquotesingle{}. When this bit is set to 1, the I\+C\+\_\+\+T\+X\+\_\+\+A\+B\+R\+T\+\_\+\+S\+O\+U\+R\+CE register indicates the reason why the transmit abort takes places.

N\+O\+TE\+: The I2C flushes/resets/empties the TX F\+I\+FO whenever this bit is set. The TX F\+I\+FO remains in this flushed state until the register \mbox{\hyperlink{group__ALT__I2C__INT_gae00500b27051a82ff75905e777f0e1c8}{alt\+\_\+i2c\+\_\+int\+\_\+clear()}} with A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+A\+B\+O\+RT in the mask is called. Once this happens, the TX F\+I\+FO is then ready to accept more data bytes from the A\+PB interface. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_RX\_DONE@{ALT\_I2C\_STATUS\_RX\_DONE}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_RX\_DONE@{ALT\_I2C\_STATUS\_RX\_DONE}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603aa7e8235315c7d8adcceb16b35ef690a4}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603aa7e8235315c7d8adcceb16b35ef690a4}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+R\+X\+\_\+\+D\+O\+NE&When the I2C is acting as a slave-\/transmitter, this bit is set to 1 if the master does not acknowledge a transmitted byte. This occurs on the last byte of the transmission, indicating that the transmission is done. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_ACTIVITY@{ALT\_I2C\_STATUS\_ACTIVITY}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_ACTIVITY@{ALT\_I2C\_STATUS\_ACTIVITY}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a06d34863df76363170b3a9f7f31facbd}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a06d34863df76363170b3a9f7f31facbd}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+A\+C\+T\+I\+V\+I\+TY&This bit captures I2C activity and stays set until it is cleared. There are four ways to clear it\+:
\begin{DoxyItemize}
\item Disabling the I2C controller
\item Calling \mbox{\hyperlink{group__ALT__I2C__INT_gae00500b27051a82ff75905e777f0e1c8}{alt\+\_\+i2c\+\_\+int\+\_\+clear()}} with A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+A\+C\+T\+I\+V\+I\+TY in the mask.
\item Calling \mbox{\hyperlink{group__ALT__I2C__INT_gae00500b27051a82ff75905e777f0e1c8}{alt\+\_\+i2c\+\_\+int\+\_\+clear()}} with A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+A\+LL in the mask.
\item System reset
\end{DoxyItemize}

Once this bit is set, it stays set unless one of the four methods is used to clear it. Even if the I2C module is idle, this bit remains set until cleared, indicating that there was activity on the bus. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_STOP\_DET@{ALT\_I2C\_STATUS\_STOP\_DET}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_STOP\_DET@{ALT\_I2C\_STATUS\_STOP\_DET}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603ad2390f0db52489a6975f2302ef0dbd70}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603ad2390f0db52489a6975f2302ef0dbd70}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+S\+T\+O\+P\+\_\+\+D\+ET&Indicates whether a S\+T\+OP condition has occurred on the I2C interface regardless of whether I2C is operating in slave or master mode. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_START\_DET@{ALT\_I2C\_STATUS\_START\_DET}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_START\_DET@{ALT\_I2C\_STATUS\_START\_DET}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a0b6811cd6836045a64467646ecfc8a75}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603a0b6811cd6836045a64467646ecfc8a75}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+S\+T\+A\+R\+T\+\_\+\+D\+ET&Indicates whether a S\+T\+A\+RT or R\+E\+S\+T\+A\+RT condition has occurred on the I2C interface regardless of whether I2C is operating in slave or master mode. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_INT\_CALL@{ALT\_I2C\_STATUS\_INT\_CALL}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_INT\_CALL@{ALT\_I2C\_STATUS\_INT\_CALL}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603ab1c1569f2060691e867c1a53ce578525}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603ab1c1569f2060691e867c1a53ce578525}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+\_\+\+C\+A\+LL&Set only when a General Call address is received and it is acknowledged. It stays set until it is cleared either by disabling I2C or when \mbox{\hyperlink{group__ALT__I2C__INT_gae00500b27051a82ff75905e777f0e1c8}{alt\+\_\+i2c\+\_\+int\+\_\+clear()}} with A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+A\+LL in the mask is called. I2C stores the received data in the Rx buffer. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_STATUS\_INT\_ALL@{ALT\_I2C\_STATUS\_INT\_ALL}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_STATUS\_INT\_ALL@{ALT\_I2C\_STATUS\_INT\_ALL}}}\mbox{\Hypertarget{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603ab87517d404a73d013623aadecf758a7e}\label{group__ALT__I2C_gga229c6d995595615ca923ecc8b6490603ab87517d404a73d013623aadecf758a7e}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+\_\+\+A\+LL&All Combined and Individual Interrupts. This enumeration value can be used to clear, disable, and enable the combined interrupt and all individual interrupt status conditions. As a side effect, when passed to \mbox{\hyperlink{group__ALT__I2C__INT_gae00500b27051a82ff75905e777f0e1c8}{alt\+\_\+i2c\+\_\+int\+\_\+clear()}}, clears the source causes (\mbox{\hyperlink{group__ALT__I2C_gae7ca3bb5e96b3425588a975987407738}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+t}}) of the A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+A\+B\+O\+RT condition. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__I2C_gab45046fdc6d7cbe49fc048f26fd88719}\label{group__ALT__I2C_gab45046fdc6d7cbe49fc048f26fd88719}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TRANSFER\_TYPE\_e@{ALT\_I2C\_TRANSFER\_TYPE\_e}}
\index{ALT\_I2C\_TRANSFER\_TYPE\_e@{ALT\_I2C\_TRANSFER\_TYPE\_e}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_TRANSFER\_TYPE\_e}{ALT\_I2C\_TRANSFER\_TYPE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__I2C_gab45046fdc6d7cbe49fc048f26fd88719}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+T\+Y\+P\+E\+\_\+e}}}

This type definition enumerates the operational state of I2C by transfer operation. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TRANSFER\_NONE@{ALT\_I2C\_TRANSFER\_NONE}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TRANSFER\_NONE@{ALT\_I2C\_TRANSFER\_NONE}}}\mbox{\Hypertarget{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a32e4340e6199326b4a0f40551418e837}\label{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a32e4340e6199326b4a0f40551418e837}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+N\+O\+NE&No transfer operation \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TRANSFER\_START@{ALT\_I2C\_TRANSFER\_START}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TRANSFER\_START@{ALT\_I2C\_TRANSFER\_START}}}\mbox{\Hypertarget{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a7f39c16ecc9e2737eac47dc83af565d0}\label{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a7f39c16ecc9e2737eac47dc83af565d0}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+S\+T\+A\+RT&Start detect \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TRANSFER\_COMPLETE@{ALT\_I2C\_TRANSFER\_COMPLETE}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TRANSFER\_COMPLETE@{ALT\_I2C\_TRANSFER\_COMPLETE}}}\mbox{\Hypertarget{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a6c8e61df90bd93935a0a6dfdd48e867a}\label{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a6c8e61df90bd93935a0a6dfdd48e867a}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+C\+O\+M\+P\+L\+E\+TE&All operations done \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TRANSFER\_READ@{ALT\_I2C\_TRANSFER\_READ}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TRANSFER\_READ@{ALT\_I2C\_TRANSFER\_READ}}}\mbox{\Hypertarget{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a277c5ca8aaa81a2e022183e783e36074}\label{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a277c5ca8aaa81a2e022183e783e36074}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+R\+E\+AD&Read operation is active \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TRANSFER\_WRITE@{ALT\_I2C\_TRANSFER\_WRITE}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TRANSFER\_WRITE@{ALT\_I2C\_TRANSFER\_WRITE}}}\mbox{\Hypertarget{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a3a187f7a87ec845a0fc43cf1351a3e8d}\label{group__ALT__I2C_ggab45046fdc6d7cbe49fc048f26fd88719a3a187f7a87ec845a0fc43cf1351a3e8d}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+W\+R\+I\+TE&Write operation is active \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__I2C_ga321dbe61df714c442640f1c4a908aabf}\label{group__ALT__I2C_ga321dbe61df714c442640f1c4a908aabf}} 
\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_e@{ALT\_I2C\_TX\_ABORT\_CAUSE\_e}}
\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_e@{ALT\_I2C\_TX\_ABORT\_CAUSE\_e}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{ALT\_I2C\_TX\_ABORT\_CAUSE\_e}{ALT\_I2C\_TX\_ABORT\_CAUSE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__I2C_ga321dbe61df714c442640f1c4a908aabf}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+e}}}

This type enumerates the source causes of a A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+A\+B\+O\+RT condition.

The active A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+t source conditions are cleared when \mbox{\hyperlink{group__ALT__I2C__INT_gae00500b27051a82ff75905e777f0e1c8}{alt\+\_\+i2c\+\_\+int\+\_\+clear()}} with is called A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+T\+X\+\_\+\+A\+B\+O\+RT in the mask or \mbox{\hyperlink{group__ALT__I2C__INT_gae00500b27051a82ff75905e777f0e1c8}{alt\+\_\+i2c\+\_\+int\+\_\+clear()}} is called with A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+A\+LL in the mask. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_7B\_ADDR\_NOACK@{ALT\_I2C\_TX\_ABORT\_CAUSE\_7B\_ADDR\_NOACK}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_7B\_ADDR\_NOACK@{ALT\_I2C\_TX\_ABORT\_CAUSE\_7B\_ADDR\_NOACK}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfac605a53909853df1f2716fa4d39dc37e}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfac605a53909853df1f2716fa4d39dc37e}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+7\+B\+\_\+\+A\+D\+D\+R\+\_\+\+N\+O\+A\+CK&Master Abort 7 Bit Address -\/ If set (1), Master is in 7-\/bit addressing mode and the address sent was not acknowledged by any slave.

Role of I2C\+: Master-\/\+Transmitter or Master-\/\+Receiver \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_10ADDR1\_NOACK@{ALT\_I2C\_TX\_ABORT\_CAUSE\_10ADDR1\_NOACK}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_10ADDR1\_NOACK@{ALT\_I2C\_TX\_ABORT\_CAUSE\_10ADDR1\_NOACK}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa6447ffe2462fb7497d3c7f871aefc5da}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa6447ffe2462fb7497d3c7f871aefc5da}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+10\+A\+D\+D\+R1\+\_\+\+N\+O\+A\+CK&Master Abort 10 Bit Address Byte 1 -\/ If set (1), Master is in 10-\/bit address mode and the first 10-\/bit address byte was not acknowledged by any slave.

Role of I2C\+: Master-\/\+Transmitter or Master-\/\+Receiver \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_10ADDR2\_NOACK@{ALT\_I2C\_TX\_ABORT\_CAUSE\_10ADDR2\_NOACK}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_10ADDR2\_NOACK@{ALT\_I2C\_TX\_ABORT\_CAUSE\_10ADDR2\_NOACK}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa0847428d94253dd2da2718bd8d1e9cd9}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa0847428d94253dd2da2718bd8d1e9cd9}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+10\+A\+D\+D\+R2\+\_\+\+N\+O\+A\+CK&Master Abort 10 Bit Address Byte 2 -\/ If set (1), Master is in 10-\/bit address mode and the second address byte of the 10-\/bit address was not acknowledged by any slave

Role of I2C\+: Master-\/\+Transmitter or Master-\/\+Receiver \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_TXDATA\_NOACK@{ALT\_I2C\_TX\_ABORT\_CAUSE\_TXDATA\_NOACK}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_TXDATA\_NOACK@{ALT\_I2C\_TX\_ABORT\_CAUSE\_TXDATA\_NOACK}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa4e9b85d06d705de00829268fe9084c01}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa4e9b85d06d705de00829268fe9084c01}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+T\+X\+D\+A\+T\+A\+\_\+\+N\+O\+A\+CK&Master Abort TX N\+O\+A\+CK Bit -\/ If set (1), Master has received an acknowledgement for the address, but when it sent data byte(s) following the address, it did not receive an acknowledge from the remote slave(s). This is a master-\/mode only bit.

Role of I2C\+: Master-\/\+Transmitter. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_GCALL\_NOACK@{ALT\_I2C\_TX\_ABORT\_CAUSE\_GCALL\_NOACK}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_GCALL\_NOACK@{ALT\_I2C\_TX\_ABORT\_CAUSE\_GCALL\_NOACK}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfae95b4faeccbc6c553ce8349e91c78b1b}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfae95b4faeccbc6c553ce8349e91c78b1b}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+G\+C\+A\+L\+L\+\_\+\+N\+O\+A\+CK&Master Abort GC Noack Bit -\/ If set (1), I2C controller in master mode sent a General Call and no slave on the bus acknowledged the General Call.

Role of I2C\+: Master-\/\+Transmitter. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_GCALL\_RD@{ALT\_I2C\_TX\_ABORT\_CAUSE\_GCALL\_RD}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_GCALL\_RD@{ALT\_I2C\_TX\_ABORT\_CAUSE\_GCALL\_RD}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa300ccdfc227e05ebbdc13e13a4e6b10a}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa300ccdfc227e05ebbdc13e13a4e6b10a}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+G\+C\+A\+L\+L\+\_\+\+RD&Master Abort GC Read Bit -\/ If set (1), I2C controller in master mode sent a General Call but the user programmed the byte following the General Call to be a read from the bus (I\+C\+\_\+\+D\+A\+T\+A\+\_\+\+C\+MD\mbox{[}9\mbox{]} is set to 1).

Role of I2C\+: Master-\/\+Transmitter. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_HS\_ACKDET@{ALT\_I2C\_TX\_ABORT\_CAUSE\_HS\_ACKDET}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_HS\_ACKDET@{ALT\_I2C\_TX\_ABORT\_CAUSE\_HS\_ACKDET}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa567f580663bb0c0b9578919177592bc9}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa567f580663bb0c0b9578919177592bc9}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+H\+S\+\_\+\+A\+C\+K\+D\+ET&Master HS MC Ack -\/ If set (1), Master is in High Speed mode and the High Speed Master code was acknowledged (wrong behavior).

Role of I2C\+: Master. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_SBYTE\_ACKDET@{ALT\_I2C\_TX\_ABORT\_CAUSE\_SBYTE\_ACKDET}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_SBYTE\_ACKDET@{ALT\_I2C\_TX\_ABORT\_CAUSE\_SBYTE\_ACKDET}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfaa4ea377254b2ea42a730e51bc4b1120a}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfaa4ea377254b2ea42a730e51bc4b1120a}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+S\+B\+Y\+T\+E\+\_\+\+A\+C\+K\+D\+ET&Master Abort S\+T\+A\+RT Byte -\/ If set (1), Master has sent a S\+T\+A\+RT Byte and the S\+T\+A\+RT Byte was acknowledged (wrong behavior).

Role of I2C\+: Master. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_HS\_NORSTRT@{ALT\_I2C\_TX\_ABORT\_CAUSE\_HS\_NORSTRT}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_HS\_NORSTRT@{ALT\_I2C\_TX\_ABORT\_CAUSE\_HS\_NORSTRT}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa4dc74fc90f82604a35070f3425b58489}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa4dc74fc90f82604a35070f3425b58489}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+H\+S\+\_\+\+N\+O\+R\+S\+T\+RT&Master HS Restart Disabled -\/ If set (1), the restart is disabled (I\+C\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+EN bit (I\+C\+\_\+\+C\+ON\mbox{[}5\mbox{]}) = 0) and the user is trying to use the master to transfer data in High Speed mode.

Role of I2C\+: Master-\/\+Transmitter or Master-\/\+Receiver \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_SBYTE\_NORSTRT@{ALT\_I2C\_TX\_ABORT\_CAUSE\_SBYTE\_NORSTRT}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_SBYTE\_NORSTRT@{ALT\_I2C\_TX\_ABORT\_CAUSE\_SBYTE\_NORSTRT}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa8c1f72561a9fd7229a5ab74b9b88286e}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa8c1f72561a9fd7229a5ab74b9b88286e}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+S\+B\+Y\+T\+E\+\_\+\+N\+O\+R\+S\+T\+RT&Master Abort S\+T\+A\+RT No Restart -\/ To clear, the source of the A\+B\+R\+T\+\_\+\+S\+B\+Y\+T\+E\+\_\+\+N\+O\+R\+S\+T\+RT must be fixed first; restart must be enabled (I\+C\+\_\+\+C\+ON\mbox{[}5\mbox{]}=1), the S\+P\+E\+C\+I\+AL bit must be cleared (I\+C\+\_\+\+T\+AR\mbox{[}11\mbox{]}), or the G\+C\+\_\+\+O\+R\+\_\+\+S\+T\+A\+RT bit must be cleared (I\+C\+\_\+\+T\+AR\mbox{[}10\mbox{]}). Once the source of the A\+B\+R\+T\+\_\+\+S\+B\+Y\+T\+E\+\_\+\+N\+O\+R\+S\+T\+RT is fixed, then this bit can be cleared in the same manner as other bits in this register. If the source of the A\+B\+R\+T\+\_\+\+S\+B\+Y\+T\+E\+\_\+\+N\+O\+R\+S\+T\+RT is not fixed before attempting to clear this bit, bit 9 clears for one cycle and then gets re-\/asserted.

If set (1), the restart is disabled (I\+C\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+EN bit (I\+C\+\_\+\+C\+ON\mbox{[}5\mbox{]}) = 0) and the user is trying to send a S\+T\+A\+RT Byte.

Role of I2C\+: Master. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_10B\_RD\_NORSTRT@{ALT\_I2C\_TX\_ABORT\_CAUSE\_10B\_RD\_NORSTRT}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_10B\_RD\_NORSTRT@{ALT\_I2C\_TX\_ABORT\_CAUSE\_10B\_RD\_NORSTRT}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfafb17f88d06d808137c54de64568105d1}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfafb17f88d06d808137c54de64568105d1}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+10\+B\+\_\+\+R\+D\+\_\+\+N\+O\+R\+S\+T\+RT&Master Abort 10 Bit No Restart -\/ If set (1), the restart is disabled (I\+C\+\_\+\+R\+E\+S\+T\+A\+R\+T\+\_\+\+EN bit (I\+C\+\_\+\+C\+ON\mbox{[}5\mbox{]}) = 0) and the master sends a read command in 10-\/bit addressing mode.

Role of I2C\+: Master Receiver. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_MST\_DIS@{ALT\_I2C\_TX\_ABORT\_CAUSE\_MST\_DIS}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_MST\_DIS@{ALT\_I2C\_TX\_ABORT\_CAUSE\_MST\_DIS}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa20e4fdecb895ba70c89c9909dff0a77c}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa20e4fdecb895ba70c89c9909dff0a77c}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+M\+S\+T\+\_\+\+D\+IS&Master Operation with Master Disabled -\/ If set (1), user tries to initiate a Master operation with the Master mode disabled.

Role of I2C\+: Master or Slave-\/\+Receiver. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_ARB\_LOST@{ALT\_I2C\_TX\_ABORT\_CAUSE\_ARB\_LOST}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_ARB\_LOST@{ALT\_I2C\_TX\_ABORT\_CAUSE\_ARB\_LOST}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa40a64d4ca3b52c6e7f91cdf273cd0e49}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa40a64d4ca3b52c6e7f91cdf273cd0e49}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+A\+R\+B\+\_\+\+L\+O\+ST&Master Abort Arbitration Lost -\/ If set (1), master has lost arbitration, or if I\+C\+\_\+\+T\+X\+\_\+\+A\+B\+R\+T\+\_\+\+S\+O\+U\+R\+CE\mbox{[}14\mbox{]} is also set, then the slave transmitter has lost arbitration. Note\+: I2C can be both master and slave at the same time.

Role of I2C\+: Master or Slave-\/\+Transmitter. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_SLVFLUSH\_TXFIFO@{ALT\_I2C\_TX\_ABORT\_CAUSE\_SLVFLUSH\_TXFIFO}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_SLVFLUSH\_TXFIFO@{ALT\_I2C\_TX\_ABORT\_CAUSE\_SLVFLUSH\_TXFIFO}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfac0c26aa1362ddfc9cc0bac1c67cca2fe}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfac0c26aa1362ddfc9cc0bac1c67cca2fe}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+S\+L\+V\+F\+L\+U\+S\+H\+\_\+\+T\+X\+F\+I\+FO&Slave Abort Flush T\+X\+F\+I\+FO -\/ If set (1), Slave has received a read command and some data exists in the TX F\+I\+FO so the slave issues a T\+X\+\_\+\+A\+B\+RT interrupt to flush old data in TX F\+I\+FO.

Role of I2C\+: Slave-\/\+Transmitter. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_SLV\_ARBLOST@{ALT\_I2C\_TX\_ABORT\_CAUSE\_SLV\_ARBLOST}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_SLV\_ARBLOST@{ALT\_I2C\_TX\_ABORT\_CAUSE\_SLV\_ARBLOST}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa598fa279cf304f1ab3792ef9a17b4e01}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa598fa279cf304f1ab3792ef9a17b4e01}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+S\+L\+V\+\_\+\+A\+R\+B\+L\+O\+ST&Slave Abort Arbitration Lost -\/ If set (1), Slave lost the bus while transmitting data to a remote master. I\+C\+\_\+\+T\+X\+\_\+\+A\+B\+R\+T\+\_\+\+S\+O\+U\+R\+CE\mbox{[}12\mbox{]} is set at the same time.

Note\+: Even though the slave never owns the bus, something could go wrong on the bus. This is a fail safe check. For instance, during a data transmission at the low-\/to-\/high transition of S\+CL, if what is on the data bus is not what is supposed to be transmitted, then D\+W\+\_\+apb\+\_\+i2c no longer own the bus.

Role of I2C\+: Slave-\/\+Transmitter. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_I2C\_TX\_ABORT\_CAUSE\_SLVRD\_INTX@{ALT\_I2C\_TX\_ABORT\_CAUSE\_SLVRD\_INTX}!I2C Controller API@{I2C Controller API}}\index{I2C Controller API@{I2C Controller API}!ALT\_I2C\_TX\_ABORT\_CAUSE\_SLVRD\_INTX@{ALT\_I2C\_TX\_ABORT\_CAUSE\_SLVRD\_INTX}}}\mbox{\Hypertarget{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa2614ceb1001e929a135764323c823992}\label{group__ALT__I2C_gga321dbe61df714c442640f1c4a908aabfa2614ceb1001e929a135764323c823992}} 
A\+L\+T\+\_\+\+I2\+C\+\_\+\+T\+X\+\_\+\+A\+B\+O\+R\+T\+\_\+\+C\+A\+U\+S\+E\+\_\+\+S\+L\+V\+R\+D\+\_\+\+I\+N\+TX&Slave Abort Read TX -\/ If set (1), when the processor side responds to a slave mode request for data to be transmitted to a remote master and user writes a 1 in C\+MD (bit 8) of I\+C\+\_\+\+D\+A\+T\+A\+\_\+\+C\+MD register.

Role of I2C\+: Slave-\/\+Transmitter. \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__ALT__I2C_gad16c19c9abacbfbe6f4501b0db490322}\label{group__ALT__I2C_gad16c19c9abacbfbe6f4501b0db490322}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_disable@{alt\_i2c\_disable}}
\index{alt\_i2c\_disable@{alt\_i2c\_disable}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_disable()}{alt\_i2c\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+disable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev }\end{DoxyParamCaption})}

Disables the I2C controller.

When the I2C controller is disabled, the following occurs\+:
\begin{DoxyItemize}
\item The TX F\+I\+FO and RX F\+I\+FO get flushed.
\item The I2C interrupt status conditions remain active until the I2C controller goes into I\+D\+LE state.
\end{DoxyItemize}

If the controller is transmitting, it stops as well as deletes the contents of the transmit buffer after the current transfer is complete. If the module is receiving, the controller stops the current transfer at the end of the current byte and does not acknowledge the transfer.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga60c931e6e918b963313fc729c5418289}\label{group__ALT__I2C_ga60c931e6e918b963313fc729c5418289}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_enable@{alt\_i2c\_enable}}
\index{alt\_i2c\_enable@{alt\_i2c\_enable}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_enable()}{alt\_i2c\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+enable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev }\end{DoxyParamCaption})}

Enables the I2C controller.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga6c4e543ed4ae5b99e8e2ff02eae463cc}\label{group__ALT__I2C_ga6c4e543ed4ae5b99e8e2ff02eae463cc}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_init@{alt\_i2c\_init}}
\index{alt\_i2c\_init@{alt\_i2c\_init}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_init()}{alt\_i2c\_init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+init (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{group__ALT__I2C_ga1db51a8ca7c78d287a620a1f894ba1c5}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+C\+T\+L\+R\+\_\+t}}}]{i2c,  }\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev }\end{DoxyParamCaption})}

Initialize the specified I2C controller instance for use and return a device handle referencing it.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c}{i2c}}} & The H\+PS I2C controller instance to initialize.\\
\hline
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga511834bf99afd6c808d4fdc593a40bde}\label{group__ALT__I2C_ga511834bf99afd6c808d4fdc593a40bde}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_is\_busy@{alt\_i2c\_is\_busy}}
\index{alt\_i2c\_is\_busy@{alt\_i2c\_is\_busy}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_is\_busy()}{alt\_i2c\_is\_busy()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+is\+\_\+busy (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev }\end{DoxyParamCaption})}

Returns A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE if the I2C controller is busy. The I2C controller is busy if either the Slave Finite State Machine (F\+SM) is not in the I\+D\+LE state or the Master Finite State Machine (F\+SM) is not in the I\+D\+LE state.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga766698352e55a0abdf158be06c7faed1}\label{group__ALT__I2C_ga766698352e55a0abdf158be06c7faed1}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_is\_enabled@{alt\_i2c\_is\_enabled}}
\index{alt\_i2c\_is\_enabled@{alt\_i2c\_is\_enabled}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_is\_enabled()}{alt\_i2c\_is\_enabled()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+is\+\_\+enabled (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev }\end{DoxyParamCaption})}

Returns A\+L\+T\+\_\+\+E\+\_\+\+T\+R\+UE if the I2C controller is enabled.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_gad3dbad0b53d35273f476b2c9c6284fae}\label{group__ALT__I2C_gad3dbad0b53d35273f476b2c9c6284fae}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_issue\_read@{alt\_i2c\_issue\_read}}
\index{alt\_i2c\_issue\_read@{alt\_i2c\_issue\_read}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_issue\_read()}{alt\_i2c\_issue\_read()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+issue\+\_\+read (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{const bool}]{issue\+\_\+restart,  }\item[{const bool}]{issue\+\_\+stop }\end{DoxyParamCaption})}

This function causes the I2C controller master to issue a R\+E\+AD request on the bus. This function is typically used during master-\/receiver transfers.

The I2C controller must be in master mode before calling this function.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em issue\+\_\+restart} & This parameter controls whether a R\+E\+S\+T\+A\+RT is issued before the byte is sent or received. If\+:
\begin{DoxyItemize}
\item {\bfseries{true}} -\/ if {\itshape restart\+\_\+enabled} in \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} is {\bfseries{true}}, a R\+E\+S\+T\+A\+RT is issued before the data is sent/received (according to the value of C\+MD), regardless of whether or not the transfer direction is changing from the previous command; if {\itshape restart\+\_\+enabled} is {\bfseries{false}}, a S\+T\+OP followed by a S\+T\+A\+RT is issued instead.
\item {\bfseries{false}} -\/ If {\itshape restart\+\_\+enabled} in \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} is {\bfseries{true}}, a R\+E\+S\+T\+A\+RT is issued only if the transfer direction is changing from the previous command; if {\itshape restart\+\_\+enabled} is {\bfseries{false}}, a S\+T\+OP followed by a S\+T\+A\+RT is issued instead.
\end{DoxyItemize}\\
\hline
{\em issue\+\_\+stop} & This parameter controls whether a S\+T\+OP is issued after the byte is sent or received. If\+:
\begin{DoxyItemize}
\item {\bfseries{true}} -\/ S\+T\+OP is issued after this byte, regardless of whether or not the Tx F\+I\+FO is empty. If the Tx F\+I\+FO is not empty, the master immediately tries to start a new transfer by issuing a S\+T\+A\+RT and arbitrating for the bus.
\item {\bfseries{false}} -\/ S\+T\+OP is not issued after this byte, regardless of whether or not the Tx F\+I\+FO is empty. If the Tx F\+I\+FO is not empty, the master continues the current transfer by sending/receiving data bytes according to the value of the C\+MD bit. If the Tx F\+I\+FO is empty, the master holds the S\+CL line low and stalls the bus until a new command is available in the Tx F\+I\+FO.
\end{DoxyItemize}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga25b161ac5d073c8f1ba5ad3bb822b951}\label{group__ALT__I2C_ga25b161ac5d073c8f1ba5ad3bb822b951}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_issue\_write@{alt\_i2c\_issue\_write}}
\index{alt\_i2c\_issue\_write@{alt\_i2c\_issue\_write}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_issue\_write()}{alt\_i2c\_issue\_write()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+issue\+\_\+write (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{const uint8\+\_\+t}]{value,  }\item[{const bool}]{issue\+\_\+restart,  }\item[{const bool}]{issue\+\_\+stop }\end{DoxyParamCaption})}

This function causes the I2C controller master to issue a send byte on the bus. This function is typically used during master-\/transmitter/slave-\/transmitter transfers.

The I2C controller must be in master mode before calling this function.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em value} & The data item to be transmitted.\\
\hline
{\em issue\+\_\+restart} & This parameter controls whether a R\+E\+S\+T\+A\+RT is issued before the byte is sent or received. If\+:
\begin{DoxyItemize}
\item {\bfseries{true}} -\/ if {\itshape restart\+\_\+enabled} in \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} is {\bfseries{true}}, a R\+E\+S\+T\+A\+RT is issued before the data is sent/received (according to the value of C\+MD), regardless of whether or not the transfer direction is changing from the previous command; if {\itshape restart\+\_\+enabled} is {\bfseries{false}}, a S\+T\+OP followed by a S\+T\+A\+RT is issued instead.
\item {\bfseries{false}} -\/ If {\itshape restart\+\_\+enabled} in \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} is {\bfseries{true}}, a R\+E\+S\+T\+A\+RT is issued only if the transfer direction is changing from the previous command; if {\itshape restart\+\_\+enabled} is {\bfseries{false}}, a S\+T\+OP followed by a S\+T\+A\+RT is issued instead.
\end{DoxyItemize}\\
\hline
{\em issue\+\_\+stop} & This parameter controls whether a S\+T\+OP is issued after the byte is sent or received. If\+:
\begin{DoxyItemize}
\item {\bfseries{true}} -\/ S\+T\+OP is issued after this byte, regardless of whether or not the Tx F\+I\+FO is empty. If the Tx F\+I\+FO is not empty, the master immediately tries to start a new transfer by issuing a S\+T\+A\+RT and arbitrating for the bus.
\item {\bfseries{false}} -\/ S\+T\+OP is not issued after this byte, regardless of whether or not the Tx F\+I\+FO is empty. If the Tx F\+I\+FO is not empty, the master continues the current transfer by sending/receiving data bytes according to the value of the C\+MD bit. If the Tx F\+I\+FO is empty, the master holds the S\+CL line low and stalls the bus until a new command is available in the Tx F\+I\+FO.
\end{DoxyItemize}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga33fc9aa9f017d7ae7eb0779415e9d69f}\label{group__ALT__I2C_ga33fc9aa9f017d7ae7eb0779415e9d69f}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_master\_config\_get@{alt\_i2c\_master\_config\_get}}
\index{alt\_i2c\_master\_config\_get@{alt\_i2c\_master\_config\_get}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_master\_config\_get()}{alt\_i2c\_master\_config\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+master\+\_\+config\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{\mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg }\end{DoxyParamCaption})}

Gets the current configuration of the I2C controller when operating in master mode.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em cfg} & \mbox{[}out\mbox{]} Pointer to a A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t structure for holding the returned I2C master mode configuration parameters.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_gae1e81c86d394a6cc962598e3e32931d5}\label{group__ALT__I2C_gae1e81c86d394a6cc962598e3e32931d5}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_master\_config\_set@{alt\_i2c\_master\_config\_set}}
\index{alt\_i2c\_master\_config\_set@{alt\_i2c\_master\_config\_set}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_master\_config\_set()}{alt\_i2c\_master\_config\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+master\+\_\+config\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{const \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg }\end{DoxyParamCaption})}

Sets the configuration of the I2C controller with operational parameters for operating in master mode.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em cfg} & Pointer to a A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t structure holding the desired I2C master mode operational parameters.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga90d8a89d7b447bede11a9c1c79ea3b99}\label{group__ALT__I2C_ga90d8a89d7b447bede11a9c1c79ea3b99}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_master\_config\_speed\_get@{alt\_i2c\_master\_config\_speed\_get}}
\index{alt\_i2c\_master\_config\_speed\_get@{alt\_i2c\_master\_config\_speed\_get}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_master\_config\_speed\_get()}{alt\_i2c\_master\_config\_speed\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+master\+\_\+config\+\_\+speed\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{const \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg,  }\item[{uint32\+\_\+t $\ast$}]{speed\+\_\+in\+\_\+hz }\end{DoxyParamCaption})}

This is a utility function that returns the speed based on parameters of the I2C master configuration.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em cfg} & A pointer to the master confugurations.\\
\hline
{\em speed\+\_\+in\+\_\+hz} & \mbox{[}out\mbox{]} Speed (Hz) of the I2C bus currently configured at.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_gab7a9d3d9d126cce421b7a9e0254b2a6e}\label{group__ALT__I2C_gab7a9d3d9d126cce421b7a9e0254b2a6e}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_master\_config\_speed\_set@{alt\_i2c\_master\_config\_speed\_set}}
\index{alt\_i2c\_master\_config\_speed\_set@{alt\_i2c\_master\_config\_speed\_set}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_master\_config\_speed\_set()}{alt\_i2c\_master\_config\_speed\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+master\+\_\+config\+\_\+speed\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{\mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg,  }\item[{uint32\+\_\+t}]{speed\+\_\+in\+\_\+hz }\end{DoxyParamCaption})}

This is a utility function that computes parameters for the I2C master configuration that best matches the speed requested.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em cfg} & A pointer to the master confugurations.\\
\hline
{\em speed\+\_\+in\+\_\+hz} & Speed (Hz) of the I2C bus to configure.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_gab0663c3f923ca348dc16b5f4a4f96f9b}\label{group__ALT__I2C_gab0663c3f923ca348dc16b5f4a4f96f9b}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_master\_receive@{alt\_i2c\_master\_receive}}
\index{alt\_i2c\_master\_receive@{alt\_i2c\_master\_receive}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_master\_receive()}{alt\_i2c\_master\_receive()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+master\+\_\+receive (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{void $\ast$}]{data,  }\item[{const size\+\_\+t}]{size,  }\item[{const bool}]{issue\+\_\+restart,  }\item[{const bool}]{issue\+\_\+stop }\end{DoxyParamCaption})}

This function acts in the role of a master-\/receiver by receiving one or more data bytes transmitted from a slave in response to read requests issued from this master.

This function causes the master to issue the required number of read requests to the slave and read the received data bytes from the Rx F\+I\+FO.

The {\itshape issue\+\_\+restart} and {\itshape issue\+\_\+stop} parameters apply to the final read request transaction in the {\itshape num\+\_\+data\+\_\+entries} sequence required to fulfill the aggregate receive request.

This A\+PI is not suitable for being called in an interrupt context as it may wait for certain controller states before completing.

The I2C controller must be in master mode before calling this function.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em data} & \mbox{[}out\mbox{]} The data buffer to receive the requested {\itshape size} bytes.\\
\hline
{\em size} & The size of the data buffer to read from the RX F\+I\+FO.\\
\hline
{\em issue\+\_\+restart} & This parameter controls whether a R\+E\+S\+T\+A\+RT is issued before the byte is sent or received. If\+:
\begin{DoxyItemize}
\item {\bfseries{true}} -\/ if {\itshape restart\+\_\+enabled} in \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} is {\bfseries{true}}, a R\+E\+S\+T\+A\+RT is issued before the data is sent/received (according to the value of C\+MD), regardless of whether or not the transfer direction is changing from the previous command; if {\itshape restart\+\_\+enabled} is {\bfseries{false}}, a S\+T\+OP followed by a S\+T\+A\+RT is issued instead.
\item {\bfseries{false}} -\/ If {\itshape restart\+\_\+enabled} in \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} is {\bfseries{true}}, a R\+E\+S\+T\+A\+RT is issued only if the transfer direction is changing from the previous command; if {\itshape restart\+\_\+enabled} is {\bfseries{false}}, a S\+T\+OP followed by a S\+T\+A\+RT is issued instead.
\end{DoxyItemize}\\
\hline
{\em issue\+\_\+stop} & This parameter controls whether a S\+T\+OP is issued after the byte is sent or received. If\+:
\begin{DoxyItemize}
\item {\bfseries{true}} -\/ S\+T\+OP is issued after this byte, regardless of whether or not the Tx F\+I\+FO is empty. If the Tx F\+I\+FO is not empty, the master immediately tries to start a new transfer by issuing a S\+T\+A\+RT and arbitrating for the bus.
\item {\bfseries{false}} -\/ S\+T\+OP is not issued after this byte, regardless of whether or not the Tx F\+I\+FO is empty. If the Tx F\+I\+FO is not empty, the master continues the current transfer by sending/receiving data bytes according to the value of the C\+MD bit. If the Tx F\+I\+FO is empty, the master holds the S\+CL line low and stalls the bus until a new command is available in the Tx F\+I\+FO.
\end{DoxyItemize}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_gaa24c8832ba8eb5643a4455adfaf48b3c}\label{group__ALT__I2C_gaa24c8832ba8eb5643a4455adfaf48b3c}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_master\_target\_get@{alt\_i2c\_master\_target\_get}}
\index{alt\_i2c\_master\_target\_get@{alt\_i2c\_master\_target\_get}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_master\_target\_get()}{alt\_i2c\_master\_target\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+master\+\_\+target\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{uint32\+\_\+t $\ast$}]{target\+\_\+addr }\end{DoxyParamCaption})}

This function returns the current target address.

The I2C controller must be in master mode before calling this function.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em target\+\_\+addr} & \mbox{[}out\mbox{]} The 7 or 10 bit slave target address.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga9069f423699fb1a1a7ba60ce524a8320}\label{group__ALT__I2C_ga9069f423699fb1a1a7ba60ce524a8320}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_master\_target\_set@{alt\_i2c\_master\_target\_set}}
\index{alt\_i2c\_master\_target\_set@{alt\_i2c\_master\_target\_set}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_master\_target\_set()}{alt\_i2c\_master\_target\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+master\+\_\+target\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{uint32\+\_\+t}]{target\+\_\+addr }\end{DoxyParamCaption})}

This function updates the target slave address for any upcoming I2C bus \mbox{\hyperlink{structIO}{IO}}.

This A\+PI is not suitlabe for being called in an interrupt context as it will wait for the TX F\+I\+FO to flush before applying the changes. If the TX F\+I\+FO is known to be empty and the controller idle, then it can be safely called.

The I2C controller must be in master mode before calling this function.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em target\+\_\+addr} & The 7 or 10 bit slave target address.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga1dcffc4f158e9b5c4ddab03f75e1a393}\label{group__ALT__I2C_ga1dcffc4f158e9b5c4ddab03f75e1a393}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_master\_transmit@{alt\_i2c\_master\_transmit}}
\index{alt\_i2c\_master\_transmit@{alt\_i2c\_master\_transmit}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_master\_transmit()}{alt\_i2c\_master\_transmit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+master\+\_\+transmit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{const void $\ast$}]{data,  }\item[{const size\+\_\+t}]{size,  }\item[{const bool}]{issue\+\_\+restart,  }\item[{const bool}]{issue\+\_\+stop }\end{DoxyParamCaption})}

This function acts in the role of a master-\/transmitter by issuing a write command and transmitting data to the I2C bus.

This A\+PI is not suitable for being called in an interrupt context as it may wait for certain controller states before completing.

The I2C controller must be in master mode before calling this function.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em data} & A pointer to a data buffer to transmit\\
\hline
{\em size} & The size of the data buffer in bytes to place in the TX F\+I\+FO.\\
\hline
{\em issue\+\_\+restart} & This parameter controls whether a R\+E\+S\+T\+A\+RT is issued before the byte is sent or received. If\+:
\begin{DoxyItemize}
\item {\bfseries{true}} -\/ if {\itshape restart\+\_\+enabled} in \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} is {\bfseries{true}}, a R\+E\+S\+T\+A\+RT is issued before the data is sent/received (according to the value of C\+MD), regardless of whether or not the transfer direction is changing from the previous command; if {\itshape restart\+\_\+enabled} is {\bfseries{false}}, a S\+T\+OP followed by a S\+T\+A\+RT is issued instead.
\item {\bfseries{false}} -\/ If {\itshape restart\+\_\+enabled} in \mbox{\hyperlink{group__ALT__I2C_ga4f317dbba3080bb537f6c145ca30d503}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+A\+S\+T\+E\+R\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} is {\bfseries{true}}, a R\+E\+S\+T\+A\+RT is issued only if the transfer direction is changing from the previous command; if {\itshape restart\+\_\+enabled} is {\bfseries{false}}, a S\+T\+OP followed by a S\+T\+A\+RT is issued instead.
\end{DoxyItemize}\\
\hline
{\em issue\+\_\+stop} & This parameter controls whether a S\+T\+OP is issued after the byte is sent or received. If\+:
\begin{DoxyItemize}
\item {\bfseries{true}} -\/ S\+T\+OP is issued after this byte, regardless of whether or not the Tx F\+I\+FO is empty. If the Tx F\+I\+FO is not empty, the master immediately tries to start a new transfer by issuing a S\+T\+A\+RT and arbitrating for the bus.
\item {\bfseries{false}} -\/ S\+T\+OP is not issued after this byte, regardless of whether or not the Tx F\+I\+FO is empty. If the Tx F\+I\+FO is not empty, the master continues the current transfer by sending/receiving data bytes according to the value of the C\+MD bit. If the Tx F\+I\+FO is empty, the master holds the S\+CL line low and stalls the bus until a new command is available in the Tx F\+I\+FO.
\end{DoxyItemize}\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga422d03c04681a4c27b1894ffe133213c}\label{group__ALT__I2C_ga422d03c04681a4c27b1894ffe133213c}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_op\_mode\_get@{alt\_i2c\_op\_mode\_get}}
\index{alt\_i2c\_op\_mode\_get@{alt\_i2c\_op\_mode\_get}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_op\_mode\_get()}{alt\_i2c\_op\_mode\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+op\+\_\+mode\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{\mbox{\hyperlink{group__ALT__I2C_ga15e9cb79693e43e74075112b2aebe1e2}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+t}} $\ast$}]{mode }\end{DoxyParamCaption})}

Gets the current operational mode of the I2C controller.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em mode} & \mbox{[}out\mbox{]} The current operational mode enabled for the I2C controller.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_gafc79f16589bc6e18cfa6841d316c8109}\label{group__ALT__I2C_gafc79f16589bc6e18cfa6841d316c8109}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_op\_mode\_set@{alt\_i2c\_op\_mode\_set}}
\index{alt\_i2c\_op\_mode\_set@{alt\_i2c\_op\_mode\_set}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_op\_mode\_set()}{alt\_i2c\_op\_mode\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+op\+\_\+mode\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{const \mbox{\hyperlink{group__ALT__I2C_ga15e9cb79693e43e74075112b2aebe1e2}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+M\+O\+D\+E\+\_\+t}}}]{mode }\end{DoxyParamCaption})}

Sets the operational mode of the I2C controller.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em mode} & The operational mode to enable for the I2C controller.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga4fef6676a5473f870bf441d29932239b}\label{group__ALT__I2C_ga4fef6676a5473f870bf441d29932239b}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_read@{alt\_i2c\_read}}
\index{alt\_i2c\_read@{alt\_i2c\_read}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_read()}{alt\_i2c\_read()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+read (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{uint8\+\_\+t $\ast$}]{val }\end{DoxyParamCaption})}

This function reads a single data byte from the receive F\+I\+FO.

This function is used to perform low level access to the data bytes received by the I2C controller and buffered in the receive F\+I\+FO. It may be used by master-\/receivers or slave receivers.

This function does not check for valid data in the receive F\+I\+FO beforehand and may cause an underflow if improperly used. It is meant to be called from a context where preconditions have been previously asserted such as in the implementation of the \mbox{\hyperlink{group__ALT__I2C_gaadba976480855d6b962cd0abbdb01c42}{alt\+\_\+i2c\+\_\+slave\+\_\+receive()}} or \mbox{\hyperlink{group__ALT__I2C_gab0663c3f923ca348dc16b5f4a4f96f9b}{alt\+\_\+i2c\+\_\+master\+\_\+receive()}} function.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em val} & \mbox{[}out\mbox{]} The single data byte read from the receive F\+I\+FO.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_gaeabf95833cc757c3ff6315c13194777d}\label{group__ALT__I2C_gaeabf95833cc757c3ff6315c13194777d}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_reset@{alt\_i2c\_reset}}
\index{alt\_i2c\_reset@{alt\_i2c\_reset}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_reset()}{alt\_i2c\_reset()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+reset (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev }\end{DoxyParamCaption})}

Reset the specified I2C controller instance for use.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga0328c19c0b8da8349533947b15ae291d}\label{group__ALT__I2C_ga0328c19c0b8da8349533947b15ae291d}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_slave\_bulk\_transmit@{alt\_i2c\_slave\_bulk\_transmit}}
\index{alt\_i2c\_slave\_bulk\_transmit@{alt\_i2c\_slave\_bulk\_transmit}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_slave\_bulk\_transmit()}{alt\_i2c\_slave\_bulk\_transmit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+slave\+\_\+bulk\+\_\+transmit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{const void $\ast$}]{data,  }\item[{const size\+\_\+t}]{size }\end{DoxyParamCaption})}

This function acts in the role of a slave-\/transmitter by transmitting data in bulk to the I2C bus in response to a series of read requests from a master.

In the standard I2C protocol, all transactions are single byte transactions and the slave responds to a remote master read request by writing one byte into the slave\textquotesingle{}s TX F\+I\+FO. When a slave (slave-\/transmitter) is issued with a read request from the remote master (master-\/receiver), at a minimum there should be at least one entry placed into the slave-\/transmitter\textquotesingle{}s TX F\+I\+FO. The I2C controller is capable of handling more data in the TX F\+I\+FO so that subsequent read requests can receive that data without raising an interrupt or software having to poll to request more data. This eliminates overhead latencies from being incurred by servicing the interrupt or polling for data requests each time had there been a restriction of having only one entry placed in the TX F\+I\+FO.

If the remote master acknowledges the data sent by the slave-\/transmitter and there is no data in the slave\textquotesingle{}s TX F\+I\+FO, the I2C controller raises the read request interrupt and waits for data to be written into the TX F\+I\+FO before it can be sent to the remote master.

If the programmer knows in advance that the master is requesting a packet of {\itshape n} bytes, then when another master request for data is received, the TX F\+I\+FO could be written with {\itshape n} number bytes and the master receives it as a continuous stream of data. For example, the slave continues to send data to the master as long as the master is acknowledging the data sent and there is data available in the TX F\+I\+FO. There is no need to hold the S\+CL line low or to issue R\+E\+AD request again.

If the remote master is to receive {\itshape n} bytes from the slave but the programmer wrote a number of bytes larger than {\itshape n} to the TX F\+I\+FO, then when the slave finishes sending the requested {\itshape n} bytes, it clears the TX F\+I\+FO and ignores any excess bytes.

This A\+PI is suitable for being called during an interrupt context. It is the programmer\textquotesingle{}s responsibility to ensure that there is enough space in the TX F\+I\+FO to accomodate the request made.

The I2C controller must be in slave mode before calling this function.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em data} & A pointer to the data buffer to transmit.\\
\hline
{\em size} & The size of the data buffer in bytes to place in the TX F\+I\+FO.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga2db2575ff493909f71d05f9aa37848b6}\label{group__ALT__I2C_ga2db2575ff493909f71d05f9aa37848b6}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_slave\_config\_get@{alt\_i2c\_slave\_config\_get}}
\index{alt\_i2c\_slave\_config\_get@{alt\_i2c\_slave\_config\_get}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_slave\_config\_get()}{alt\_i2c\_slave\_config\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+slave\+\_\+config\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{\mbox{\hyperlink{group__ALT__I2C_ga9c0d22378cb1d6eb0194ca424026081d}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg }\end{DoxyParamCaption})}

Gets the current configuration of the I2C controller when operating in slave mode.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em cfg} & \mbox{[}out\mbox{]} Pointer to a A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t structure for holding the returned I2C slave mode configuration parameters.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_gaf11d526a49799f04d8f5336bce0dde18}\label{group__ALT__I2C_gaf11d526a49799f04d8f5336bce0dde18}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_slave\_config\_set@{alt\_i2c\_slave\_config\_set}}
\index{alt\_i2c\_slave\_config\_set@{alt\_i2c\_slave\_config\_set}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_slave\_config\_set()}{alt\_i2c\_slave\_config\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+slave\+\_\+config\+\_\+set (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{const \mbox{\hyperlink{group__ALT__I2C_ga9c0d22378cb1d6eb0194ca424026081d}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg }\end{DoxyParamCaption})}

Sets the configuration of the I2C controller with operational parameters for operating in slave mode.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em cfg} & Pointer to a A\+L\+T\+\_\+\+I2\+C\+\_\+\+S\+L\+A\+V\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t structure holding the desired I2C slave mode operational parameters.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_gaadba976480855d6b962cd0abbdb01c42}\label{group__ALT__I2C_gaadba976480855d6b962cd0abbdb01c42}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_slave\_receive@{alt\_i2c\_slave\_receive}}
\index{alt\_i2c\_slave\_receive@{alt\_i2c\_slave\_receive}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_slave\_receive()}{alt\_i2c\_slave\_receive()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+slave\+\_\+receive (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{uint8\+\_\+t $\ast$}]{data }\end{DoxyParamCaption})}

This function acts in the role of a slave-\/receiver by receiving a single data byte from the I2C bus in response to a write command from the master.

This A\+PI is suitable for being called during an interrupt context. It is the programmer\textquotesingle{}s responsibility to ensure that there is data in the RX F\+I\+FO to accomodate the request made.

The I2C controller must be in slave mode before calling this function.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em data} & \mbox{[}out\mbox{]} A pointer to a buffer to contain the received data byte.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga3137e57044cb1f6d1b8ce9b09baf61e3}\label{group__ALT__I2C_ga3137e57044cb1f6d1b8ce9b09baf61e3}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_slave\_transmit@{alt\_i2c\_slave\_transmit}}
\index{alt\_i2c\_slave\_transmit@{alt\_i2c\_slave\_transmit}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_slave\_transmit()}{alt\_i2c\_slave\_transmit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+slave\+\_\+transmit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{const uint8\+\_\+t}]{data }\end{DoxyParamCaption})}

This function acts in the role of a slave-\/transmitter by transmitting a single data byte to the I2C bus in response to a read request from the master.

This A\+PI is suitable for being called during an interrupt context. It is the programmer\textquotesingle{}s responsibility to ensure that there is enough space in the TX F\+I\+FO to accomodate the request made.

The I2C controller must be in slave mode before calling this function.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em data} & The data byte to transmit.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_gae7cc51922c0e90eb3695c4757fb7eba3}\label{group__ALT__I2C_gae7cc51922c0e90eb3695c4757fb7eba3}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_uninit@{alt\_i2c\_uninit}}
\index{alt\_i2c\_uninit@{alt\_i2c\_uninit}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_uninit()}{alt\_i2c\_uninit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+uninit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev }\end{DoxyParamCaption})}

Uninitialize the I2C controller referenced by the {\itshape \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} handle.

This function attempts to gracefully shutdown the I2C controller by waiting for any inpcomplete transactions to finish and then putting the I2C controller into reset.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__I2C_ga22c701c3cecc56086156a0cde75277ef}\label{group__ALT__I2C_ga22c701c3cecc56086156a0cde75277ef}} 
\index{I2C Controller API@{I2C Controller API}!alt\_i2c\_write@{alt\_i2c\_write}}
\index{alt\_i2c\_write@{alt\_i2c\_write}!I2C Controller API@{I2C Controller API}}
\subsubsection{\texorpdfstring{alt\_i2c\_write()}{alt\_i2c\_write()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+i2c\+\_\+write (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structALT__I2C__DEV__s}{A\+L\+T\+\_\+\+I2\+C\+\_\+\+D\+E\+V\+\_\+t}} $\ast$}]{i2c\+\_\+dev,  }\item[{const uint8\+\_\+t}]{val }\end{DoxyParamCaption})}

This function writes a single data byte to the transmit F\+I\+FO.

This function is used to perform low level writes of data to the transmit F\+I\+FO for transmission by the I2C controller. It may be used by slave receivers.

This function does not check whether the transmit F\+I\+FO is full or not beforehand and may cause an overflow if improperly used. It is meant to be called from a context where preconditions have been previously asserted such as in the implementation of the \mbox{\hyperlink{group__ALT__I2C_ga3137e57044cb1f6d1b8ce9b09baf61e3}{alt\+\_\+i2c\+\_\+slave\+\_\+transmit()}} function.


\begin{DoxyParams}{Parameters}
{\em \mbox{\hyperlink{structi2c__dev}{i2c\+\_\+dev}}} & A pointer to the I2C controller device block instance.\\
\hline
{\em val} & The data byte to write to the transmission F\+I\+FO.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Successful status. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Details about error status code \\
\hline
\end{DoxyRetVals}
