<html> 
 			<head> 			<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
			<title>Project Status Summary Page</title>
			<link rel="stylesheet" type="text/css" href="projectstatuspage.css" />
			</head>
			
 			<body style="background-color:#f0f0ff;">
 			
<table style="border:none;" width="100%" ><tr> <td class="outline">
<table width="100%" border="0" cellspacing="0" cellpadding="0"> 	     <thead class="tablehead"><tr><th colspan="4">Project Settings</th><tr> 
 <tr> <td class="optionTitle" align="left"> Project Name</td> <td> full_system_syn</td> <td class="optionTitle" align="left"> Implementation Name</td> <td> synthesis</td> </tr>
 		 </thead> 
		 <tbody> <tr> <td class="optionTitle" align="left"> Top Module</td> <td> full_system</td> <td class="optionTitle" align="left"> Retiming</td> <td> 0</td> </tr>
<tr> <td class="optionTitle" align="left"> Resource Sharing</td> <td> 1</td> <td class="optionTitle" align="left"> Fanout Guide</td> <td> 24</td> </tr>
<tr> <td class="optionTitle" align="left"> Disable I/O Insertion</td> <td> 0</td> <td class="optionTitle" align="left"> FSM Compiler</td> <td> 1</td> </tr>
 
</tbody> 
  </table><br>	 <table width="100%" border="1" cellspacing= "0" cellpadding= "0">
 				   <thead class="tablehead"><tr><th colspan="9">Run Status</th></tr></thead>
         <tbody>
 		<tr>
 			<th align="left" width="17%">Job Name</th>
			<th align="left">Status</th>
 			<td class="lnote" align="center" title="Notes"></td>
 			<td class="lwarn" align="center" title="Warnings"></td>
 			<td class="lerror" align="center" title="Errors"></td>
 			<th align="left">CPU Time</th>
 			<th align="left">Real Time</th>
 			<th align="left">Memory</th>
 			<th align="left">Date/Time</th>
         </tr>
  <tr>
  <td class="optionTitle"> (compiler)</td><td>Complete</td>
 <td>32</td>
 <td>97</td>
<td>0</td>
<td>-</td>
<td>0m:05s</td>
<td>-</td>
<td><font size="-1">4/10/2016</font><br/><font size="-2">2:29:53 PM</font></td>
</tr> 

 <tr>
  <td class="optionTitle"> (premap)</td><td>Complete</td>
 <td>5</td>
 <td>10</td>
<td>0</td>
<td>0m:00s</td>
<td>0m:00s</td>
<td>114MB</td>
<td><font size="-1">4/10/2016</font><br/><font size="-2">2:29:55 PM</font></td>
</tr> 

 <tr>
  <td class="optionTitle"> (fpga_mapper)</td><td>Complete</td>
 <td>34</td>
 <td>76</td>
<td>0</td>
<td>0m:20s</td>
<td>0m:20s</td>
<td>179MB</td>
<td><font size="-1">4/10/2016</font><br/><font size="-2">2:30:16 PM</font></td>
</tr> 

<tr>
  <td class="optionTitle">Multi-srs Generator</td>
  <td>Complete</td><td class="empty"></td><td class="empty"></td><td class="empty"></td><td>0m:00s</td><td class="empty"></td><td class="empty"></td><td><font size="-1">4/10/2016</font><br/><font size="-2">2:29:54 PM</font></td> 		</tbody>
     </table>
 <br> 
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0">
 				   <thead class="tablehead"><tr><th colspan="4">Area Summary</th></tr></thead>
<tfoot> <tr> <td class="optionTitle" colspan="4"></td></tr> 
 </tfoot> 
 <tbody> <tr> 
<td title ="Total Core Cells used" class="optionTitle" align="left">Core Cells</td> <td>3947</td>
<td title ="Total IO Cells used" class="optionTitle" align="left">IO Cells</td> <td>74</td>
</tr>
<tr> 
<td title ="Total Block RAMs used" class="optionTitle" align="left">Block RAMs
(v_ram)</td> <td>0</td>
<td class="optionTitle"></td><td></td></tr> 
</tbody>
    </table><br> 
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0">
 				   <thead class="tablehead"><tr><th colspan="4">Timing Summary</th></tr></thead>
<tfoot> <tr> <td class="optionTitle" colspan="2"></td></tr> 
 </tfoot> 
<tbody> 
   <tr><th class="optionTitle" align= "left ">Clock Name</th><th class="optionTitle" align= "left ">Req Freq</th><th class="optionTitle" align= "left ">Est Freq</th><th class="optionTitle" align= "left ">Slack</th></tr> 
<tr> <td  align="left">CLK_26MHZ|GLA_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">74.3 MHz</td><td  align="left">-3.468</td></tr> 
<tr> <td  align="left">clock_div_1MHZ_10HZ|clk_out_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">79.4 MHz</td><td  align="left">-2.592</td></tr> 
<tr> <td  align="left">clock_div_1MHZ_100KHZ|clk_out_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">60.8 MHz</td><td  align="left">-5.297</td></tr> 
<tr> <td  align="left">clock_div_26MHZ_1MHZ|clk_out_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">128.8 MHz</td><td  align="left">2.237</td></tr> 
<tr> <td  align="left">memory_controller|next_read_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">93.6 MHz</td><td  align="left">-0.685</td></tr> 
<tr> <td  align="left">memory_controller|next_write_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">104.7 MHz</td><td  align="left">0.447</td></tr> 
<tr> <td  align="left">reset_pulse|CLK_OUT_48MHZ_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">51.2 MHz</td><td  align="left">-9.544</td></tr> 
<tr> <td  align="left">spi_master|busy_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">61.2 MHz</td><td  align="left">-6.331</td></tr> 
<tr> <td  align="left">spi_mode_config2|next_b_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">204.4 MHz</td><td  align="left">5.108</td></tr> 
<tr> <td  align="left">spi_mode_config2|ss_b_inferred_clock</td><td  align="left">100.0 MHz</td><td  align="left">143.8 MHz</td><td  align="left">3.047</td></tr> 
</tbody> 
 </table>
<br> 
 <table width="100%" border="1" cellspacing= "0" cellpadding= "0">
 				   <thead class="tablehead"><tr><th colspan="4">Optimizations Summary</th></tr></thead>
 <tbody> <tr> 
<td title ="Non-gated/non-generated clock trees / Gated/generated clock trees" class="optionTitle" align="left">Combined Clock Conversion</td> <td>0 / 11</td>
<td class="optionTitle"></td><td></td></tr> 
</tbody>
    </table><br> 
<br> 
</td></tr></table></body> 
 </html>