{
  "Top": "axis_gemv_fixed",
  "RtlTop": "axis_gemv_fixed",
  "RtlPrefix": "",
  "RtlSubPrefix": "axis_gemv_fixed_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "strm_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_fixed<25, 7, AP_TRN, AP_WRAP, 0>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "strm_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "strm_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "strm_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "axis_gemv_fixed"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "14 ~ 262670",
    "Latency": "13"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "axis_gemv_fixed",
    "Version": "1.0",
    "DisplayName": "Axis_gemv_fixed",
    "Revision": "2114124596",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_axis_gemv_fixed_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/code\/axis_gemv_fixed\/axis_gemv_fixed.cpp",
      "..\/..\/..\/..\/code\/axis_gemv_fixed\/axis_gemv_fixed.h"
    ],
    "TestBench": ["..\/..\/..\/..\/code\/axis_gemv_fixed\/tb_axis_gemv_fixed.cpp"],
    "Vhdl": [
      "impl\/vhdl\/axis_gemv_fixed_axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1.vhd",
      "impl\/vhdl\/axis_gemv_fixed_axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2.vhd",
      "impl\/vhdl\/axis_gemv_fixed_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/axis_gemv_fixed_localmem_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/axis_gemv_fixed_mul_25s_25s_50_1_1.vhd",
      "impl\/vhdl\/axis_gemv_fixed_regslice_both.vhd",
      "impl\/vhdl\/axis_gemv_fixed.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/axis_gemv_fixed_axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1.v",
      "impl\/verilog\/axis_gemv_fixed_axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2.v",
      "impl\/verilog\/axis_gemv_fixed_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/axis_gemv_fixed_localmem_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/axis_gemv_fixed_localmem_RAM_AUTO_1R1W.v",
      "impl\/verilog\/axis_gemv_fixed_mul_25s_25s_50_1_1.v",
      "impl\/verilog\/axis_gemv_fixed_regslice_both.v",
      "impl\/verilog\/axis_gemv_fixed.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/axis_gemv_fixed.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "strm_in:strm_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "strm_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "strm_in_",
      "ports": [
        "strm_in_TDATA",
        "strm_in_TKEEP",
        "strm_in_TLAST",
        "strm_in_TREADY",
        "strm_in_TSTRB",
        "strm_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "strm_in"
        }]
    },
    "strm_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "strm_out_",
      "ports": [
        "strm_out_TDATA",
        "strm_out_TKEEP",
        "strm_out_TLAST",
        "strm_out_TREADY",
        "strm_out_TSTRB",
        "strm_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "strm_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "strm_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "strm_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "strm_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "strm_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "strm_out_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "strm_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "strm_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "strm_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "strm_out_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "strm_out_TSTRB": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "axis_gemv_fixed",
      "BindInstances": "localmem_U",
      "Instances": [
        {
          "ModuleName": "axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1",
          "InstanceName": "grp_axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1_fu_76",
          "BindInstances": "icmp_ln25_fu_120_p2 add_ln25_fu_126_p2"
        },
        {
          "ModuleName": "axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2",
          "InstanceName": "grp_axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2_fu_91",
          "BindInstances": "mul_25s_25s_50_1_1_U7 icmp_ln41_fu_167_p2 add_ln42_fu_210_p2 icmp_ln44_fu_173_p2 i_2_fu_179_p2"
        }
      ]
    },
    "Info": {
      "axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "axis_gemv_fixed": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "axis_gemv_fixed_Pipeline_VITIS_LOOP_25_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "258",
          "LatencyWorst": "514",
          "PipelineIIMin": "1",
          "PipelineIIMax": "513",
          "PipelineII": "1 ~ 513",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.091"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "512",
            "Latency": "0 ~ 512",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "35200",
          "UTIL_FF": "~0",
          "LUT": "86",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "axis_gemv_fixed_Pipeline_VITIS_LOOP_32_2": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "131077",
          "LatencyWorst": "262149",
          "PipelineIIMin": "1",
          "PipelineIIMax": "262145",
          "PipelineII": "1 ~ 262145",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_32_2",
            "TripCount": "",
            "LatencyMin": "3",
            "LatencyMax": "262147",
            "Latency": "3 ~ 262147",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "2",
          "FF": "397",
          "AVAIL_FF": "35200",
          "UTIL_FF": "1",
          "LUT": "331",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "axis_gemv_fixed": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "131341",
          "LatencyWorst": "262669",
          "PipelineIIMin": "14",
          "PipelineIIMax": "262670",
          "PipelineII": "14 ~ 262670",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.091"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "120",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "80",
          "UTIL_DSP": "2",
          "FF": "439",
          "AVAIL_FF": "35200",
          "UTIL_FF": "1",
          "LUT": "521",
          "AVAIL_LUT": "17600",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-12 12:56:15 WEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
